{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673268573079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673268573080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 20:49:32 2023 " "Processing started: Mon Jan 09 20:49:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673268573080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673268573080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LD_final_project -c LD_final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off LD_final_project -c LD_final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673268573080 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673268573313 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(63) " "Verilog HDL information at LD_final_project.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(102) " "Verilog HDL information at LD_final_project.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(130) " "Verilog HDL information at LD_final_project.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(206) " "Verilog HDL information at LD_final_project.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Left left LD_final_project.v(7) " "Verilog HDL Declaration information at LD_final_project.v(7): object \"Left\" differs only in case from object \"left\" in the same scope" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Right right LD_final_project.v(7) " "Verilog HDL Declaration information at LD_final_project.v(7): object \"Right\" differs only in case from object \"right\" in the same scope" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A LD_final_project.v(408) " "Verilog HDL Declaration information at LD_final_project.v(408): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 408 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673268573342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_final_project.v 6 6 " "Found 6 design units, including 6 entities, in source file ld_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 LD_final_project " "Found entity 1: LD_final_project" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""} { "Info" "ISGN_ENTITY_NAME" "2 segment7 " "Found entity 2: segment7" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq " "Found entity 3: divfreq" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq1 " "Found entity 4: divfreq1" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""} { "Info" "ISGN_ENTITY_NAME" "5 divfreq2 " "Found entity 5: divfreq2" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""} { "Info" "ISGN_ENTITY_NAME" "6 divfreq3 " "Found entity 6: divfreq3" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"A0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"B0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"C0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"D0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"E0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"F0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"G0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"A1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"B1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"C1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"D1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"E1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"F1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"G1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div LD_final_project.v(16) " "Verilog HDL Implicit Net warning at LD_final_project.v(16): created implicit net for \"CLK_div\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_time LD_final_project.v(17) " "Verilog HDL Implicit Net warning at LD_final_project.v(17): created implicit net for \"CLK_time\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_mv LD_final_project.v(18) " "Verilog HDL Implicit Net warning at LD_final_project.v(18): created implicit net for \"CLK_mv\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_halfsec LD_final_project.v(19) " "Verilog HDL Implicit Net warning at LD_final_project.v(19): created implicit net for \"CLK_halfsec\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268573345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LD_final_project " "Elaborating entity \"LD_final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673268573380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "life_value LD_final_project.v(21) " "Verilog HDL or VHDL warning at LD_final_project.v(21): object \"life_value\" assigned a value but never read" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673268573387 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(29) " "Verilog HDL assignment warning at LD_final_project.v(29): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573387 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(30) " "Verilog HDL assignment warning at LD_final_project.v(30): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573387 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(31) " "Verilog HDL assignment warning at LD_final_project.v(31): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(32) " "Verilog HDL assignment warning at LD_final_project.v(32): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(33) " "Verilog HDL assignment warning at LD_final_project.v(33): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(34) " "Verilog HDL assignment warning at LD_final_project.v(34): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "random01 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable random01 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable r should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "random02 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable random02 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r1 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable r1 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "random03 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable random03 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r2 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable r2 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LD_final_project.v(118) " "Verilog HDL assignment warning at LD_final_project.v(118): truncated value with size 32 to match size of target (4)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LD_final_project.v(122) " "Verilog HDL assignment warning at LD_final_project.v(122): truncated value with size 32 to match size of target (4)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LD_final_project.v(138) " "Verilog HDL assignment warning at LD_final_project.v(138): truncated value with size 32 to match size of target (8)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LD_final_project.v(139) " "Verilog HDL assignment warning at LD_final_project.v(139): truncated value with size 8 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(221) " "Verilog HDL assignment warning at LD_final_project.v(221): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(222) " "Verilog HDL assignment warning at LD_final_project.v(222): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(223) " "Verilog HDL assignment warning at LD_final_project.v(223): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(224) " "Verilog HDL assignment warning at LD_final_project.v(224): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(225) " "Verilog HDL assignment warning at LD_final_project.v(225): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(226) " "Verilog HDL assignment warning at LD_final_project.v(226): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(263) " "Verilog HDL assignment warning at LD_final_project.v(263): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(264) " "Verilog HDL assignment warning at LD_final_project.v(264): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(283) " "Verilog HDL assignment warning at LD_final_project.v(283): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(284) " "Verilog HDL assignment warning at LD_final_project.v(284): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(303) " "Verilog HDL assignment warning at LD_final_project.v(303): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(304) " "Verilog HDL assignment warning at LD_final_project.v(304): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LD_final_project.v(313) " "Verilog HDL assignment warning at LD_final_project.v(313): truncated value with size 32 to match size of target (8)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LD_final_project.v(319) " "Verilog HDL assignment warning at LD_final_project.v(319): truncated value with size 32 to match size of target (8)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268573388 "|LD_final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 segment7:S0 " "Elaborating entity \"segment7\" for hierarchy \"segment7:S0\"" {  } { { "LD_final_project.v" "S0" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268573389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:div0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:div0\"" {  } { { "LD_final_project.v" "div0" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268573391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq1 divfreq1:div1 " "Elaborating entity \"divfreq1\" for hierarchy \"divfreq1:div1\"" {  } { { "LD_final_project.v" "div1" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268573392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:div2 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:div2\"" {  } { { "LD_final_project.v" "div2" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268573392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq3 divfreq3:div3 " "Elaborating entity \"divfreq3\" for hierarchy \"divfreq3:div3\"" {  } { { "LD_final_project.v" "div3" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268573393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[0\] VCC " "Pin \"DATA_B\[0\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[1\] VCC " "Pin \"DATA_B\[1\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[2\] VCC " "Pin \"DATA_B\[2\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[3\] VCC " "Pin \"DATA_B\[3\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[4\] VCC " "Pin \"DATA_B\[4\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[5\] VCC " "Pin \"DATA_B\[5\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[6\] VCC " "Pin \"DATA_B\[6\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[7\] VCC " "Pin \"DATA_B\[7\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|DATA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN VCC " "Pin \"EN\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268576035 "|LD_final_project|EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1673268576035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1673268576186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/LD_final_project/LD_final_project/output_files/LD_final_project.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/LD_final_project/LD_final_project/output_files/LD_final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1673268577234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673268577322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268577322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1604 " "Implemented 1604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673268577428 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673268577428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1558 " "Implemented 1558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673268577428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673268577428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673268577440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 20:49:37 2023 " "Processing ended: Mon Jan 09 20:49:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673268577440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673268577440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673268577440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673268577440 ""}
