[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of AD9850BRSZ-REEL production of ANALOG DEVICES from the text:REV. HaCMOS, 125 MHz\nComplete DDS Synthesizer\nAD9850\nFUNCTIONAL BLOCK DIAGRAM\nCLOCK OUT\nCLOCK  OUTANALOG\nINANALOG\nOUTDAC RSET+VS GND\nCOMPARATORPHASE\nAND\nCONTROL\nWORDS\nSERIAL\nLOAD32-BIT\nTUNING\nWORDHIGH SPEED\nDDS\nFREQUENCY/PHASE\nDATA REGISTER\nPARALLEL\nLOADDATA INPUT REGISTER\nAD985010-BIT\nDACREF\nCLOCK IN\nMASTER\nRESET\nWORD LOAD\nCLOCKFREQUENCY\nUPDATE/\nDATA REGISTER\nRESET\n1-BIT \n40 LOADS8-BITS \n5 LOADS\nFREQUENCY, PHASE, AND CONTROL\nDATA INPUT\nGENERAL DESCRIPTION\nThe AD9850 is a highly integrated device that uses advanced\nDDS technology coupled with an internal high speed, high\nperformance D/A converter and comparator to form a com-\nplete, digitally programmable frequency synthesizer andclock generator function. When referenced to an accurate\nclock source, the AD9850 generates a spectrally pure, fre-\nquency/phase programmable, analog output sine wave. This\nsine wave can be used directly as a frequency source, or it can\nbe converted to a square wave for agile-clock generator applica-\ntions. The AD 9850’s innovative high speed DDS core provides\na 32-bit frequency tuning word, which results in an outputtuning resolution of 0.0291 Hz for a 125 MHz reference clock\ninput. The AD 9850’s circuit architecture allows the generation\nof output frequencies of up to one-half the reference clockfrequency (or 62.5 MHz), and the output frequency can be digi-\ntally changed (asynchronously) at a rate of up to 23 million new\nfrequencies per second. The device also provides five bits of\ndigitally con trolled phase modulation, which enables phase\nshifting of its output in increments of 180 °, 90°, 45°, 22.5 °,11.25 °, and any combination thereof. The AD9850 also contains\na high speed comparator that can be configured to accept the\n(externally) filtered output of the DAC to generate a low jitter\nsquare wave output. This facilitates the device’s use as an\nagile clock generator function.\nThe frequency tuning, control, and phase modulation words are\nloaded into the AD9850 via a parallel byte or serial loading\nformat. The parallel load format consists of five iterative loadsof an 8-bit control word (byte). The first byte controls phase\nmodulation, power-down enable, and loading format; Bytes 2 to\n5 comprise the 32-bit frequency tuning word. Serial loading isaccomplished via a 40-bit serial data stream on a single pin. The\nAD9850 Complete DDS uses advanced CMOS technology to\nprovide this breakthrough level of functionality and performanceon just 155 mW of power dissipation (3.3 V supply).\nThe AD9850 is available in a space-saving 28-lead SSOP,\nsurface-mount package. It is specified to operate over the\nextended industrial temperature range of –40 °C to +85 °C.FEATURES\n125 MHz Clock RateOn-Chip High Performance DAC and High Speed\nComparator\nDAC SFDR > 50 dB @ 40 MHz A\nOUT\n32-Bit Frequency Tuning Word\nSimplified Control Interface: Parallel Byte or Serial\nLoading Format\nPhase Modulation Capability3.3 V or 5 V Single-Supply Operation\nLow Power: 380 mW @ 125 MHz (5 V)\nLow Power:\n155 mW @ 110 MHz (3.3 V)\nPower-Down Function\nUltrasmall 28-Lead SSOP Packaging\nAPPLICATIONS\nFrequency/Phase—Agile Sine Wave Synthesis\nClock Recovery and Locking Circuitry for Digital\nCommunications\nDigitally Controlled ADC Encode GeneratorAgile Local Oscillator Applications\nInformation furnished by Analog Devices is believed to be accurate and\nreliable. However, no responsibility is assumed by Analog Devices for its\nuse, nor for any infringements of patents or other rights of third parties that\nmay result from its use. No license is granted by implication or otherwiseunder any patent or patent rights of Analog Devices. Trademarks and\nregistered trademarks are the property of their respective owners.One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781/329-4700 www.analog.com\nFax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.\nAD9850BRS\nParameter Temp Test Level Min Typ Max Unit\nCLOCK INPUT CHARACTERISTICS\nFrequency Range\n5 V Supply Full IV 1 125 MHz\n3.3 V Supply Full IV 1 110 MHz\nPulse Width High/Low\n5 V Supply 25 °CI V 3.2 ns\n3.3 V Supply 25 °CI V 4.1 ns\nDAC OUTPUT CHARACTERISTICS\nFull-Scale Output Current\nRSET = 3.9 k Ω 25°CV 10.24 mA\nRSET = 1.95 k Ω 25°CV 20.48 mA\nGain Error 25 °CI –10 +10 % FS\nGain Temperature Coefficient Full V 150 ppm/ °C\nOutput Offset 25 °CI 1 0 µA\nOutput Offset Temperature Coefficient Full V 50 nA/ °C\nDifferential Nonlinearity 25 °CI 0.5 0.75 LSB\nIntegral Nonlinearity 25 °CI 0.5 1 LSB\nOutput Slew Rate (50 Ω, 2 pF Load) 25 °CV 400 V/ µs\nOutput Impedance 25 °CI V 5 0 120 k Ω\nOutput Capacitance 25 °CI V 8 p F\nVoltage Compliance 25 °CI 1.5 V\nSpurious-Free Dynamic Range (SFDR)\nWideband (Nyquist Bandwidth)\n1 MHz Analog Out 25 °CI V 6 3 7 2 dBc\n20 MHz Analog Out 25 °CI V 5 0 5 8 dBc\n40 MHz Analog Out 25 °CI V 4 6 5 4 dBc\nNarrowband\n40.13579 MHz ± 50 kHz 25 °CI V 8 0 dBc\n40.13579 MHz ± 200 kHz 25 °CI V 7 7 dBc\n4.513579 MHz ± 50 kHz/20.5 MHz CLK 25 °CI V 8 4 dBc\n4.513579 MHz ± 200 kHz/20.5 MHz CLK 25 °CI V 8 4 dBc\nCOMPARATOR INPUT CHARACTERISTICS\nInput Capacitance 25 °CV 3 p F\nInput Resistance 25 °CI V 500 k Ω\nInput Current 25 °CI –12 +12 µA\nInput Voltage Range 25 °CI V 0 V DD V\nComparator Offset * Full VI 30 30 mV\nCOMPARATOR OUTPUT CHARACTERISTICS\nLogic 1 Voltage 5 V Supply Full VI 4.8 VLogic 1 Voltage 3.3 V Supply Full VI 3.1 V\nLogic 0 Voltage Full VI 0.4 V\nPropagation Delay, 5 V Supply (15 pF Load) 25 °CV 5.5 ns\nPropagation Delay, 3.3 V Supply (15 pF Load) 25 °CV 7 n s\nRise/Fall Time, 5 V Supply (15 pF Load) 25 °CV 3 n s\nRise/Fall Time, 3.3 V Supply (15 pF Load) 25 °CV 3.5 ns\nOutput Jitter (p-p) 25 °CV 8 0 p s\nCLOCK OUTPUT CHARACTERISTICS\nClock Output Duty Cycle (Clk Gen. Config.) 25 °CI V 50 ± 10 %\nREV. H –2–(VS = 5 V /H11550 5% except as noted, R SET = 3.9 k /H9024) AD9850–SPECIFICATIONS\nAD9850BRS\nParameter Temp Test Level Min Typ Max Unit\nCMOS LOGIC INPUTS (Including CLKIN)\nLogic 1 Voltage, 5 V Supply 25 °CI 3.5 V\nLogic 1 Voltage, 3.3 V Supply 25 °CI V 2.4 V\nLogic 0 Voltage 25 °CI V 0.8 V\nLogic 1 Current 25 °CI 1 2 µA\nLogic 0 Current 25 °CI 1 2 µA\nInput Capacitance 25 °CV 3 p F\nPOWER SUPPLY (A OUT = 1/3 CLKIN)\n+VS Current @\n62.5 MHz Clock, 3.3 V Supply Full VI 30 48 mA\n110 MHz Clock, 3.3 V Supply Full VI 47 60 mA\n62.5 MHz Clock, 5 V Supply Full VI 44 64 mA125 MHz Clock, 5 V Supply Full VI 76 96 mA\nP\nDISS @\n62.5 MHz Clock, 3.3 V Supply Full VI 100 160 mW110 MHz Clock, 3.3 V Supply Full VI 155 200 mW\n62.5 MHz Clock, 5 V Supply Full VI 220 320 mW\n125 MHz Clock, 5 V Supply Full VI 380 480 mW\nP\nDISS Power-Down Mode\n5 V Supply Full V 30 mW\n3.3 V Supply Full V 10 mW\n*Tested by measuring output duty cycle variation.\nSpecifications subject to change without notice.\nTIMING CHARACTERISTICS *\nAD9850BRS\nParameter Temp Test Level Min Typ Max Unit\ntDS(Data Setup Time) Full IV 3.5 ns\ntDH(Data Hold Time) Full IV 3.5 ns\ntWH(W_CLK Minimum Pulse Width High) Full IV 3.5 ns\ntWL(W_CLK Minimum Pulse Width Low) Full IV 3.5 ns\ntWD(W_CLK Delay after FQ_UD) Full IV 7.0 ns\ntCD(CLKIN Delay after FQ_UD) Full IV 3.5 ns\ntFH(FQ_UD High) Full IV 7.0 ns\ntFL(FQ_UD Low) Full IV 7.0 ns\ntCF(Output Latency from FQ_UD)Frequency Change Full IV 18 CLKIN Cycles\nPhase Change Full IV 13 CLKIN Cycles\nt\nFD(FQ_UD Minimum Delay after W_CLK) Full IV 7.0 ns\ntRH(CLKIN Delay after RESET Rising Edge) Full IV 3.5 ns\ntRL(RESET Falling Edge after CLKIN) Full IV 3.5 ns\ntRS(Minimum RESET Width) Full IV 5 CLKIN Cycles\ntOL(RESET Output Latency) Full IV 13 CLKIN Cycles\ntRR(Recovery from RESET) Full IV 2 CLKIN Cycles\nWake-Up Time from Power-Down Mode 25 °CV 5 µs\n*Control functions are asynchronous with CLKIN.\nSpecifications subject to change without notice.(VS = 5 V /H11550 5% except as noted, R SET = 3.9 k /H9024)\nREV. H –3–AD9850\nAD9850\n–4– REV. HABSOLUTE MAXIMUM RATINGS *\nMaximum Junction Temperature  . . . . . . . . . . . . . . . .  150 °C\nVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V\nDigital Inputs  . . . . . . . . . . . . . . . . . . . . . . . . .  –0.7 V to +V S\nDigital Output Continuous Current  . . . . . . . . . . . . . . .  5 mADAC Output Current  . . . . . . . . . . . . . . . . . . . . . . . . .  30 mAStorage Temperature  . . . . . . . . . . . . . . . . . . –65 °C to +150 °C\nOperating Temperature  . . . . . . . . . . . . . . . . . –40 °C to +85 °C\nLead Temperature (Soldering 10 sec)  . . . . . . . . . . . . .  300 °C\nSSOP θ\nJA Thermal Impedance . . . . . . . . . . . . . . . . . .  82 °C/W\n*Absolute maximum ratings are limiting values, to be applied individually, and\nbeyond which the serviceability of the circuit may be impaired. Functionaloperability under any of these conditions is not necessarily implied. Exposure ofabsolute maximum rating conditions for extended periods of time may affectdevice reliability.EXPLANATION OF TEST LEVELS\nTest Level\nI100% Production Tested.\nIII Sample Tested Only.\nIV Parameter is guaranteed by design and characterization\ntesting.\nVParameter is a typical value only.\nVI All devices are 100% production tested at 25 °C. 100%\nproduction tested at temperature extremes for militarytemperature devices; guaranteed by design and\ncharacterization testing for industrial devices.\nCAUTION\nESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily\naccumulate on the human body and test equipment and can discharge without detection.Although the AD9850 features proprietary ESD protection circuitry, permanent damage may\noccur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD\nprecautions are recommended to avoid performance degradation or loss of functionality.\nApplication Note : Users are cautioned not to apply digital input signals prior to power-up of this\ndevice. Doing so may r esult in a latch-up condition.\nORDERING GUIDE\nModel Temperature Range Package Description Package Option\nAD9850BRS –40 °C to +85 °C Shrink Small Outline Package (SSOP) RS-28\nAD9850BRS-REEL –40 °C to +85 °C Shrink Small Outline Package (SSOP) RS-28\nAD9850BRSZ * –40°C to +85 °C Shrink Small Outline Package (SSOP) RS-28\nAD9850BRSZ-REEL * –40°C to +85 °C Shrink Small Outline Package (SSOP) RS-28\nAD9850/CGPCB Evaluation Board Clock Generator\nAD9850/FSPCB Evaluation Board Frequency Synthesizer\n*Z = Pb-free part.WARNING!\nESD SENSITIVE DEVICE\nAD9850\n–5– REV. HPIN CONFIGURATION\n17\n16\n1520\n19\n1828\n27\n26\n25\n24\n23\n22\n21\n1413121110981\n234\n765\nTOP VIEW\n(Not to Scale)AD9850D3\nD7 MSB/SERIAL LOADD6D5D4\nD2\nD1\nLSB D0\nRESETDVDDDGND DGND\nDVDD\nWCLK\nFQUD\nCLKIN\nAGND AGNDIOUTBIOUT\nAVDD\nRSET\nQOUTB\nQOUTAVDD\nVINNVINPDACBL (NC)\nNC = NO CONNECT\nTable I. PIN FUNCTION DESCRIPTIONS\nPin\nNo. Mnemonic Function\n4 to 1, D0 to D7 8-Bit Data Input. This is the 8-bit data port for iteratively loading the 32-bit frequency and the 8-bit phase/\n28 to 25 control word. D7 = MSB; D0 = LSB. D7 (Pin 25) also serves as the input pin for the 40-bit ser ial data-word.\n5, 24 DGND Digital Ground. These are the ground return leads for the digital circuitry.6, 23 DVDD Supply Voltage Leads for Digital Circuitry.7W _CLK Word Load Clock. This clock is used to load the parallel or serial frequency/phase/control words.\n8 FQ_UD Frequency Update. On the rising edge of this clock, the DDS updates to the frequency (or phase)\nloaded in the data input register; it then resets the pointer to Word 0.\n9 CLKIN Reference Clock Input. This may be a continuous CMOS-level pulse train or sine input biased at\n1/2 V supply. The rising edge of this clock initiates operation.\n10, 19 AGND Analog Ground. These leads are the ground return for the analog circuitry (DAC and comparator).\n11, 18 AVDD Supply Voltage for the Analog Circuitry (DAC and Comparator).12 R\nSET DAC’s External R SET Connection. This resistor value sets the DAC full-scale output current. For\nnormal applications ( FS IOUT = 10 mA), the value for R SET is 3.9 k Ω connected to ground. The R SET/IOUT\nrelationship is IOUT = 32 (1.248 V/ RSET).\n13 QOUTB Output Complement. This is the comparator’s complement output.14 QOUT Output True. This is the comparator’s true output.15 VINN Inverting Voltage Input. This is the comparator’s negative input.16 VINP Noninverting Voltage Input. This is the comparator’s positive input.17 DACBL (NC) DAC Baseline. This is the DAC baseline voltage reference; this lead is internally bypassed and should\nnormally be considered a no connect for optimum performance.\n20 IOUTB Complementary Analog Output of the DAC.21 IOUT Analog Current Output of the DAC.22 RESET Reset. This is the master reset function; when set high, it clears all registers (except the input register), and\nthe DAC output goes to cosine 0 after additional clock cycles—see Figure 7.\nCH1 S Spectrum 10dB/REF –8.6dBm  76.642 dB\n Fxd AD9850 CLOCK 125MHz\nRBW #  100Hz\nSTART     0HzVBW 100Hz ATN # 30dB SWP     762 sec\nSTOP  62.5MHz0\nTPC 1. SFDR, CLKIN = 125 MHz/f OUT = 1 MHz\nCH1 SS pectrum 10dB/REF –10dBm  54.818 dB\n Fxd AD9850 CLOCK 125MHz\nRBW #  300Hz\nSTART     0HzVBW 300Hz ATN # 30dB SWP   182.6 sec\nSTOP   62.5MHz0\nTPC 2. SFDR, CLKIN = 125 MHz/f OUT = 41 MHz\nTek Run: 100GS/s ET Sample\nCh 1    500mV /H9024 M 20.0ns    Ch 1            1.58V\nD  500ps    Runs After1 : 300ps\n @: 25.26ns\nTPC 3. Typical Comparator Output Jitter,\nAD9850 Configured as Clock Generator with\n42 MHz LP Filter (40 MHz A OUT/125 MHz CLKIN)AD9850–Typical Performance Characteristics\n–6– REV. HCH1 S Spectrum 10dB/REF –10dBm  59.925 dB\n Fxd AD9850 CLOCK 125MHz\nRBW #  300Hz\nSTART     0HzVBW 300Hz ATN # 30dB SWP   182.6 sec\nSTOP   62.5MHz0\nTPC 4. SFDR, CLKIN = 125 MHz/f OUT = 20 MHz\nCH1 S Spectrum 12dB/REF 0dBm –85.401 dB\nMkrAD9850\nRBW #  3Hz\nCENTER     4.513579MHzVBW 3Hz ATN # 20dB SWP   399.5 sec\nSPAN     400kHz0–23 kHz\nTPC 5. SFDR, CLKIN = 20.5 MHz/f OUT = 4.5 MHz\nOFFSET FROM 5MHz CARRIER – Hz–105\n–110\n–155–115\n–120–125–130–135–140\n–145\n–150\n100 100k 1kdBc\n10k PN.3RD\nTPC 6. Output Residual Phase Noise (5 MHz\nAOUT/125 MHz CLKIN)\nAD9850\n–7– REV. HTek Run: 50.0GS/s ET Average\nCh1   1.00V /H9024                                           M 1.00ns  Ch 1        1.74V Ch 1 Rise\n 2.870ns\n1\nTPC 7. Comparator Output Rise Time\n(5 V Supply/15 pF Load)\nCLKIN – MHz0 140 20 40 60 80 100 12068\n52SFDR – dB66\n60\n58565464\n62\n VCC = 5V\n VCC = 3.3V fOUT = 1/3 OF CLKIN\nTPC 8. SFDR vs. CLKIN Frequency\n(AOUT = 1/3 of CLKIN)\nFREQUENCY OUT – MHz90\n80\n30\n04 0 10SUPPLY CURRENT – mA\n20 3070\n6050\n40 VCC = 5V\n VCC = 3.3V\nTPC 9. Supply Current vs. A OUT Frequency\n(CLKIN = 125/110 MHz for 5 V/3.3 V Plot) Tek Run: 50.0GS/s ET Average\nCh1   1.00V /H9024                                           M 1.00ns  Ch 1        1.74V Ch 1 Fall\n 3.202ns\n1\nTPC 10. Comparator Output Fall Time\n(5 V Supply/15 pF Load)\nCLOCK FREQUENCY – MHz0 140 20 40 60 80 100 12090\n10SUPPLY CURRENT – mA80\n50\n40302070\n60\n VCC = 5V\n VCC = 3.3V\nTPC 11. Supply Current vs. CLKIN Frequency\n(AOUT = 1/3 of CLKIN)\nDAC IOUT – mA75\n70\n45\n20 5SFDR – dB\n10 1565\n60\n55\n50 fOUT = 1MHz\n fOUT = 40MHz fOUT = 20MHz\nTPC 12. SFDR vs. DAC I OUT (AOUT = 1/3 of CLKIN)\nAD9850\n–8– REV. H+VS\nDATA\nBUSLOW-PASS\nFILTERGND\nPROCESSOR\nXTAL\nOSCCLKIOUTB\nVINN\nVINP\nQOUT\nQOUTBIOUT\n100k/H9024\n100k/H9024200/H9024\n100/H9024470pF\n200/H9024\nCOMP TRUECMOS\nCLOCK\nOUTPUTS\nRSETAD98505-POLE ELLIPTICAL\n42MHz LOW-PASS200/H9024 IMPEDANCE\n8-b /H11547 5 PARALLEL DATA,\nOR 1-b /H11547 40 SERIAL DATA,\nRESET, AND 2CLOCK LINES\nFigure 1. Basic AD9850 Clock Generator Application\nwith Low-Pass Filter\nVCARx\nIF IN\nADC ENCODEI/Q MIXER\nAND\nLOW-PASS\nFILTERI\nQ8\n8AD9059\nDUAL 8-BIT\nADCDIGITAL\nDEMODULATORRx\nBASEBANDDIGITALDATAOUT\nADC CLOCK\nFREQUENCY\nLOCKED TO Tx CHIP/\nSYMBOL PN RATE\nAD9850\nCLOCK\nGENERATOR32\nCHIP/SYMBOL/PN\nRATE DATA125MHz\nREFERENCE\nCLOCKAGC\nFigure 2. AD9850 Clock Generator Application in a\nSpread-Spectrum Receiver\nTHEORY OF OPERATION AND APPLICATION\nThe AD9850 uses direct digital synthesis (DDS) technology, in the\nform of a numerically controlled oscillator, to generate a frequency/\nphase-agile sine wave. The digital sine wave is converted to analog\nform via an internal 10-bit high speed D/A converter, and anon-board high speed comparator is provided to translate the analog\nsine wave into a low jitter TTL/CMOS compatible output square\nwave. DDS technology is an innovative circuit architecture thatallows fast and precise manipulation of its output frequency under\nfull digital control. DDS also enables very high resolution in the\nincremental selection of output frequency; the AD9850 allows anoutput frequency resolution of 0.0291 Hz with a 125 MHz refer-\nence clock applied. The AD9850’s output waveform is phase con-\ntinuous when changed.\nThe basic functional block diagram and signal flow of the\nAD9850 configured as a clock generator is shown in Figure 4.\nThe DDS circuitry is basically a digital frequency divider function\nwhose incremental resolution is determined by the frequency of\nthe reference clock divided by the 2\nN number of bits in the\ntuning word. The phase accumulator is a variable-modulus\ncounter that increments the number stored in it each time it\nreceives a clock pulse. When the counter overflows, it wraps\naround, making the phase accumulator’s output contiguous.The frequency tuning word sets the modulus of the counter,\nwhich effectively determines the size of the increment ( ∆ Phase)\nthat is added to the value in the phase accumulator on the next\nclock pulse. The larger the added increment, the faster the\naccumulator overflows, which results in a higher output fre-quency. The AD9850 uses an innovative and proprietary\nalgorithm that mathematically converts the 14-bit truncated\nvalue of the phase accumulator to the appropriate COS value.\nThis unique algorithm uses a much reduced ROM look-up table\nand DSP techniques to perform this function, which contributes\nto the small size and low power dissipation of the AD9850. Therelationship of the output frequency, reference clock, and tuning\nword of the AD9850 is determined by the formula\nf\nOUT = (∆ Phase  × CLKIN )/232\nwhere:\n∆ Phase  is the value of the 32-bit tuning word.\nCLKIN  is the input reference clock frequency in MHz.\nfOUTis the frequency of the output signal in MHz.\nThe digital sine wave output of the DDS block drives the inter-\nnal high speed 10-bit D/A converter that reconstructs the sinewave in analog form. This DAC has been optimized for dynamic\nperformance and low glitch energy as manifested in the low\njitter performance of the AD9850. Because the output of theIF\nFREQUENCY\nIN\nTUNING\nWORDAD9850\nCOMPLETE DDS125MHz\nREFERENCEFILTERRF\nFREQUENCYOUT\nFILTER\n3a. Frequency/Phase–Agile Local Oscillator\nTUNING\nWORDAD9850\nCOMPLETE\nDDS125MHz\nREFERENCE\nCLOCKFILTERRF\nFREQUENCY\nOUTPHASE\nCOMPARATORLOOP\nFILTERVCO\nDIVIDE-BY-N\n3b. Frequency/Phase–Agile Reference for PLL\nTUNING WORDREF\nFREQUENCYRF\nFREQUENCY\nOUTPHASE\nCOMPARATORLOOP\nFILTERVCO\nFILTERPROGRAMMABLE\nDIVIDE-BY-N\nFUNCTION\nAD9850\nCOMPLETE\nDDS\n3c. Digitally-Programmable Divide-by-N Function in PLL\nFigure 3. AD9850 Complete DDS Synthesizer in\nFrequency Up-Conversion Applications\nAD9850\n–9– REV. HCLK\nOUTPHASE\nACCUMULATOR\nTUNING WORD SPECIFIES\nOUTPUT FREQUENCY\nAS A FRACTION OF REF\nCLOCK FREQUENCYN AMPLITUDE/COS\nCONV.\nALGORITHMDDS CIRCUITRY\nD/A\nCONVERTERLP COMPARATORREF\nCLOCK\nIN DIGITAL DOMAIN COS (x)\nFigure 4. Basic DDS Block Diagram and Signal Flow of AD9850\nand automatically places itself in the power-down mode. When\nin this state, if the clock frequency again exceeds the threshold,\nthe device resumes normal operation. This shutdown mode\nprevents excessive current leakage in the dynamic registers ofthe device.\nThe D/A converter output and comparator inputs are available\nas differential signals that can be flexibly configured in any\nmanner desired to achieve the objectives of the end system. Thetypical application of the AD9850 is with single-ended output/\ninput analog signals, a single low-pass filter, and the generation\nof the comparator reference midpoint from the differential DACoutput as shown in Figure 1.\nProgramming the AD9850\nThe AD9850 contains a 40-bit register that is used to program the32-bit frequency control word, the 5-bit phase modulation word,and the power-down function. This register can be loaded in aparallel or serial mode.\nIn the parallel load mode, the register is loaded via an 8-bit bus;\nthe full 40-bit word requires five iterations of the 8-bit word.\nThe W_CLK and FQ_UD signals are used to address and loadthe registers. The rising edge of FQ_UD loads the (up to) 40-bit\ncontrol data-word into the device and resets the address pointer\nto the first register. Subsequent W_CLK rising edges load the8-bit data on words [7:0] and move the pointer to the next\nregister. After five loads, W_CLK edges are ignored until either\na reset or an FQ_UD rising edge resets the address pointer tothe first register.\nIn serial load mode, subsequent rising edges of W_CLK shift\nthe 1-bit data on Pin 25 (D7) through the 40 bits of program-\nming information. After 40 bits are shifted through, an FQ_UDpulse is required to update the output frequency (or phase).\nThe function assignments of the data and control words are\nshown in Table III; the detailed timing sequence for updating\nthe output frequency and/or phase, resetting the device, andpowering up/down, are shown in the timing diagrams of\nFigures 6 through 12.\nNote: There are specific control codes, used for factory test\npurposes, that render the AD9850 temporarily inoperable. Theuser must take deliberate precaution to avoid inputting the\ncodes listed in Table II.AD9850 is a sampled signal, its output spectrum follows the\nNyquist sampling theorem. Specifically, its output spectrumcontains the fundamental plus aliased signals (images) that\noccur at multiples of the reference clock frequency ± the\nselected output frequency. A graphical representation of the\nsampled spectrum, with aliased images, is shown in Figure 5.\n20MHz\nFUNDAMENTAL80MHz\n1ST IMAGE120MHz\n2ND IMAGE180MHz\n3RD IMAGE220MHz\n4TH IMAGE280MHz\n5TH IMAGE\n100MHz\nREFERENCE CLOCK\nFREQUENCYfcfc + fofc – fo\n2fc – fo\n2fc + fo 3fc – fofOUTsin(x)/x ENVELOPE      x=( /H9266)fo/fcSIGNAL AMPLITUDE\nFigure 5. Output Spectrum of a Sampled Signal\nIn this example, the reference clock is 100 MHz and the output\nfrequency is set to 20 MHz. As can be seen, the aliased images\nare very prominent and of a relatively high energy level as deter-mined by the sin(x)/x roll-off of the quantized D/A converter\noutput. In fact, depending on the fo/reference clock relation-\nship, the first aliased image can be on the order of –3 dB belowthe fundamental. A low-pass filter is generally placed between\nthe out put of the D/A converter and the input of the com-\nparator to further suppress the effects of aliased images. Obvi-\nously, cons ideration must be given to the relationship of the\nselected output frequency and the reference clock frequency\nto avoid unwanted (and unexpected) output anomalies.\nTo apply the AD9850 as a clock generator, limit the selected\noutput frequency to <33% of reference clock frequency, and\nthereby avoid generating aliased signals that fall within, or close\nto, the output band of interest (generally dc-selected output fre-quency). This practice eases the complexity (and cost) of the\nexternal filter requirement for the clock generator application.\nThe reference clock frequency of the AD9850 has a minimum\nlimitation of 1 MHz. The device has internal circuitry thatsenses when the minimum clock rate threshold has been exceeded\nAD9850\n–10– REV. HtDSW0* W1 W2 W3 W4\n tDHtWHtWL\n tCF\nVALID DATA\nOLD FREQ (PHASE) NEW FREQ (PHASE) *OUTPUT UPDATE CAN OCCUR AFTER ANY WORD LOAD\n AND IS ASYNCHRONOUS WITH THE REFERENCE CLOCKDATA\nWCLK\nCLKIN\nCOS OUT\ntDS DATA SETUP TIME 3.5ns\ntDH DATA HOLD TIME 3.5ns\ntWH WCLK HIGH 3.5ns\ntWL WCLK LOW 3.5ns\ntCD CLK DELAY AFTER FQ_UD 3.5ns\ntFH FQUD HIGH 7.0ns\ntFL FQUD LOW 7.0ns\ntFD FQUD DELAY AFTER W CLK 7.0ns\ntCF OUTPUT LATENCY FROM FQ UD\n                          FREQUENCY CHANGE 18 CLOCK CYCLES\n                          PHASE CHANGE 13 CLOCK CYCLESSYMBOL    DEFINITION                                     MINIMUMtCD\ntFD\ntFH tFL\nFQUD\nFigure 6. Parallel Load Frequency/Phase Update Timing Sequence\nTable III. 8-Bit Parallel Load Data/Control Word Functional Assignment\nWord Data[7] Data[6] Data[5] Data[4] Data[3] Data[2] Data[1] Data[0]\nW0 Phase-b4 Phase-b3 Phase-b2 Phase-b1 Phase-b0 Power-Down Control Control\n(MSB) (LSB)\nW1 Freq-b31 Freq-b30 Freq-b29 Freq-b28 Freq-b27 Freq-b26 Freq-b25 Freq-b24\n(MSB)\nW2 Freq-b23 Freq-b22 Freq-b21 Freq-b20 Freq-b19 Freq-b18 Freq-b17 Freq-b16W3 Freq-b15 Freq-b14 Freq-b13 Freq-b12 Freq-b11 Freq-b10 Freq-b9 Freq-b8W4 Freq-b7 Freq-b6 Freq-b5 Freq-b4 Freq-b3 Freq-b2 Freq-b1 Freq-b0\n(LSB)Table II. Factory Reserved Internal Test Control Codes\nLoading Format Factory Reserved Codes\nParallel 1) W0 = XXXXXX10\n2) W0 = XXXXXX01\nSerial 1) W32 = 1; W33 = 0\n2) W32 = 0; W33 = 1\n3) W32 = 1; W33 = 1\nAD9850\n–11– REV. HtRH CLK DELAY AFTER RESET RISING EDGE 3.5ns\ntRL RESET FALLING EDGE AFTER CLK 3.5ns\ntRR RECOVERY FROM RESET 2 CLK CYCLES\ntRS MINIMUM RESET WIDTH 5 CLK CYCLES\ntOL RESET OUTPUT LATENCY 13 CLK CYCLESSYMBOL    DEFINITION                                     MINIMUM\nRESULTS OF RESET:\n– FREQUENCY/PHASE REGISTER SET TO 0– ADDRESS POINTER RESET TO W0– POWER-DOWN BIT RESET TO 0– DATA INPUT REGISTER UNEFFECTEDtRHtRL tRR\n tRS\n tOL\nCOS (0)CLKIN\nCOS OUTRESET\nNOTE: THE TIMING DIAGRAM ABOVE SHOWS THE MINIMAL AMOUNT OF RESET TIME\nNEEDED BEFORE WRITING TO THE DEVICE. HOWEVER, THE MASTER RESET DOES NOTHAVE TO BE SYNCHRONOUS WITH THE CLKIN IF THE MINIMAL TIME IS NOT REQUIRED.\nFigure 7. Master Reset Timing Sequence\nXXXXX100 DATA (W0)\nWCLK\nFQUD\nCLKIN\nINTERNAL CLOCKS DISABLEDDAC STROBE\nFigure 8. Parallel Load Power-Down Sequence/Internal Operation\nXXXXX000 DATA (W0)\nWCLK\nFQUD\nCLKIN\nINTERNAL CLOCKS ENABLED\nFigure 9. Parallel Load Power-Up Sequence/Internal Operation\nAD9850\n–12– REV. HXXXXX011DATA (W0)\n(PARALLEL)\nWCLK\nFQUDNOTE: W32 AND W33 SHOULD ALWAYS BE SET TO 0.DATA (SERIAL)\nREQUIRED TO RESET CONTROL REGISTERS\nNOTE: FOR DEVICE START-UP IN SERIAL MODE, HARDWIRE PIN 2 AT 0, PIN 3 AT 1, AND PIN 4 AT 1\n(SEE FIGURE 11).W32 = 0 W33 = 0\nENABLE SERIAL MODE LOAD 40-BIT SERIAL WORD\nFigure 10. Serial Load Enable Sequence\n+V\nSUPPLY3\n42\nAD9850BRS\nFigure 11. Pins 2 to 4 Connection for Default Serial Mode Operation\nDATA –\nWCLKFQUDW0 W1 W2 W3 W39\n  40 W CLK CYCLES\nFigure 12. Serial Load Frequency/Phase Update Sequence\nTable IV. 40-Bit Serial Load Word Function Assignment\nW0 Freq-b0 (LSB)\nW1 Freq-b1W2 Freq-b2\nW3 Freq-b3\nW4 Freq-b4W5 Freq-b5\nW6 Freq-b6\nW7 Freq-b7W8 Freq-b8\nW9 Freq-b9\nW10 Freq-b10W11 Freq-b11\nW12 Freq-b12\nW13 Freq-b13W28 Freq-b28\nW29 Freq-b29W30 Freq-b30\nW31 Freq-b31 (MSB)\nW32 ControlW33 Control\nW34 Power-Down\nW35 Phase-b0 (LSB)W36 Phase-b1\nW37 Phase-b2\nW38 Phase-b3\nW39 Phase-b4 (MSB)W14 Freq-b14\nW15 Freq-b15\nW16 Freq-b16W17 Freq-b17\nW18 Freq-b18\nW19 Freq-b19W20 Freq-b20\nW21 Freq-b21\nW22 Freq-b22W23 Freq-b23\nW24 Freq-b24\nW25 Freq-b25W26 Freq-b26\nW27 Freq-b27\nAD9850\n–13– REV. HDATA (7) –\nWCLKFQUDW32 = 0 W33 = 0 W34 = 1 W35 = X W36 = X W37 = X W38 = X W39 = X\nFigure 13. Serial Load Power-Down Sequence\nVCC\nQOUT/\nQOUTBVCC\nIOUT IOUTBVINP/\nVINNVCC\nDIGITAL\nINVCC\nDAC Output                  Comparator Output                    Comparator Input                  Digital Inputs\nFigure 14. AD9850 I/O Equivalent Circuits\nPCB LAYOUT INFORMATION\nThe AD9850/CGPCB and AD9850/FSPCB evaluation boards\n(Figures 15 through 18) represent typical implementations of the\nAD9850 and exemplify the use of high frequency/high resolution\ndesign and layout practices. The printed circuit board that con tains\nthe AD9850 should be a multilayer board that allows dedicatedpower and ground planes. The power and ground planes should\nbe free of etched traces that cause discontinuities in the planes. It\nis recommended that the top layer of the multilayer board alsocontain an interspatial ground plane, which makes ground avail-\nable for surface-mount devices. If separate analog and digital\nsystem ground planes exist, they should be connected together atthe AD9850 for optimum results.\nAvoid running digital lines under the device because these\ncouple noise onto the die. The power supply lines to the\nAD9850 should use as large a track as possible to provide a low\nimpedance path and reduce the effects of glitches on the power\nsupply line. Fast switching signals like clocks should be shielded\nwith ground to avoid radiating noise to other sections of theboard. Avoid crossover of digital and analog signal paths. Traces\non opposite sides of the board should run at right angles to each\nother. This reduces the effects of feedthrough through the cir-cuit board. Use microstrip techniques where possible.\nGood decoupling is also an important consideration. The analog\n(AVDD) and digital (DVDD) supplies to the AD9850 are\nindependent and separately pinned out to minimize couplingbetween analog and digital sections of the device. All analog\nand digital supplies should be decoupled to AGND and DGND,\nrespectively, with high quality ceramic capacitors. To achievebest performance from the decoupling capacitors, they should\nbe placed as close as possible to the device, ideally right up\nagainst the device. In systems where a common supply is used todrive both the AVDD and DVDD supplies of the AD9850, it is\nrecommended that the system’s AVDD supply be used.Analog Devices, Inc. applications engineering support is avail-\nable to answer additional questions on grounding and PCB\nlayout. Call 1-800-ANALOGD or contact us at\nwww.analog.com/dds.\nEvaluation Boards\nTwo versions of evaluation boards are available for the AD9850,\nwhich facilitate the implementation of the device for bench-\ntop analysis and serve as a reference for PCB layout. TheAD9850/FSPCB is used in applications where the device is used\nprimarily as a frequency synthesizer. This version facilitates\nconnection of the AD9850’s internal D/A converter output to a50Ω spectrum analyzer input; the internal comparator on the\nAD9850 DUT is not enabled (see Figure 15 for an electrical\nschematic of AD9850/FSPCB). The AD9850/CGPCB is usedin applications using the device in the clock generator mode. It\nconnects the AD9850’s DAC output to the internal comparator\ninput via a single-ended, 42 MHz low-pass, 5-pole ellipticalfilter. This model facilitates the access of the AD9850’s com-\nparator output for evaluation of the device as a frequency- and\nphase-agile clock source (see Figure 17 for an electrical sche-matic of AD9850/CGPCB).\nBoth versions of the AD9850 evaluation board are designed to\ninterface to the parallel printer port of a PC. The operating\nsoftware runs under Microsoft\n® Windows® and provides a user-\nfriendly and intuitive format for controlling the functionality\nand observing the performance of the device. The 3.5 inch\nfloppy provided with the evaluation board contains an execut-able file that loads and displays the AD9850 function-selection\nscreen. The evaluation board can be operated with 3.3 V or 5 V\nsupplies. The evaluation boards are configured at the factory foran external reference clock input; if the on-board crystal clock\nsource is used, remove R2.\nAD9850\n–14– REV. HAD9850 Evaluation Board Instructions\nRequired Hardware/Software\n•IBM compatible computer operating in a Windows environment.\n•Printer port, 3.5 inch floppy drive, and Centronics compatible\nprinter cable.\n•XTAL clock or signal generator—if using a signal generator,\ndc offset the signal to one-half the supply voltage and apply\nat least 3 V p-p signal across the 50 Ω (R2) input resistor.\nRemove R2 for high Z clock input.\n•AD9850 evaluation board software disk and AD9850/FSPCB\nor AD9850/CGPCB evaluation board.\n•5 V voltage supply.\nSetup\n1.Copy the contents of the AD9850 disk onto your hard drive\n(there are three files).\n2.Connect the printer cable from your computer to the AD9850\nevaluation board.\n3.Apply power to AD9850 evaluation board. The AD9850 is\npowered separately from the connector marked DUT +V.The AD9850 may be powered with 3.3 V to 5 V.\n4.Connect external 50 Ω clock or remove R2 and apply a high\nZ input clock such as a crystal can oscillator.\n5.Locate the file called 9850REV2.EXE and execute that program.\n6.Monitor should display a control panel to allow operation of\nthe AD9850 evaluation board.\nOperation\nOn the control panel, locate the box called COMPUTER I/O.\nPoint to and click the selection marked LPT1 and then point to\nthe TEST box and click. A message will appear telling users iftheir choice of output ports is correct. Choose other ports asnecessary to achieve a correct setting. If they have trouble get-\nting their computer to recognize any printer port, they should\ntry the following: connect three 2 k Ω pull-up resistors from Pins\n9, 8, and 7 of U3 to 5 V. This will assist weak printer port out-\nputs in driving the heavy capacitance load of the printer cable. If\ntroubles persist, try a different printer cable.\nLocate the MASTER RESET button with the mouse and click\nit. This will reset the AD9850 to 0 Hz, 0 ° phase. The output\nshould be a dc voltage equal to the full-scale output of the\nAD9850.Locate the CLOCK box and place the cursor in the frequency\nbox. Type in the clock frequency (in MHz) that the user will be\napplying to the AD9850. Click the LOAD button or press enteron the keyboard.\nMove the cursor to the OUTPUT FREQUENCY box and type in\nthe desired output frequency (in MHz). Click the LOAD button or\npress the enter key. The BUS MONITOR section of the controlpanel will show the 32-bit word that was loaded into the\nAD9850. Upon completion of this step, the AD9850 output\nshould be active and outputting the user's frequency information.\nChanging the output phase is accomplished by clicking on the\ndown arrow in the OUTPUT PHASE DELAY box to make a\nselection and then clicking the LOAD button.\nOther operational modes (frequency sweeping, sleep, serial\ninput) are available to the user via keyboard/mouse control.\nThe AD9850/FSPCB provides access into and out of the on-chip\ncomparator via test point pairs (each pair has an active input and a\nground connection). The two active inputs are labeled TP1 and\nTP2. The unmarked hole next to each labeled test point is aground connection. The two active outputs are labeled TP5 and\nTP6. Unmarked ground connections are adjacent to each of these\ntest points.\nThe AD9850/CGPCB provides BNC inputs and outputs associ-\nated with the on-chip comparator and the on-board, fifth-order,\n200 Ω input/output Z, elliptic, 45 MHz, low-pass filter. Jumpering\n(soldering a wire) E1 to E2, E3 to E4, and E5 to E6 connects the\non-board filter and the midpoint switching voltage to the com-parator. Users may elect to insert their own filter and compara-\ntor threshold voltage by removing the jumpers and inserting a\nfilter between J7 and J6 and then providing a threshold voltageat E1.\nIf users choose to use the XTAL socket to supply the clock to\nthe AD9850, they must remove R2 (a 50 Ω chip resistor).\nThe crys tal oscillator must be either TTL or CMOS (prefer-\nably) compatible.\nAD9850\n–15– REV. HJ6\nR1\n3.9k/H9024R5\n25/H9024\n17\n161520\n191828\n272625242322\n21\n1413121110981\n23\n4\n765U1\nAD9850D3\nD2\nD1\nDGND\nDVDD\nWCLK\nFQUD\nCLKIN\nAGND\nAVDD\nRSET\nQOUTQOUTBD0 D7D6D5D4\nRESETDVDDDGND\nAGNDIOUTBIOUT\nAVDD\nVINNVINPDACBLD3\nD2\nD1\nD0\nGND\n+VD7D6D5D4\n+VGND\nRESET\nGNDWCLK\nCLKIN\nGND\n+VFQUD\n+V10mA\nRSET\nTP5\nTP6\nTP7\nTP8GND\nGNDGND\nGNDTP1\nTP2\nTP3TP4R4\n50/H9024DAC OUT\nTO 50 /H9024\nCOMPARATOR\nINPUTS\nR6\n1k/H9024\nR7\n1k/H9024\nGND+VCOMPARATOR\nOUTPUTS\n14\nVCC+5VR2\n50/H9024J5\nCLKIN\nREMOVE\nWHEN\nUSING Y1\n8OUTXTAL\nOSC\nGNDY1\n7RESET\nWCLK\nFQUDCHECKRRESET\nWWCLK\nFFQUD\nRRESET12\n131415161718198Q7Q6Q5Q4Q3Q2Q1Q8D\n7D6D5D4D3D2D1D9\n8765432\nU3\n74HCT574\nCLK OE\n11 1\nSTROBEC36CRPX\nJ1\nD0\nD1D2D3D4D5D6D712\n13141516171819\n8Q7Q6Q5Q4Q3Q2Q1Q8D\n7D6D5D4D3D2D1D9\n8765432\nU2\n74HCT574\nCLK OE\n11 1\nSTROBERRESET1\n23456789\n101112131415161718192021222324252627282930313233343536\nFFQUD\nWWCLK\nSTROBECHECKP\nO\nR\nT\n1\n+V 5VC2\n0.1/H9262FC3\n0.1/H9262FC4\n0.1/H9262FC5\n0.1/H9262FC8\n0.1/H9262FC9\n0.1/H9262FC10\n0.1/H9262FC6\n10/H9262FC7\n10/H9262F+V 5VJ2\nJ3\nJ4BANANA\nJACKS+V\n5V\nGNDH1\nNo. 6H2\nNo. 6H3\nNo. 6H4\nNo. 6\nMOUNTING\nHOLES\nR102.2k/H90245V\nRRESETR9\n2.2k/H9024\nFFQUDR8\n2.2k/H9024\nWWCLKR3\n2.2k/H9024\nSTROBE\nFigure 15. AD9850/FSPCB Electrical Schematic\nCOMPONENT LIST\nIntegrated Circuits\nU1 AD9850BRS (28-Lead SSOP)\nU2, U3 74HCT574 H-CMOS Octal Flip-Flop\nCapacitors\nC2 to C5, C8 to C10 0.1 µF Ceramic Chip Capacitor\nC6, C7 10 µF Tantalum Chip Capacitor\nResistors\nR1 3.9 k Ω Resistor\nR2, R4 50 Ω Resistor\nR3, R8, R9, R10 2.2 k Ω Resistor\nR5 25 Ω Resistor\nR6, R7 1 k Ω Resistor\nConnectors\nJ1 36-Pin D Connector\nJ2, J3, J4 Banana JackJ5, J6 BNC Connector\nAD9850\n–16– REV. H\n16a. AD9850/FSPCB Top Layer\n16b. AD9850/FSPCB Ground Plane\n Figure 16. AD9850/FSPCB Evaluation Board Layout\n16c. AD9850/FSPCB Power Plane\n16d. AD9850/FSPCB Bottom Layer\nAD9850\n–17– REV. HC36CRPX\nJ1\nD0\nD1D2D3D4D5D6D712\n13141516171819\n8Q\n7Q\n6Q5Q4Q\n3Q\n2Q1Q8D\n7D\n6D5D4D\n3D\n2D1D9\n8765432\nU2\n74HCT574\nCLK OE\n11 1\nSTROBERRESET1\n23456789\n10\n11\n12\n131415\n16\n171819\n20\n2122\n23\n24\n25\n262728\n29\n303132\n33\n343536FFQUD\nWWCLK\nSTROBECHECKP\nO\nR\nT\n1\n+V 5VC2\n0.1/H9262FC3\n0.1/H9262FC4\n0.1/H9262FC5\n0.1/H9262FC8\n0.1/H9262FC9\n0.1/H9262FC10\n0.1/H9262FC6\n10/H9262FC7\n10/H9262F+V 5VBNC\nR1\n3.9k/H9024R8\n100/H9024\n17\n161519\n182028\n27\n26\n25242322\n21\n1413121110981\n2\n3\n4\n765U1\nAD9850D3\nD2\nD1\nDGND\nDVDD\nWCLK\nFQUD\nCLKIN\nAGND\nAVDD\nRSET\nQOUTQOUTBD0 D7D6D5D4\nRESETDVDDDGND\nAGNDIOUTBIOUT\nAVDD\nVINNVINPDACBLD3\nD2\nD1\nD0\nGND\n+V\nWCLK\nCLKIN\nGND\n+VFQUDD7D6D5D4\n+VGND\nRESET\nGND\n+V\nE3 E4 E2 E1R6\n200/H9024\nBNC\nBNCC1\n470pFJ6R5100k/H9024R4\n100k/H9024E5 E6\nC11\n22pFC123.3pF1 2L1\n1008CS\n910nH\nC1333pFC148.2pF1 2L2\n1008CS\n680nH\nC15\n22pF\nR7\n200/H9024\nJ9J7200/H9024 Z\n42MHz ELLIPTIC\nLOW-PASS FILTER\n10mA\nRSET\nJ8H1\nNo. 6H2\nNo. 6H3\nNo. 6H4\nNo. 6\nMOUNTING\nHOLES\nRESET\nWCLK\nFQUD\nCHECKRRESET\nWWCLK\nFFQUD\nRRESET12\n131415\n16\n1718198Q\n7Q6Q\n5Q\n4Q3Q2Q\n1Q8D\n7D6D\n5D\n4D3D2D\n1D9\n876\n5\n432 U3\n74HCT574\nCLK OE\n11 1\nSTROBEJ2\nJ3\nJ4BANANA\nJACKS+V\n5V\nGND\n14\nVCC5VR2\n50/H9024J5\nCLKIN\nREMOVE\nWHEN\nUSING Y1\n8OUTXTAL\nOSC\nGNDY1\n7R92.2k/H90245V\nRRESETR10\n2.2k/H9024\nFFQUDR11\n2.2k/H9024\nWWCLKR3\n2.2k/H9024\nSTROBE\nFigure 17. AD9850/CGPCB Electrical Schematic\nCOMPONENT LIST\nIntegrated Circuits\nU1 AD9850BRS (28-Lead SSOP)\nU2, U3 74HCT574 H-CMOS Octal Flip-Flop\nCapacitors\nC1 470 pF Ceramic Chip Capacitor\nC2 to C5, C8 to C10 0.1 µF Ceramic Chip Capacitor\nC6, C7 10 µF Tantalum Chip Capacitor\nC11 22 pF Ceramic Chip CapacitorC12 3.3 pF Ceramic Chip Capacitor\nC13 33 pF Ceramic Chip Capacitor\nC14 8.2 pF Ceramic Chip CapacitorC15 22 pF Ceramic Chip CapacitorResistors\nR1 3.9 k Ω Resistor\nR2 50 Ω Resistor\nR3, R9, R10, R11 2.2 k Ω Resistor\nR4, R5 100 k Ω Resistor\nR6, R7 200 Ω Resistor\nR8 100 Ω Resistor\nConnectors\nJ2, J3, J4 Banana Jack\nJ5 to J9 BNC Connector\nInductors\nL1 910 nH Surface Mount\nL2 680 nH Surface Mount\nAD9850\n–18– REV. H\n18a. AD9850/CGPCB Top Layer\n18b. AD9850/CGPCB Ground Plane\n18c. AD9850/CGPCB Power Plane\n18d. AD9850/CGPCB Bottom Layer\nFigure 18. AD9850/CGPCB Evaluation Board Layout\nAD9850\n–19– REV. HOUTLINE DIMENSIONS\n28-Lead Shrink Small Outline Package [SSOP]\n(RS-28)\nDimensions shown in millimeters\n0.25\n0.09\n0.950.750.558/H11543\n4/H11543\n0/H115430.05\nMIN1.85\n1.751.65\n2.00 MAX\n0.38\n0.22 SEATING\nPLANE0.65\nBSC0.10COPLANARITY28 15\n14 110.50\n10.20\n9.90\n5.605.305.008.207.807.40\nCOMPLIANT TO JEDEC STANDARDS MO-150AH\nAD9850\n–20– REV. H –20–C00632–0–2/04(H)Revision History\nLocation Page\n2/04—Data Sheet changed from REV. G to REV. H.\nChanges to SPECIFICATIONS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 3\n12/03—Data Sheet changed from REV. F to REV. G.\nChanges to SPECIFICATIONS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 3\nChanges to Table I  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5\n11/03—Data Sheet changed from REV. E to REV. F.\nRenumbered figures and TPCs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . .Universal\nChanges to SPECIFICATIONS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 2\nChanges to ABSOLUTE MAXIMUM RATINGS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . 3\nUpdated ORDERING GUIDE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4\nUpdated OUTLINE DIMENSIONS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n"}]
!==============================================================================!
### Component Summary: AD9850BRSZ-REEL

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage: 3.3 V or 5 V
- **Current Ratings**: 
  - Maximum Output Current: 10.24 mA (RSET = 3.9 kΩ), 20.48 mA (RSET = 1.95 kΩ)
  - Supply Current at 125 MHz (5 V): 76-96 mA
  - Supply Current at 110 MHz (3.3 V): 47-60 mA
- **Power Consumption**: 
  - 155 mW at 110 MHz (3.3 V)
  - 380 mW at 125 MHz (5 V)
  - Power-Down Mode: 30 mW (5 V), 10 mW (3.3 V)
- **Operating Temperature Range**: 
  - -40 °C to +85 °C
- **Package Type**: 
  - 28-lead Shrink Small Outline Package (SSOP)
- **Special Features**: 
  - Complete DDS synthesizer with a 32-bit frequency tuning word
  - Phase modulation capability (5 bits)
  - Low jitter output with a high-speed comparator
  - Power-down function
- **Moisture Sensitive Level**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **AD9850** is a highly integrated Direct Digital Synthesis (DDS) device that combines a high-performance Digital-to-Analog Converter (DAC) and a comparator to create a complete, digitally programmable frequency synthesizer and clock generator. It generates a spectrally pure, frequency/phase programmable analog output sine wave when referenced to an accurate clock source. The device can output frequencies up to 62.5 MHz with a reference clock of 125 MHz, and it allows for asynchronous frequency changes at rates up to 23 million new frequencies per second.

#### Typical Applications:
- **Frequency/Phase Agile Sine Wave Synthesis**: Used in applications requiring precise frequency generation.
- **Clock Recovery and Locking Circuitry**: Essential in digital communications for maintaining synchronization.
- **Digitally Controlled ADC Encode Generator**: Facilitates the generation of clock signals for Analog-to-Digital Converters.
- **Agile Local Oscillator Applications**: Used in RF applications for frequency conversion and signal processing.

The AD9850's architecture and features make it suitable for a wide range of applications in telecommunications, instrumentation, and signal processing, where precise frequency control and low power consumption are critical.