###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:26:42 2020
#  Design:            allocation_buffer
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix allocation_buffer_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin buffer_reg[2][0]/CP 
Endpoint:   buffer_reg[2][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.206 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][0] | E ^          | EDFD1   | 0.001 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][0] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin buffer_reg[2][6]/CP 
Endpoint:   buffer_reg[2][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.206 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][6] | E ^          | EDFD1   | 0.001 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][6] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin buffer_reg[2][1]/CP 
Endpoint:   buffer_reg[2][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.207 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][1] | E ^          | EDFD1   | 0.001 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][1] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin buffer_reg[2][3]/CP 
Endpoint:   buffer_reg[2][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.207 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][3] | E ^          | EDFD1   | 0.001 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][3] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin buffer_reg[2][7]/CP 
Endpoint:   buffer_reg[2][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.207 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][7] | E ^          | EDFD1   | 0.001 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][7] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin buffer_reg[2][2]/CP 
Endpoint:   buffer_reg[2][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.207 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][2] | E ^          | EDFD1   | 0.000 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][2] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin buffer_reg[2][5]/CP 
Endpoint:   buffer_reg[2][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.012
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.952 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.031 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.092 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.207 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.370 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][5] | E ^          | EDFD1   | 0.000 |   1.012 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][5] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin buffer_reg[2][4]/CP 
Endpoint:   buffer_reg[2][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                  10.000
= Required Time                 9.817
- Arrival Time                  1.011
= Slack Time                    8.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.805 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.805 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    8.953 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.032 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.093 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.207 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.306 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.371 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.441 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.375 |   1.011 |    9.816 | 
     | buffer_reg[2][4] | E ^          | EDFD1   | 0.000 |   1.011 |    9.817 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.805 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.805 | 
     | buffer_reg[2][4] | CP ^       | EDFD1  | 0.000 |   0.000 |   -8.805 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin buffer_reg[5][0]/CP 
Endpoint:   buffer_reg[5][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.958
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.027 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.106 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.167 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.445 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][0] | E ^          | EDFQD1  | 0.001 |   0.958 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin buffer_reg[5][2]/CP 
Endpoint:   buffer_reg[5][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.958
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.027 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.106 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.167 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.445 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][2] | E ^          | EDFQD1  | 0.001 |   0.958 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin buffer_reg[5][3]/CP 
Endpoint:   buffer_reg[5][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.958
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.027 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.106 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.167 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.445 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][3] | E ^          | EDFQD1  | 0.001 |   0.958 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][3] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin buffer_reg[5][4]/CP 
Endpoint:   buffer_reg[5][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.958
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.027 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.106 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.167 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.445 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][4] | E ^          | EDFQD1  | 0.001 |   0.958 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][4] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin buffer_reg[5][7]/CP 
Endpoint:   buffer_reg[5][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.958
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.027 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.106 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.167 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.445 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][7] | E ^          | EDFQD1  | 0.001 |   0.958 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][7] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin buffer_reg[5][1]/CP 
Endpoint:   buffer_reg[5][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.957
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.028 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.107 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.168 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.446 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][1] | E ^          | EDFQD1  | 0.001 |   0.957 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin buffer_reg[5][6]/CP 
Endpoint:   buffer_reg[5][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.957
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.880 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.880 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.028 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.107 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.168 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.446 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][6] | E ^          | EDFQD1  | 0.001 |   0.957 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.880 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.880 | 
     | buffer_reg[5][6] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.880 | 
     +---------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin buffer_reg[5][5]/CP 
Endpoint:   buffer_reg[5][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.838
- Arrival Time                  0.957
= Slack Time                    8.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.881 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.881 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.028 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.107 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.168 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.282 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.381 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.446 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.519 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.318 |   0.957 |    9.837 | 
     | buffer_reg[5][5] | E ^          | EDFQD1  | 0.000 |   0.957 |    9.838 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.881 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.881 | 
     | buffer_reg[5][5] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.881 | 
     +---------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin buffer_reg[4][0]/CP 
Endpoint:   buffer_reg[4][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][0] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin buffer_reg[4][2]/CP 
Endpoint:   buffer_reg[4][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][2] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin buffer_reg[4][3]/CP 
Endpoint:   buffer_reg[4][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][3] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][3] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin buffer_reg[4][4]/CP 
Endpoint:   buffer_reg[4][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][4] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][4] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin buffer_reg[4][1]/CP 
Endpoint:   buffer_reg[4][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][1] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin buffer_reg[4][7]/CP 
Endpoint:   buffer_reg[4][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][7] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][7] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin buffer_reg[4][6]/CP 
Endpoint:   buffer_reg[4][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.396 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][6] | E ^          | EDFQD1  | 0.001 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][6] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin buffer_reg[4][5]/CP 
Endpoint:   buffer_reg[4][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
= Required Time                 9.841
- Arrival Time                  0.945
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.896 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.896 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.043 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.122 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.183 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.397 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.461 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.534 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.306 |   0.945 |    9.840 | 
     | buffer_reg[4][5] | E ^          | EDFQD1  | 0.000 |   0.945 |    9.841 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.896 | 
     | buffer_reg[4][5] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.896 | 
     +---------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin buffer_reg[0][0]/CP 
Endpoint:   buffer_reg[0][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.065 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.144 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.205 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][0] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin buffer_reg[0][6]/CP 
Endpoint:   buffer_reg[0][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.065 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.144 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.205 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][6] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][6] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin buffer_reg[0][7]/CP 
Endpoint:   buffer_reg[0][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.065 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.144 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.205 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][7] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][7] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin buffer_reg[0][1]/CP 
Endpoint:   buffer_reg[0][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.066 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.145 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.206 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][1] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin buffer_reg[0][2]/CP 
Endpoint:   buffer_reg[0][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.066 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.145 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.206 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][2] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin buffer_reg[0][3]/CP 
Endpoint:   buffer_reg[0][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.066 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.145 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.206 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][3] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][3] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin buffer_reg[0][4]/CP 
Endpoint:   buffer_reg[0][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.066 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.145 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.206 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][4] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][4] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin buffer_reg[0][5]/CP 
Endpoint:   buffer_reg[0][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
= Required Time                 9.842
- Arrival Time                  0.924
= Slack Time                    8.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.918 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.918 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.066 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.145 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.206 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.320 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.419 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.639 |    9.557 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.285 |   0.924 |    9.842 | 
     | buffer_reg[0][5] | E ^          | EDFQD1  | 0.000 |   0.924 |    9.842 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.918 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.918 | 
     | buffer_reg[0][5] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.918 | 
     +---------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin buffer_reg[1][6]/CP 
Endpoint:   buffer_reg[1][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.425 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.843 | 
     | buffer_reg[1][6] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][6] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin buffer_reg[1][7]/CP 
Endpoint:   buffer_reg[1][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.425 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.843 | 
     | buffer_reg[1][7] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][7] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin buffer_reg[1][0]/CP 
Endpoint:   buffer_reg[1][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.425 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.844 | 
     | buffer_reg[1][0] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin buffer_reg[1][3]/CP 
Endpoint:   buffer_reg[1][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.425 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.844 | 
     | buffer_reg[1][3] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][3] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin buffer_reg[1][1]/CP 
Endpoint:   buffer_reg[1][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.426 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.844 | 
     | buffer_reg[1][1] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin buffer_reg[1][2]/CP 
Endpoint:   buffer_reg[1][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.426 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.844 | 
     | buffer_reg[1][2] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin buffer_reg[1][4]/CP 
Endpoint:   buffer_reg[1][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.426 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.844 | 
     | buffer_reg[1][4] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][4] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin buffer_reg[1][5]/CP 
Endpoint:   buffer_reg[1][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.844
- Arrival Time                  0.919
= Slack Time                    8.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.925 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.925 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.151 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.212 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.326 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.426 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.490 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.073 |   0.638 |    9.563 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.280 |   0.919 |    9.844 | 
     | buffer_reg[1][5] | E ^          | EDFQD1  | 0.000 |   0.919 |    9.844 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.925 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.925 | 
     | buffer_reg[1][5] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.925 | 
     +---------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin buffer_reg[7][1]/CP 
Endpoint:   buffer_reg[7][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                 9.967
- Arrival Time                  1.017
= Slack Time                    8.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.951 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.951 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.098 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.177 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.238 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.352 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.451 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.851 |    9.802 | 
     | U203             | S ^ -> ZN v  | MUX2ND0 | 0.165 |   1.017 |    9.967 | 
     | buffer_reg[7][1] | D v          | DFD1    | 0.000 |   1.017 |    9.967 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.951 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.951 | 
     | buffer_reg[7][1] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.951 | 
     +---------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin buffer_reg[7][2]/CP 
Endpoint:   buffer_reg[7][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                 9.968
- Arrival Time                  1.014
= Slack Time                    8.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.954 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.954 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.101 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.180 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.241 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.355 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.455 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.852 |    9.805 | 
     | U202             | S ^ -> ZN v  | MUX2ND0 | 0.163 |   1.014 |    9.968 | 
     | buffer_reg[7][2] | D v          | DFD1    | 0.000 |   1.014 |    9.968 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.954 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.954 | 
     | buffer_reg[7][2] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.954 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin buffer_reg[7][5]/CP 
Endpoint:   buffer_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                 9.968
- Arrival Time                  1.014
= Slack Time                    8.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.954 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.954 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.102 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.181 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.242 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.356 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.455 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.851 |    9.806 | 
     | U199             | S ^ -> ZN v  | MUX2ND0 | 0.162 |   1.014 |    9.968 | 
     | buffer_reg[7][5] | D v          | DFD1    | 0.000 |   1.014 |    9.968 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.954 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.954 | 
     | buffer_reg[7][5] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.954 | 
     +---------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin buffer_reg[7][0]/CP 
Endpoint:   buffer_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                 9.968
- Arrival Time                  1.013
= Slack Time                    8.955
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.956 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.956 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.103 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.182 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.243 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.357 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.456 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.852 |    9.807 | 
     | U204             | S ^ -> ZN v  | MUX2ND0 | 0.161 |   1.013 |    9.968 | 
     | buffer_reg[7][0] | D v          | DFD1    | 0.000 |   1.013 |    9.968 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.955 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.955 | 
     | buffer_reg[7][0] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.955 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin buffer_reg[7][4]/CP 
Endpoint:   buffer_reg[7][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                 9.968
- Arrival Time                  1.012
= Slack Time                    8.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.956 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.956 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.104 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.183 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.244 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.358 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.457 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.852 |    9.808 | 
     | U200             | S ^ -> ZN v  | MUX2ND0 | 0.161 |   1.012 |    9.968 | 
     | buffer_reg[7][4] | D v          | DFD1    | 0.000 |   1.012 |    9.968 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.956 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.956 | 
     | buffer_reg[7][4] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.956 | 
     +---------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin buffer_reg[7][6]/CP 
Endpoint:   buffer_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                 9.968
- Arrival Time                  1.012
= Slack Time                    8.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.957 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.957 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.104 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.183 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.244 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.358 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.457 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.852 |    9.808 | 
     | U198             | S ^ -> ZN v  | MUX2ND0 | 0.160 |   1.012 |    9.968 | 
     | buffer_reg[7][6] | D v          | DFD1    | 0.000 |   1.012 |    9.968 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.957 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.957 | 
     | buffer_reg[7][6] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.957 | 
     +---------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin buffer_reg[7][3]/CP 
Endpoint:   buffer_reg[7][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                 9.969
- Arrival Time                  1.011
= Slack Time                    8.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.957 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.957 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.105 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.184 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.245 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.359 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.458 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.852 |    9.809 | 
     | U201             | S ^ -> ZN v  | MUX2ND0 | 0.160 |   1.011 |    9.969 | 
     | buffer_reg[7][3] | D v          | DFD1    | 0.000 |   1.011 |    9.969 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.957 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.957 | 
     | buffer_reg[7][3] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.957 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin buffer_reg[7][7]/CP 
Endpoint:   buffer_reg[7][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                 9.969
- Arrival Time                  1.011
= Slack Time                    8.958
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.958 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.958 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.105 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.184 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.245 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.401 |    9.359 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.459 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.351 |   0.851 |    9.809 | 
     | U197             | S ^ -> ZN v  | MUX2ND0 | 0.159 |   1.011 |    9.969 | 
     | buffer_reg[7][7] | D v          | DFD1    | 0.000 |   1.011 |    9.969 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.958 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.958 | 
     | buffer_reg[7][7] | CP ^       | DFD1   | 0.000 |   0.000 |   -8.958 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin buffer_reg[6][0]/CP 
Endpoint:   buffer_reg[6][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  10.000
= Required Time                 9.892
- Arrival Time                  0.867
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.025 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.025 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.172 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.251 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.312 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.426 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.526 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.590 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.661 | 
     | U285             | A1 v -> ZN ^ | NR2D0   | 0.136 |   0.772 |    9.797 | 
     | FE_OFCC0_n123    | I ^ -> Z ^   | BUFFD2  | 0.094 |   0.866 |    9.891 | 
     | buffer_reg[6][0] | E ^          | EDFD1   | 0.000 |   0.867 |    9.892 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.025 | 
     | buffer_reg[6][0] | CP ^       | EDFD1  | 0.000 |   0.000 |   -9.025 | 
     +---------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin buffer_reg[6][2]/CP 
Endpoint:   buffer_reg[6][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  10.000
= Required Time                 9.892
- Arrival Time                  0.867
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.025 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.025 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.147 |   0.147 |    9.172 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.079 |   0.226 |    9.251 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.061 |   0.287 |    9.312 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.114 |   0.402 |    9.426 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.099 |   0.501 |    9.526 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.065 |   0.565 |    9.590 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.071 |   0.636 |    9.661 | 
     | U285             | A1 v -> ZN ^ | NR2D0   | 0.136 |   0.772 |    9.797 | 
     | FE_OFCC0_n123    | I ^ -> Z ^   | BUFFD2  | 0.094 |   0.866 |    9.891 | 
     | buffer_reg[6][2] | E ^          | EDFD1   | 0.000 |   0.867 |    9.892 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.025 | 
     | buffer_reg[6][2] | CP ^       | EDFD1  | 0.000 |   0.000 |   -9.025 | 
     +---------------------------------------------------------------------+ 

