/bin/rm -f *.o harness *~
make -C ../lib clean
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
/bin/rm -f *.o *~ cache-params.h
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
./test_cache.sh: line 35: [0: command not found
---- Making with hashtable_cache ---- (Mon Sep 16 17:09:22 CDT 2019)
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o harness.o harness.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o arg.o arg.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o util.o util.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o timing.o timing.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o dist.o dist.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o temp.o temp.c
make -C ../lib WITHSTATS=0 hashtable_cache.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
../src/getcacheparms > cache-params.h
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_cache.c -o hashtable_cache.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
make -C ../lib WITHSTATS=0 hash.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hash.c -o hash.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_cache.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o waitfortemp.o waitfortemp.c
g++   waitfortemp.o temp.o arg.o util.o  -lpthread -lm -lgsl -lgslcblas -lm -o waitfortemp
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o getcacheparms.o getcacheparms.c
g++   getcacheparms.o util.o timing.o  -lpthread -lm -lgsl -lgslcblas -lm -o getcacheparms
Running for threads 4 on table hashtable_cache (Mon Sep 16 17:09:23 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28869
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28884
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28899
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28914
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28935
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28950
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28965
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 28980
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29001
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29016
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29031
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29046
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29067
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29082
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29097
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:23-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671763,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29112
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [1: command not found
---- Making with hashtable_lazy_cache ---- (Mon Sep 16 17:09:23 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable_lazy_cache.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_lazy_cache.c -o hashtable_lazy_cache.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_lazy_cache.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_lazy_cache (Mon Sep 16 17:09:24 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29150
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29165
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29180
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29195
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29216
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29231
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29246
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29261
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29282
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29297
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29312
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29327
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29348
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29363
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29378
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29393
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [2: command not found
---- Making with hashtable ---- (Mon Sep 16 17:09:24 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable.c -o hashtable.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable (Mon Sep 16 17:09:24 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29431
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29446
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29461
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29476
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29497
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29512
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29527
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29542
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29563
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29578
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29593
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29608
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29629
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29644
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29659
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	45.000000	46.000000	45.000000	47.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29674
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [3: command not found
---- Making with hashtable_lazy ---- (Mon Sep 16 17:09:24 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable_lazy.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_lazy.c -o hashtable_lazy.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_lazy.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_lazy (Mon Sep 16 17:09:24 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29712
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29727
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29742
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29757
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29778
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29793
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29808
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29823
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29844
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29859
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29874
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29889
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29910
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29925
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29940
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:24-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671764,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 29955
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [4: command not found
---- Making with hashtable_locks ---- (Mon Sep 16 17:09:24 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable_locks.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_locks.c -o hashtable_locks.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_locks.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_locks (Mon Sep 16 17:09:25 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30003
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30018
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30033
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30048
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30069
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30084
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30099
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30114
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30135
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30151
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30166
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30181
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30202
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30217
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30232
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:25-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	50.000000	56.000000	49.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671765,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30247
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [5: command not found
---- Making with hashtable_cuckoo ---- (Mon Sep 16 17:09:25 CDT 2019)
g++    -c -o ../lib/hashtable_cuckoo.o ../lib/hashtable_cuckoo.cpp
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_cuckoo.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_cuckoo (Mon Sep 16 17:09:26 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30285
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30300
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30315
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30330
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30351
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30366
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30381
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30396
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30417
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30432
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30447
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30462
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30483
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30498
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30513
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:26-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 1 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	49.000000	48.000000	51.000000	53.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,1,0.000000,0.500000,0.500000,0.500000,0.500000,1568671766,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30528
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
ALL DONE!
