# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../micro_processor.srcs/sources_1/new/TBuffer_3_Bit.vhd" \
"../../../../micro_processor.srcs/sim_1/new/TB_Tri_normal.vhd" \

# Do not sort compile order
nosort
