;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @13, 0
	MOV @13, 0
	SUB @121, 125
	SUB @121, 125
	SLT @13, 0
	SLT @13, 0
	ADD 45, -889
	ADD 45, -889
	JMZ <735, 2
	SPL -453, <895
	SPL 0, -202
	MOV @121, 106
	SLT 735, @2
	ADD 100, 9
	DJN 0, -202
	DJN 0, -202
	SUB @121, 106
	DJN 0, -202
	ADD 45, -889
	SPL 0, -202
	CMP -7, <-420
	CMP -7, <-420
	SUB 3, @21
	CMP -7, <-420
	SUB 3, @21
	CMP -7, <-420
	ADD 270, 1
	CMP -7, <-420
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMZ 3, #21
	JMZ 3, #21
	SUB 3, @21
	ADD 45, -889
	MOV 12, @10
	MOV 40, 889
	MOV 12, @10
	MOV 40, 889
	MOV 40, 889
	MOV 40, 889
	SLT @13, 0
	SLT @13, 0
	SPL 0, -202
	CMP -1, <-80
	MOV -1, <-20
	DJN 3, #21
