CADENCE IHNL01070
$model
20nm/6T_SetRead_PWR/schematic _sub19
20nm/6T_32x_CTRL_PWR/schematic _sub14
20nm/inv_4x_PWR/schematic inv_4x_PWR_schematic
16nm/6T_PWR/schematic _sub9
20nm/6T_4x_PWR/schematic _sub16
20nm/6T_32x_PWR/schematic _sub17
16nm/6T_4x_PWR/schematic _sub10
20nm/6T_CHUNK_PWR/schematic _sub20
16nm/6T_CHUNK_PWR/schematic _sub13
20nm/6T_PWR/schematic _sub15
20nm/nand4_1x_PWR/schematic nand4_1x_PWR_schematic
16nm/6T_32x_PWR/schematic _sub11
20nm/Dual_Supply_Test/schematic Dual_Supply_Test_schematic
16nm/6T_32x4_PWR/schematic _sub12
16nm/nand4_1x_PWR/schematic nand4_1x_PWR
16nm/inv_4x_PWR/schematic inv_4x_PWR
16nm/6T_32x_CTRL_PWR/schematic _sub8
16nm/inv_1x_PWR/schematic inv_1x_PWR
20nm/inv_1x_PWR/schematic inv_1x_PWR_schematic
20nm/6T_32x4_PWR/schematic _sub18
16nm_Tests/Dual_Supply_Test/schematic Dual_Supply_Test
16nm/6T_SetRead_PWR/schematic _sub7
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
nfin nfin
VDDH VDDH
timeStop timeStop
VDDL VDDL
pulseWidth pulseWidth
period period
C C
C2 C2
startDelay startDelay
$endparam
