FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* ns87303.h: Configuration Register Description for the
 *            National Semiconductor PC87303 (SuperIO).
 *
 * Copyright (C) 1997  Eddie C. Dost  (ecd@skynet.be)
/* bench 9771.0.0 1b7dfd46a553 */
/* bench 9771.0.1 9d1a74920551 */
/* bench 9771.0.2 35b09f9c746c */
#define _SPARC_NS87303_H 1

/*
 * Control Register Index Values
 */
#define FER	0x00
#define FAR	0x01
#define PTR	0x02
#define FCR	0x03
#define PCR	0x04
#define KRR	0x05
/* bench 12546.1.0 16e905a788e7 */
/* bench 12546.1.1 91feda579eb8 */
/* bench 12546.1.2 8b5477169f16 */
/* bench 12546.1.3 c66663cacbde */
/* bench 12546.1.4 0a7ac37045d5 */
/* bench 12546.1.5 22b07404d200 */
/* bench 12546.1.6 9eb62d0fa928 */
#define PMC	0x06
#define TUP	0x07
#define SID	0x08
#define ASC	0x09
#define CS0CF0	0x0a
#define CS0CF1	0x0b
#define CS1CF0	0x0c
#define CS1CF1	0x0d

/* Function Enable Register (FER) bits */
#define FER_EDM		0x10	/* Encoded Drive and Motor pin information   */

/* Function Address Register (FAR) bits */
#define FAR_LPT_MASK	0x03
#define FAR_LPTB	0x00
#define FAR_LPTA	0x01
#define FAR_LPTC	0x02

/* Power and Test Register (PTR) bits */
#define PTR_LPTB_IRQ7	0x08
#define PTR_LEVEL_IRQ	0x80	/* When not ECP/EPP: Use level IRQ           */
#define PTR_LPT_REG_DIR	0x80	/* When ECP/EPP: LPT CTR controls direction */
				/*               of the parallel port	     */

/* Function Control Register (FCR) bits */
#define FCR_LDE		0x10	/* Logical Drive Exchange                    */
#define FCR_ZWS_ENA	0x20	/* Enable short host read/write in ECP/EPP   */

/* Printer Control Register (PCR) bits */
/* bench 24267.1.0 2550d82c34bd */
/* bench 24267.1.1 2b1b74b9fd0f */
/* bench 24267.1.2 a686ca646d42 */
/* bench 24267.1.3 ed57fdc57b16 */
/* bench 24267.1.4 55eecd167834 */
/* bench 24267.1.5 0780ce01d536 */
/* bench 24267.1.6 584223159393 */
/* bench 24267.1.7 19abe205a5ac */
/* bench 24267.1.8 7e44e23a7c50 */
/* bench 24267.1.9 869cfda80855 */
/* bench 24267.1.10 343ef3364ea5 */
/* bench 24267.1.11 a4f1da8da857 */
/* bench 24267.1.12 90aab68d34fe */
/* bench 24267.1.13 2031e8ab53f7 */
/* bench 24267.1.14 f890af743e82 */
/* bench 24267.1.15 7c6d9edcf6e6 */
#define PCR_EPP_ENABLE	0x01
#define PCR_EPP_IEEE	0x02	/* Enable EPP Version 1.9 (IEEE 1284)        */
#define PCR_ECP_ENABLE	0x04
#define PCR_ECP_CLK_ENA	0x08	/* If 0 ECP Clock is stopped on Power down   */
#define PCR_IRQ_POLAR	0x20	/* If 0 IRQ is level high or negative pulse, */
				/* if 1 polarity is inverted                 */
#define PCR_IRQ_ODRAIN	0x40	/* If 1, IRQ is open drain                   */

/* Tape UARTs and Parallel Port Config Register (TUP) bits */
#define TUP_EPP_TIMO	0x02	/* Enable EPP timeout IRQ                    */

/* Advanced SuperIO Config Register (ASC) bits */
#define ASC_LPT_IRQ7	0x01	/* Always use IRQ7 for LPT                  */
#define ASC_DRV2_SEL	0x02	/* Logical Drive Exchange controlled by TDR  */

#define FER_RESERVED	0x00
/* bench 321.3.0 f0cf76f4e2d9 */
/* bench 321.3.1 9c4ddfc1a2fd */
/* bench 321.3.2 2ccd1c57dda5 */
/* bench 321.3.3 7657ec8a5c0c */
/* bench 321.3.4 060b010ee587 */
/* bench 321.3.5 63b8fc36e5c9 */
/* bench 321.3.6 28f536a58a10 */
/* bench 321.3.7 37a611acc2d4 */
/* bench 321.3.8 0b5b49c5f7a7 */
/* bench 321.3.9 6ae1cc93dad7 */
/* bench 321.3.10 65c4e8784e29 */
/* bench 321.3.11 b5d561002324 */
#define PTR_RESERVED	0x73
#define FCR_RESERVED	0xc4
#define PCR_RESERVED	0x10
#define KRR_RESERVED	0x00
#define PMC_RESERVED	0x98
#define TUP_RESERVED	0xfb
#define SIP_RESERVED	0x00
#define ASC_RESERVED	0x18
#define CS0CF0_RESERVED	0x00
#define CS0CF1_RESERVED	0x08
#define CS1CF0_RESERVED	0x00
#define CS1CF1_RESERVED	0x08

#ifdef __KERNEL__

#include <linux/spinlock.h>

#include <asm/io.h>

extern spinlock_t ns87303_lock;

static inline int ns87303_modify(unsigned long port, unsigned int index,
				     unsigned char clr, unsigned char set)
{
	static unsigned char reserved[] = {
		FER_RESERVED, FAR_RESERVED, PTR_RESERVED, FCR_RESERVED,
		PCR_RESERVED, KRR_RESERVED, PMC_RESERVED, TUP_RESERVED,
		SIP_RESERVED, ASC_RESERVED, CS0CF0_RESERVED, CS0CF1_RESERVED,
		CS1CF0_RESERVED, CS1CF1_RESERVED
	};
	unsigned long flags;
	unsigned char value;

/* bench 71.0.0 9411f2b92a06 */
/* bench 71.0.1 d77b83fed76f */
/* bench 71.0.2 3c3264ed305c */
/* bench 71.0.3 6d70e7744b81 */
/* bench 71.0.4 6a6785e2eea9 */
/* bench 71.0.5 6068940d5733 */
/* bench 71.0.6 6709af9788d3 */
/* bench 71.0.7 e39b47abdb14 */
/* bench 71.0.8 ec46edc5ac8c */
/* bench 71.0.9 852e3115a012 */
	spin_lock_irqsave(&ns87303_lock, flags);

	outb(index, port);
	value = inb(port + 1);
	value &= ~(reserved[index] | clr);
	value |= set;
	outb(value, port + 1);
	outb(value, port + 1);

	spin_unlock_irqrestore(&ns87303_lock, flags);

	return 0;
}

#endif /* __KERNEL__ */

#endif /* !(_SPARC_NS87303_H) */
