Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  14 Dec 2018 20:26:06 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga006.fm.intel.com (fmsmga006.fm.intel.com [10.253.24.20])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 6DA6B58079D
	for <like.xu@linux.intel.com>; Fri, 14 Dec 2018 01:20:47 -0800 (PST)
Received: from orsmga101.jf.intel.com ([10.7.208.22])
  by fmsmga006-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 14 Dec 2018 01:20:47 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Aj3K6khyLPH84+NjXCy+O+j09IxM/srCxBDY+r6Qd?=
 =?us-ascii?q?0ugUKPad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7Vq4/Vyi84Kh3SR/okC?=
 =?us-ascii?q?YHOCA/8GHLkcx7kaZXrAu8qxBj34LYZYeYP+d8cKzAZ9MXXXRPXshRWSJCDI2z?=
 =?us-ascii?q?YYQAAOgdMuhXsof9v1kDoxmxCAWxCu7j1iFHhmTt0K0m0eksCx3K0BAuEt8Mtn?=
 =?us-ascii?q?nfsdX7NL0VUeCw1KTHzyjDZO5V1jf98ofIdB8hquyLULNwbMrd01UgGxnEj1WQ?=
 =?us-ascii?q?s4PlOTyV2/8Js2ia6epgSO2uh3QmqwF3vjig2MMshpPViYISz1DJ7CN0y5s7K9?=
 =?us-ascii?q?2/TU50e9+kEJ1IuiGBL4t2Q8UiQ2B0tyYh0LEGv4C0fDQMxZ86xBDfc+SKf5aU?=
 =?us-ascii?q?7h/gTuqdPCp0iXF/dL6hiRu/8VKsxvD+W8WszVpHqjRJnsPMu30NzRDe6taLRu?=
 =?us-ascii?q?F580qv3zuEyhrd5fteIU8ukKrWM54hzaA0lpoUqUnDGi72mF7qjK+NbEkk9e6o?=
 =?us-ascii?q?6/n9brXhvJ+cOJd4igD4MqswhsyyGfo0PhQNUmSB5Oiwyb7u8VfnTLhEjvA6iL?=
 =?us-ascii?q?TVvZLCKcQevKG5AgtV0og56xa4CjeryM0YkmcCLFJYYR6IkpbmO0/QL/D8FPuw?=
 =?us-ascii?q?mFOskCptx//aILLhGZLBLnzCkLfiY7lx8UFdyBcrwNBb5pJUDKwBIf3pVk/wst?=
 =?us-ascii?q?zYEgE2Mwiuz+n7D9V905gTWWSIAq+fP6PSt0KI6vgoI+mWa48ZoCz9JOQ95/7y?=
 =?us-ascii?q?kX85nkcQfa2o3ZsUdn+0BPtnI1iCbHrog9cBF3oKvwUkQOzrjl2CTSBcZ3KoU6?=
 =?us-ascii?q?0g4TE7DdHuMIHYW4r4gKCdxDzpWdpSZ3taERaKFnHncZjCXO0DLyebI8tkmzpD?=
 =?us-ascii?q?UqC9Sognzla3uQrnjrZqMOfQqRAero/pgd185unPkkMr+DlpSsiQzWyJCnt5h3?=
 =?us-ascii?q?4FXCMe2qd5rkpgjFCZ3v9jnvZaGNdPsu5PSRowLpXGzuZ3WOz1DxvMe8rMRFu4?=
 =?us-ascii?q?T9GOBzY3QdQshdgUbAI1Ntm/hwrP2GKKCrUWkKeXTMg58qvW3H/qO+5nxnrG3b?=
 =?us-ascii?q?VnhF4jFI8Hf0inja52+gybPMiBr16YjaWrc+5UiCvW6E+ZwGaOtV0eWwl1B+GN?=
 =?us-ascii?q?ZX0Da1GencmxslvPU7K0GZw9PwdBwNLEIaxPPJmhtVxBQPCrEtPYcWO3mi/kHR?=
 =?us-ascii?q?yPwKGNaovCYWgR3CzBTkMDllZXtVeJMhJ2Iy6kpm/SCyImQVPqakbp/OV5gGm2?=
 =?us-ascii?q?Qk8900eBaEg3k/KP+xUVjOaQA9Me2L4JojwmrX0gBkq9987JCtaMowcneqhAN4?=
 =?us-ascii?q?AT+lBCgFPE/z59N5qvZ/RzmxgVNRZ3tkXh/xF2DJhQ18kssH4uigF1LPTLgxt6?=
 =?us-ascii?q?azqE0MWoafXsIW7o8UXqMvaO1w=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BQAACWdBNchxHrdtBjHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGBMIE5cDmDfIgZX4syKYE3LYkUjkGBcRYYCwmHRyI0CQ0BAwEBAQEBAQI?=
 =?us-ascii?q?BEwEBAQoLCQgbDiMMgjYFAgMaAQaCXAECAwECIBUOCiwDAQIGAQEKGAICIgQCA?=
 =?us-ascii?q?gMBHQcvBgEMBgIBAQGDHAGBaAMVAQQKph+BL4QCAYE9gkcNghcFgQuLM3qBHIE?=
 =?us-ascii?q?RJ4JrglcuGQOEZIJXAolChlE2kCAvBwKCKIsScIMqBhiRTYkzhgiDLYZwgUaCD?=
 =?us-ascii?q?k0jgzyCUIgRhUMBQzQxAYEGil+BdwEB?=
X-IPAS-Result: =?us-ascii?q?A0BQAACWdBNchxHrdtBjHQEBBQEHBQGBUQgBCwGBMIE5cDm?=
 =?us-ascii?q?DfIgZX4syKYE3LYkUjkGBcRYYCwmHRyI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbD?=
 =?us-ascii?q?iMMgjYFAgMaAQaCXAECAwECIBUOCiwDAQIGAQEKGAICIgQCAgMBHQcvBgEMBgI?=
 =?us-ascii?q?BAQGDHAGBaAMVAQQKph+BL4QCAYE9gkcNghcFgQuLM3qBHIERJ4JrglcuGQOEZ?=
 =?us-ascii?q?IJXAolChlE2kCAvBwKCKIsScIMqBhiRTYkzhgiDLYZwgUaCDk0jgzyCUIgRhUM?=
 =?us-ascii?q?BQzQxAYEGil+BdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,352,1539673200"; 
   d="scan'208";a="44959345"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 14 Dec 2018 01:20:46 -0800
Received: from localhost ([::1]:60415 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gXjeH-0002s9-LL
	for like.xu@linux.intel.com; Fri, 14 Dec 2018 04:20:45 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:36562)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <yu.c.zhang@linux.intel.com>) id 1gXje0-0002oi-3h
	for qemu-devel@nongnu.org; Fri, 14 Dec 2018 04:20:29 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <yu.c.zhang@linux.intel.com>) id 1gXjdv-0006jF-IA
	for qemu-devel@nongnu.org; Fri, 14 Dec 2018 04:20:28 -0500
Received: from mga11.intel.com ([192.55.52.93]:50303)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <yu.c.zhang@linux.intel.com>)
	id 1gXjdv-0006eH-4i
	for qemu-devel@nongnu.org; Fri, 14 Dec 2018 04:20:23 -0500
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from orsmga001.jf.intel.com ([10.7.209.18])
	by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;
	14 Dec 2018 01:20:16 -0800
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.56,352,1539673200"; d="scan'208";a="118784869"
Received: from zhangyu-win7x64.ccr.corp.intel.com (HELO [10.238.135.163])
	([10.238.135.163])
	by orsmga001.jf.intel.com with ESMTP; 14 Dec 2018 01:20:14 -0800
To: qemu-devel@nongnu.org, Eduardo Habkost <ehabkost@redhat.com>,
	"Michael S. Tsirkin" <mst@redhat.com>, Peter Xu <peterx@redhat.com>,
	Paolo Bonzini <pbonzini@redhat.com>, Igor Mammedov <imammedo@redhat.com>,
	Richard Henderson <rth@twiddle.net>
References: <1544619939-18102-1-git-send-email-yu.c.zhang@linux.intel.com>
From: Yu Zhang <yu.c.zhang@linux.intel.com>
Message-ID: <f9e27fd6-94da-bbdc-b383-daa115d3e6bf@linux.intel.com>
Date: Fri, 14 Dec 2018 17:17:21 +0800
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.3
MIME-Version: 1.0
In-Reply-To: <1544619939-18102-1-git-send-email-yu.c.zhang@linux.intel.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 7bit
Content-Language: en-US
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 192.55.52.93
Subject: Re: [Qemu-devel] [PATCH v3 0/2] intel-iommu: add support for
 5-level virtual IOMMU.
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Sorry, any comments for this series? Thanks. :)


B.R.

Yu

On 12/12/2018 9:05 PM, Yu Zhang wrote:
> Intel's upcoming processors will extend maximum linear address width to
> 57 bits, and introduce 5-level paging for CPU. Meanwhile, the platform
> will also extend the maximum guest address width for IOMMU to 57 bits,
> thus introducing the 5-level paging for 2nd level translation(See chapter
> 3 in Intel Virtualization Technology for Directed I/O).
>
> This patch series extends the current logic to support a wider address width.
> A 5-level paging capable IOMMU(for 2nd level translation) can be rendered
> with configuration "device intel-iommu,x-aw-bits=57".
>
> Also, kvm-unit-tests were updated to verify this patch series. Patch for
> the test was sent out at: https://www.spinics.net/lists/kvm/msg177425.html.
>
> Note: this patch series checks the existance of 5-level paging in the host
> and in the guest, and rejects configurations for 57-bit IOVA if either check
> fails(VTD-d hardware shall not support 57-bit IOVA on platforms without CPU
> 5-level paging). However, current vIOMMU implementation still lacks logic to
> check against the physical IOMMU capability, future enhancements are expected
> to do this.
>
> Changes in V3:
> - Address comments from Peter Xu: squash the 3rd patch in v2 into the 2nd
>    patch in this version.
> - Added "Reviewed-by: Peter Xu <peterx@redhat.com>"
>
> Changes in V2:
> - Address comments from Peter Xu: add haw member in vtd_page_walk_info.
> - Address comments from Peter Xu: only searches for 4K/2M/1G mappings in
> iotlb are meaningful.
> - Address comments from Peter Xu: cover letter changes(e.g. mention the test
> patch in kvm-unit-tests).
> - Coding style changes.
> ---
> Cc: "Michael S. Tsirkin" <mst@redhat.com>
> Cc: Igor Mammedov <imammedo@redhat.com>
> Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>
> Cc: Paolo Bonzini <pbonzini@redhat.com>
> Cc: Richard Henderson <rth@twiddle.net>
> Cc: Eduardo Habkost <ehabkost@redhat.com>
> Cc: Peter Xu <peterx@redhat.com>
> ---
>
> Yu Zhang (2):
>    intel-iommu: differentiate host address width from IOVA address width.
>    intel-iommu: extend VTD emulation to allow 57-bit IOVA address width.
>
>   hw/i386/acpi-build.c           |  2 +-
>   hw/i386/intel_iommu.c          | 96 +++++++++++++++++++++++++++++-------------
>   hw/i386/intel_iommu_internal.h | 10 ++++-
>   include/hw/i386/intel_iommu.h  | 10 +++--
>   4 files changed, 81 insertions(+), 37 deletions(-)
>

