From f7b20d46637fc1dffa3e1bbbcdbe983f01eff5db Mon Sep 17 00:00:00 2001
From: zhangmeng <zhangmeng.kevin@spacemit.com>
Date: Tue, 26 Nov 2024 10:22:02 +0800
Subject: [PATCH 1117/1189] plic: fix error on some offset macro definition

Change-Id: Ifddb0786d5c400e7a6c490a4f7204c626668e4ec
---
 drivers/irqchip/irq-sifive-plic.c | 11 ++---------
 1 file changed, 2 insertions(+), 9 deletions(-)

diff --git a/drivers/irqchip/irq-sifive-plic.c b/drivers/irqchip/irq-sifive-plic.c
index 651f9d503de9..b632031ee6a9 100644
--- a/drivers/irqchip/irq-sifive-plic.c
+++ b/drivers/irqchip/irq-sifive-plic.c
@@ -48,25 +48,18 @@
  */
 #ifdef CONFIG_SOC_SPACEMIT
 #define PENDING_BASE			0x1000
-#define CONTEXT_ENABLE_BASE		0x2080
-#define CONTEXT_ENABLE_SIZE		0x100
-#else
+#endif
+
 #define CONTEXT_ENABLE_BASE		0x2000
 #define CONTEXT_ENABLE_SIZE		0x80
-#endif
 
 /*
  * Each hart context has a set of control registers associated with it.  Right
  * now there's only two: a source priority threshold over which the hart will
  * take an interrupt, and a register to claim interrupts.
  */
-#ifdef CONFIG_SOC_SPACEMIT
-#define CONTEXT_BASE			0x201000
-#define CONTEXT_SIZE			0x2000
-#else
 #define CONTEXT_BASE			0x200000
 #define CONTEXT_SIZE			0x1000
-#endif
 
 #define CONTEXT_THRESHOLD		0x00
 #define CONTEXT_CLAIM			0x04
-- 
2.47.1

