verilog-auto-inst-param is a compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-auto-inst-param)<br/><br/>Expand AUTOINSTPARAM statements, as part of M-x verilog-auto.<br/>Replace the parameter connections to an instantiation with ones<br/>automatically derived from the module header of the instantiated netlist.<br/><br/>See M-x verilog-auto-inst for limitations, and templates to customize the<br/>output.<br/><br/>For example, first take the submodule InstModule.v:<br/><br/>	module InstModule (o,i);<br/>	   parameter PAR;<br/>	endmodule<br/><br/>This is then used in an upper level module:<br/><br/>	module ExampInst (o,i);<br/>	   parameter PAR;<br/>	   InstModule #(/*AUTOINSTPARAM*/)<br/>		instName (/*AUTOINST*/);<br/>	endmodule<br/><br/>Typing M-x verilog-auto will make this into:<br/><br/>	module ExampInst (o,i);<br/>	   output o;<br/>	   input i;<br/>	   InstModule #(/*AUTOINSTPARAM*/<br/>		        // Parameters<br/>		        .PAR	(PAR));<br/>		instName (/*AUTOINST*/);<br/>	endmodule<br/><br/>Where the list of parameter connections come from the inst module.<br/><br/>Templates:<br/><br/>  You can customize the parameter connections using AUTO_TEMPLATEs,<br/>  just as you would with M-x verilog-auto-inst.