-makelib ies_lib/xil_defaultlib -sv \
  "D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide_tlb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide_utlb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_jtlb1entry.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_gf_mux2.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_and2.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_s.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_c.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_9.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_5.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_4.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_13.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_s.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_c.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_utlbentry.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_jtlb4entries.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_mux2.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_bus32mux2.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_async_snd.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_async_rec.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz_4b.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clockxnorgate.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_8.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_6.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_latchn.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_utlb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_jtlb16entries.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mdl_add_simple.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tck.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tap_pcsamstub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tap_fdcstub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tap_dasamstub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_ibrk.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_gate.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_dbrk.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz_16b.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_watch_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_srs1.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S8.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S2.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S16.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux8.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_3.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_24.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_10.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux16.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_jtlb16.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_itlb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_dtlb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_ctl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_cpy.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb_collector.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_siu_int_sync.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_rf_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_rf_rngc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_exc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_dec.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_ctl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mmuc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mdl_dp.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mdl_ctl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_icc_umips_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_icc_spstub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_icc_spmb_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_icc_parity_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_icc_mb_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tap.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_pdttcb_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_brk21.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_area.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_buf_misc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_add_simple.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dcc_spstub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dcc_spmb_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dcc_parity_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dcc_mb_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dcc_fb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_srs1.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_sps_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_root_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_prid.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc_top.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_eicoffset_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_antitamper_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clock_buf.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clockandlatch.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cache_mux.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cache_cmp.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_alu_shft_32bit.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_alu_dsp_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/tagram_2k2way_xilinx.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_siu.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_rf_reg.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mdl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ic_bistctl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_icc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_glue.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dc_bistctl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dcc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cscramble_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cscramble_scanio_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp2_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clock_nogate.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cdmmstub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_biu.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/i_wsram_2k2way_xilinx.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/d_wsram_2k2way_xilinx.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/dataram_2k2way_xilinx.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ispram_ext_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ic.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_fpuclk1_nogate.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dspram_ext_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_dc.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cscramble_tpl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_core.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cop1_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_bistctl.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_udi_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_spram_top.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpu.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cop2_stub.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_top.v" \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_MIPS_MicroAptiv_UP_0_0/sim/MIPSfpga_system_MIPS_MicroAptiv_UP_0_0.v" \
-endlib
-makelib ies_lib/ahblite_axi_bridge_v3_0_13 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_ahblite_axi_bridge_0_0/sim/MIPSfpga_system_ahblite_axi_bridge_0_0.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_3_6 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2751/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies_lib/axi_bram_ctrl_v4_0_14 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_axi_bram_ctrl_0_0/sim/MIPSfpga_system_axi_bram_ctrl_0_0.vhd" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/interrupt_control_v3_1_4 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_gpio_v2_0_19 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/sim/MIPSfpga_system_axi_gpio_0_0.vhd" \
-endlib
-makelib ies_lib/axi_intc_v4_1_11 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/sim/MIPSfpga_system_axi_intc_0_0.vhd" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_srl_fifo_v1_0_2 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_uart16550_v2_0_19 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/sim/MIPSfpga_system_axi_uart16550_0_0.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_1 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/67d8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_blk_mem_gen_0_0/sim/MIPSfpga_system_blk_mem_gen_0_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig_sim.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/util_ds_buf.vhd" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/sim/MIPSfpga_system_util_ds_buf_0_0.vhd" \
-endlib
-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_util_vector_logic_0_0/sim/MIPSfpga_system_util_vector_logic_0_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_util_vector_logic_1_0/sim/MIPSfpga_system_util_vector_logic_1_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_util_vector_logic_2_0/sim/MIPSfpga_system_util_vector_logic_2_0.v" \
-endlib
-makelib ies_lib/xlconcat_v2_1_1 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconcat_0_0/sim/MIPSfpga_system_xlconcat_0_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconcat_1_0/sim/MIPSfpga_system_xlconcat_1_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_5 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconstant_0_0/sim/MIPSfpga_system_xlconstant_0_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconstant_1_0/sim/MIPSfpga_system_xlconstant_1_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconstant_2_0/sim/MIPSfpga_system_xlconstant_2_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconstant_3_0/sim/MIPSfpga_system_xlconstant_3_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xlconstant_4_0/sim/MIPSfpga_system_xlconstant_4_0.v" \
-endlib
-makelib ies_lib/generic_baseblocks_v2_1_0 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_register_slice_v2_1_17 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_2 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/7aff/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_2 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_2 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/axi_data_fifo_v2_1_16 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_crossbar_v2_1_18 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_xbar_0/sim/MIPSfpga_system_xbar_0.v" \
  "../../../bd/MIPSfpga_system/sim/MIPSfpga_system.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/sim/MIPSfpga_system_axi_uart16550_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ipshared/8148/hdl/PWM_Int_4_v1_0_S00_AXI.v" \
  "../../../bd/MIPSfpga_system/ipshared/8148/hdl/PWM_Int_4_v1_0.v" \
  "../../../bd/MIPSfpga_system/ipshared/8148/src/PWM_Int_4_Controller.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_PWM_Int_4_0_0/sim/MIPSfpga_system_PWM_Int_4_0_0.v" \
-endlib
-makelib ies_lib/axi_protocol_converter_v2_1_17 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_clock_converter_v2_1_16 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e9a5/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_dwidth_converter_v2_1_17 \
  "../../../../MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_5/sim/MIPSfpga_system_auto_ds_5.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_4/sim/MIPSfpga_system_auto_pc_4.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_4/sim/MIPSfpga_system_auto_ds_4.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_3/sim/MIPSfpga_system_auto_pc_3.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_3/sim/MIPSfpga_system_auto_ds_3.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_2/sim/MIPSfpga_system_auto_pc_2.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_cc_0/sim/MIPSfpga_system_auto_cc_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_2/sim/MIPSfpga_system_auto_ds_2.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_1/sim/MIPSfpga_system_auto_pc_1.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_1/sim/MIPSfpga_system_auto_ds_1.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_0/sim/MIPSfpga_system_auto_ds_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_0/sim/MIPSfpga_system_auto_pc_0.v" \
  "../../../bd/MIPSfpga_system/ip/MIPSfpga_system_auto_us_0/sim/MIPSfpga_system_auto_us_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

