{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620183296355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620183296359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 09:54:56 2021 " "Processing started: Wed May 05 09:54:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620183296359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620183296359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620183296359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1620183296681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_85c_slow.vo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_85c_slow.vo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_0c_slow.vo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_0c_slow.vo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_fast.vo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_fast.vo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1.vo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1.vo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_85c_v_slow.sdo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_85c_v_slow.sdo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_0c_v_slow.sdo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_0c_v_slow.sdo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_v_fast.sdo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_v_fast.sdo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296911 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_v.sdo D:/Quang/202/Verilog/lab1/simulation/modelsim/ simulation " "Generated file lab1_v.sdo in folder \"D:/Quang/202/Verilog/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620183296940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620183296976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 09:54:56 2021 " "Processing ended: Wed May 05 09:54:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620183296976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620183296976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620183296976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620183296976 ""}
