# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/shivansh/cpre381/Lab1
cd /home/shivansh/cpre381/Lab1/Lab1
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:09 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work Adder.vhd Multiplier.vhd Reg.vhd RegLd.vhd TPU_MV_Element.vhd andg2.vhd invg.vhd mux2t1_N.vhd org2.vhd tb_TPU_MV_Element.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:27:09 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:33 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 12:27:33 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:52 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 12:27:52 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:55 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 12:27:55 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:57 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 12:27:57 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:59 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:27:59 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vsim work.tpu_mv_element
# vsim work.tpu_mv_element 
# Start time: 12:28:01 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit 'tpu_mv_element'.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 12:28:02 on Jan 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tpu_mv_element
# vsim work.tpu_mv_element 
# Start time: 12:28:04 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit 'tpu_mv_element'.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
vsim work.tpu_mv_element
# End time: 12:28:06 on Jan 18,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# vsim work.tpu_mv_element 
# Start time: 12:28:06 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit 'tpu_mv_element'.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 12:28:06 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tpu_mv_element
# vsim work.tpu_mv_element 
# Start time: 12:28:08 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit 'tpu_mv_element'.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 12:28:08 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tpu_mv_element
# vsim work.tpu_mv_element 
# Start time: 12:28:09 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit 'tpu_mv_element'.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 12:28:09 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.regld
# vsim -voptargs="+acc" work.regld 
# Start time: 12:28:13 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.regld(behavior)#1
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:29:27 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work Adder.vhd Multiplier.vhd Reg.vhd RegLd.vhd TPU_MV_Element.vhd andg2.vhd invg.vhd mux2t1_N.vhd org2.vhd tb_TPU_MV_Element.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:29:27 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:32:14 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work Adder.vhd Multiplier.vhd Reg.vhd RegLd.vhd TPU_MV_Element.vhd andg2.vhd invg.vhd mux2t1_N.vhd org2.vhd tb_TPU_MV_Element.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:32:14 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:32:32 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work Adder.vhd Multiplier.vhd Reg.vhd RegLd.vhd TPU_MV_Element.vhd andg2.vhd invg.vhd mux2t1_N.vhd org2.vhd tb_TPU_MV_Element.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:32:32 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vlog -work /home/shivansh/cpre381/Lab1/Lab1/work -refresh -force_refresh
# QuestaSim-64 vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:35:37 on Jan 18,2024
# vlog -reportprogress 300 -work /home/shivansh/cpre381/Lab1/Lab1/work -refresh -force_refresh 
# -- Skipping entity adder
# -- Skipping entity multiplier
# -- Skipping entity reg
# -- Skipping entity regld
# -- Skipping entity tpu_mv_element
# End time: 12:35:37 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work /home/shivansh/cpre381/Lab1/Lab1/work -refresh -force_refresh
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:35:37 on Jan 18,2024
# vcom -reportprogress 300 -work /home/shivansh/cpre381/Lab1/Lab1/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity TPU_MV_Element
# End time: 12:35:37 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tpu_mv_element work.regld work.reg work.multiplier work.adder
# End time: 12:36:01 on Jan 18,2024, Elapsed time: 0:07:48
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tpu_mv_element work.regld work.reg work.multiplier work.adder 
# Start time: 12:36:01 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-13130) Failed to find design unit 'tpu_mv_element'.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 12:36:02 on Jan 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:06 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:36:06 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:06 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 12:36:06 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:06 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 12:36:06 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:06 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 12:36:06 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:06 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 12:36:06 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:12 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd(117): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: /home/shivansh/cpre381/Lab1/Lab1/TPU_MV_Element.vhd(124): VHDL Compiler exiting
# End time: 12:36:12 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:12 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 12:36:12 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:12 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 12:36:12 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:12 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 12:36:12 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:36:12 on Jan 18,2024
# vcom -reportprogress 300 -2008 -work work /home/shivansh/cpre381/Lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 12:36:12 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
