<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4293" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4293{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4293{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_4293{left:697px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4293{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_4293{left:70px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t6_4293{left:70px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_4293{left:70px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t8_4293{left:70px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_4293{left:70px;bottom:946px;letter-spacing:0.16px;}
#ta_4293{left:151px;bottom:946px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tb_4293{left:70px;bottom:887px;letter-spacing:0.13px;}
#tc_4293{left:152px;bottom:887px;letter-spacing:0.15px;word-spacing:0.01px;}
#td_4293{left:70px;bottom:865px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#te_4293{left:70px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_4293{left:70px;bottom:276px;letter-spacing:0.13px;}
#tg_4293{left:152px;bottom:276px;letter-spacing:0.15px;word-spacing:0.01px;}
#th_4293{left:70px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_4293{left:70px;bottom:237px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tj_4293{left:70px;bottom:220px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_4293{left:70px;bottom:203px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tl_4293{left:223px;bottom:803px;letter-spacing:0.13px;word-spacing:0.01px;}
#tm_4293{left:308px;bottom:803px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tn_4293{left:131px;bottom:784px;letter-spacing:-0.13px;}
#to_4293{left:530px;bottom:784px;letter-spacing:-0.14px;}
#tp_4293{left:76px;bottom:761px;letter-spacing:-0.16px;}
#tq_4293{left:248px;bottom:761px;letter-spacing:-0.12px;}
#tr_4293{left:76px;bottom:738px;letter-spacing:-0.16px;}
#ts_4293{left:248px;bottom:738px;letter-spacing:-0.11px;}
#tt_4293{left:76px;bottom:715px;letter-spacing:-0.15px;}
#tu_4293{left:248px;bottom:715px;letter-spacing:-0.11px;}
#tv_4293{left:76px;bottom:692px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4293{left:248px;bottom:692px;letter-spacing:-0.07px;}
#tx_4293{left:76px;bottom:669px;letter-spacing:-0.14px;}
#ty_4293{left:248px;bottom:669px;letter-spacing:-0.12px;}
#tz_4293{left:76px;bottom:646px;letter-spacing:-0.15px;}
#t10_4293{left:248px;bottom:646px;letter-spacing:-0.12px;}
#t11_4293{left:76px;bottom:623px;letter-spacing:-0.13px;}
#t12_4293{left:248px;bottom:623px;letter-spacing:-0.12px;}
#t13_4293{left:76px;bottom:600px;letter-spacing:-0.12px;}
#t14_4293{left:248px;bottom:600px;letter-spacing:-0.11px;}
#t15_4293{left:76px;bottom:577px;letter-spacing:-0.13px;}
#t16_4293{left:248px;bottom:577px;letter-spacing:-0.11px;}
#t17_4293{left:76px;bottom:554px;letter-spacing:-0.12px;}
#t18_4293{left:248px;bottom:554px;letter-spacing:-0.1px;word-spacing:-0.06px;}
#t19_4293{left:248px;bottom:538px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1a_4293{left:248px;bottom:521px;letter-spacing:-0.12px;}
#t1b_4293{left:76px;bottom:498px;letter-spacing:-0.18px;}
#t1c_4293{left:248px;bottom:498px;letter-spacing:-0.12px;}
#t1d_4293{left:76px;bottom:475px;letter-spacing:-0.17px;}
#t1e_4293{left:248px;bottom:475px;letter-spacing:-0.11px;}
#t1f_4293{left:76px;bottom:452px;letter-spacing:-0.14px;}
#t1g_4293{left:248px;bottom:452px;letter-spacing:-0.11px;}
#t1h_4293{left:76px;bottom:429px;letter-spacing:-0.13px;}
#t1i_4293{left:248px;bottom:429px;letter-spacing:-0.11px;}
#t1j_4293{left:248px;bottom:412px;letter-spacing:-0.11px;}
#t1k_4293{left:248px;bottom:396px;letter-spacing:-0.11px;}
#t1l_4293{left:248px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1m_4293{left:248px;bottom:362px;letter-spacing:-0.11px;}
#t1n_4293{left:76px;bottom:339px;letter-spacing:-0.11px;}
#t1o_4293{left:248px;bottom:339px;letter-spacing:-0.12px;}

.s1_4293{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4293{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4293{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4293{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4293{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4293{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4293{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4293{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4293" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4293Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4293" style="-webkit-user-select: none;"><object width="935" height="1210" data="4293/4293.svg" type="image/svg+xml" id="pdf4293" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4293" class="t s1_4293">Vol. 3D </span><span id="t2_4293" class="t s1_4293">37-3 </span>
<span id="t3_4293" class="t s2_4293">ENCLAVE EXITING EVENTS </span>
<span id="t4_4293" class="t s3_4293">exception from within the enclave. A subsequent ERESUME restores the processor state from the current SSA </span>
<span id="t5_4293" class="t s3_4293">frame and frees the SSA frame. </span>
<span id="t6_4293" class="t s3_4293">The format of the XSAVE section of SSA is identical to the format used by the XSAVE/XRSTOR instructions. On </span>
<span id="t7_4293" class="t s3_4293">EENTER, CSSA must be less than NSSA, ensuring that there is at least one State Save Area slot available for exits. </span>
<span id="t8_4293" class="t s3_4293">If there is no free SSA frame when executing EENTER, the entry will fail. </span>
<span id="t9_4293" class="t s4_4293">37.3 </span><span id="ta_4293" class="t s4_4293">SYNTHETIC STATE ON ASYNCHRONOUS ENCLAVE EXIT </span>
<span id="tb_4293" class="t s5_4293">37.3.1 </span><span id="tc_4293" class="t s5_4293">Processor Synthetic State on Asynchronous Enclave Exit </span>
<span id="td_4293" class="t s3_4293">Table 37-1 shows the synthetic state loaded on AEX. The values shown are the lower 32 bits when the processor is </span>
<span id="te_4293" class="t s3_4293">in 32 bit mode and 64 bits when the processor is in 64 bit mode. </span>
<span id="tf_4293" class="t s5_4293">37.3.2 </span><span id="tg_4293" class="t s5_4293">Synthetic State for Extended Features </span>
<span id="th_4293" class="t s3_4293">When CR4.OSXSAVE = 1, extended features (those controlled by XCR0[63:2]) are set to their respective INIT </span>
<span id="ti_4293" class="t s3_4293">states when this corresponding bit of SECS.XFRM is set. The INIT state is the state that would be loaded by the </span>
<span id="tj_4293" class="t s3_4293">XRSTOR instruction had the instruction mask and the XSTATE_BV field of the XSAVE header each contained the </span>
<span id="tk_4293" class="t s3_4293">value XFRM. (When the AEX occurs in 32-bit mode, those features that do not exist in 32-bit mode are unchanged.) </span>
<span id="tl_4293" class="t s6_4293">Table 37-1. </span><span id="tm_4293" class="t s6_4293">GPR, x87 Synthetic States on Asynchronous Enclave Exit </span>
<span id="tn_4293" class="t s7_4293">Register </span><span id="to_4293" class="t s7_4293">Value </span>
<span id="tp_4293" class="t s8_4293">RAX </span><span id="tq_4293" class="t s8_4293">3 (ENCLU[3] is ERESUME). </span>
<span id="tr_4293" class="t s8_4293">RBX </span><span id="ts_4293" class="t s8_4293">Pointer to TCS of interrupted enclave thread. </span>
<span id="tt_4293" class="t s8_4293">RCX </span><span id="tu_4293" class="t s8_4293">AEP of interrupted enclave thread. </span>
<span id="tv_4293" class="t s8_4293">RDX, RSI, RDI </span><span id="tw_4293" class="t s8_4293">0. </span>
<span id="tx_4293" class="t s8_4293">RSP </span><span id="ty_4293" class="t s8_4293">Restored from SSA.uRSP. </span>
<span id="tz_4293" class="t s8_4293">RBP </span><span id="t10_4293" class="t s8_4293">Restored from SSA.uRBP. </span>
<span id="t11_4293" class="t s8_4293">R8-R15 </span><span id="t12_4293" class="t s8_4293">0 in 64-bit mode; unchanged in 32-bit mode. </span>
<span id="t13_4293" class="t s8_4293">RIP </span><span id="t14_4293" class="t s8_4293">AEP of interrupted enclave thread. </span>
<span id="t15_4293" class="t s8_4293">RFLAGS </span><span id="t16_4293" class="t s8_4293">CF, PF, AF, ZF, SF, OF, RF bits are cleared. All other bits are left unchanged. </span>
<span id="t17_4293" class="t s8_4293">x87/SSE State </span><span id="t18_4293" class="t s8_4293">Unless otherwise listed here, all x87 and SSE state are set to the INIT state. The INIT state is the state </span>
<span id="t19_4293" class="t s8_4293">that would be loaded by the XRSTOR instruction with bits 1:0 both set in the requested feature bitmask </span>
<span id="t1a_4293" class="t s8_4293">(RFBM), and both clear in XSTATE_BV the XSAVE header. </span>
<span id="t1b_4293" class="t s8_4293">FCW </span><span id="t1c_4293" class="t s8_4293">On #MF exception: set to 037EH. On all other exits: set to 037FH. </span>
<span id="t1d_4293" class="t s8_4293">FSW </span><span id="t1e_4293" class="t s8_4293">On #MF exception: set to 8081H. On all other exits: set to 0H. </span>
<span id="t1f_4293" class="t s8_4293">MXCSR </span><span id="t1g_4293" class="t s8_4293">On #XM exception: set to 1F01H. On all other exits: set to 1FB0H. </span>
<span id="t1h_4293" class="t s8_4293">CR2 </span><span id="t1i_4293" class="t s8_4293">If the event that caused the AEX is a #PF, and the #PF does not directly cause a VM exit, then the low </span>
<span id="t1j_4293" class="t s8_4293">12 bits are cleared. </span>
<span id="t1k_4293" class="t s8_4293">If the #PF leads directly to a VM exit, CR2 is not updated (usual IA behavior). </span>
<span id="t1l_4293" class="t s8_4293">Note: The low 12 bits are not cleared if a #PF is encountered during the delivery of the EEE that caused </span>
<span id="t1m_4293" class="t s8_4293">the AEX. This is because the #PF was not the EEE. </span>
<span id="t1n_4293" class="t s8_4293">FS, GS </span><span id="t1o_4293" class="t s8_4293">Restored to values as of most recent EENTER/ERESUME. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
