#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Nov 05 13:14:10 2016
# Process ID: 1792
# Current directory: C:/Kristian/GitHub/TFE4141/project/Term_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6208 C:\Kristian\GitHub\TFE4141\project\Term_Project\Term_Project.xpr
# Log file: C:/Kristian/GitHub/TFE4141/project/Term_Project/vivado.log
# Journal file: C:/Kristian/GitHub/TFE4141/project/Term_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.xpr
update_compile_order -fileset sources_1
close [ open {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/inputRegister.vhd} w ]
add_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/inputRegister.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/negEdgeSIPO.vhd} w ]
add_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/negEdgeSIPO.vhd}}
update_compile_order -fileset sources_1
close [ open C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/negEdgeSipo_tb.vhd w ]
add_files C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/negEdgeSipo_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source negEdgeSipo_tb.tcl
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
run 1 ms
run 1 us
run 1 us
relaunch_sim
run 1 us
run 10 us
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
relaunch_sim
run 10 us
remove_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/inputRegister.vhd}}
close [ open {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd} w ]
add_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd}}
update_compile_order -fileset sources_1
close [ open C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/TopLevelStateMachine_tb.vhd w ]
add_files C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/TopLevelStateMachine_tb.vhd
update_compile_order -fileset sources_1
close_sim
launch_simulation
source negEdgeSipo_tb.tcl
run 10 us
set_property top TopLevelStateMachine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source TopLevelStateMachine.tcl
set_property top TopLevelStateMachine_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source TopLevelStateMachine_tb.tcl
run 10 us
run all
run 10 us
relaunch_sim
