
// File generated by noodle version U-2022.12#3eec2545bc#230622, Tue Aug 20 14:38:42 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// noodle -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/isg -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime/include -I<BOOST_DIR> -D__AIENGINE__ -D__AIE_ARCH__=20 -D__AIEARCH__=20 -D__tct_tgt__=230622 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +w/scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie2.mlir.prj/work /scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie2.mlir.prj/work/input.llchesslinked.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld me


/***
!!  void llvm___aie2___acquire(unsigned, unsigned)
Fllvm___aie2___acquire : user_defined, called {
    fnm : "llvm___aie2___acquire" 'void llvm___aie2___acquire(unsigned, unsigned)';
    arg : ( addr:i w32:i w32:i );
    loc : ( LR[0] R[0] R[1] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
    frm : ( );
}
****
***/

[
    0 : llvm___aie2___acquire typ=iword bnd=e stl=PM
    2 : __arg0 typ=w32 bnd=p
    3 : __arg1 typ=w32 bnd=p
    7 : __ext typ=w8 bnd=b stl=DMb
    8 : __vola typ=iword bnd=b stl=PM
   10 : __la typ=addr bnd=p
   81 : __R_LC typ=w32 bnd=d stl=LC
   82 : __R_LE typ=addr bnd=d stl=LE
   83 : __R_LS typ=addr bnd=d stl=LS
  101 : __ct_0 typ=u1 val=0f bnd=m
  102 : __ct_1 typ=u1 val=1f bnd=m
  107 : __R_SP typ=addr bnd=d stl=SP
  108 : __sp typ=addr bnd=b stl=SP
  109 : __rd___sp typ=addr bnd=m
  110 : __wr___sp typ=addr bnd=m
  111 : __rd___sp typ=addr bnd=m
  113 : __wr___sp typ=addr bnd=m
  128 : __ct_0s0 typ=amod val=0s0 bnd=m
  129 : __ct_0S0 typ=amod val=0S0 bnd=m
]
Fllvm___aie2___acquire {
    #9 off=0
    (__ext.13 var=7) source ()  <17>;
    (__vola.14 var=8) source ()  <19>;
    (__la.16 var=10 stl=LR off=0) inp ()  <23>;
    (__la.17 var=10) deassign (__la.16)  <24>;
    (__arg0.18 var=2 stl=R off=0) inp ()  <26>;
    (__arg0.19 var=2) deassign (__arg0.18)  <27>;
    (__arg1.20 var=3 stl=R off=1) inp ()  <28>;
    (__arg1.21 var=3) deassign (__arg1.20)  <29>;
    (__vola.127 var=8) void_acquire_guarded___uint___uint (__arg0.19 __arg1.21 __vola.126)  <31>;
    (__ct_0.121 var=101) const ()  <204>;
    (__ct_1.123 var=102) const ()  <206>;
    (__ext.125 var=7 __vola.126 var=8) chain_tie_fence (__ext.13 __vola.14)  <210>;
    (__R_SP.134 var=107) st_def ()  <220>;
    (__sp.135 var=108) source ()  <221>;
    (__rd___sp.136 var=109) rd_res_reg (__R_SP.134 __sp.135)  <222>;
    (__R_SP.138 var=107 __sp.139 var=108) wr_res_reg (__wr___sp.154 __sp.135)  <224>;
    (__rd___sp.140 var=111) rd_res_reg (__R_SP.134 __sp.139)  <225>;
    (__wr___sp.154 var=110) __Pvoid_add___Pvoid_amod (__rd___sp.136 __ct_0s0.163)  <267>;
    (__ct_0s0.163 var=128) const ()  <287>;
    call {
        () chess_separator_scheduler ()  <32>;
    } #10 off=1
    #13 off=2 nxt=-2
    () void_ret_addr (__la.17)  <25>;
    () sink (__ct_0.121)  <208>;
    () sink (__ct_1.123)  <209>;
    (__R_SP.143 var=107 __sp.144 var=108) wr_res_reg (__wr___sp.159 __sp.139)  <229>;
    () sink (__sp.144)  <230>;
    () sink (__vola.127)  <242>;
    (__wr___sp.159 var=113) __Pvoid_add___Pvoid_amod (__rd___sp.140 __ct_0S0.164)  <275>;
    (__ct_0S0.164 var=129) const ()  <289>;
} #1
0 : 'llvm___aie2___acquire';
----------
0 : (0,0:0,0);
----------

