{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744199840775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744199840776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 19:57:20 2025 " "Processing started: Wed Apr  9 19:57:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744199840776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199840776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199840776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744199840954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744199840954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cnt " "Found entity 1: time_cnt" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_ctrler.v(129) " "Verilog HDL information at i2c_ctrler.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744199846010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrler " "Found entity 1: i2c_ctrler" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_3bytes_rw " "Found entity 1: eeprom_3bytes_rw" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/bit_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/bit_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_caseg " "Found entity 1: bit_to_caseg" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/bit_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(15) " "Verilog HDL Parameter Declaration warning at key.v(15): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(26) " "Verilog HDL Parameter Declaration warning at key.v(26): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(27) " "Verilog HDL Parameter Declaration warning at key.v(27): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(49) " "Verilog HDL Parameter Declaration warning at key.v(49): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(71) " "Verilog HDL Parameter Declaration warning at key.v(71): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(21) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(21): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(22) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(22): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(83) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(83): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(84) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(84): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(53) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(53): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846015 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(63) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(63): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846015 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(73) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(73): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846015 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(74) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(74): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846015 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "time_cnt time_cnt.v(28) " "Verilog HDL Parameter Declaration warning at time_cnt.v(28): Parameter Declaration in module \"time_cnt\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846020 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "time_cnt time_cnt.v(29) " "Verilog HDL Parameter Declaration warning at time_cnt.v(29): Parameter Declaration in module \"time_cnt\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744199846020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744199846042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(74) " "Verilog HDL assignment warning at top_module.v(74): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(75) " "Verilog HDL assignment warning at top_module.v(75): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(76) " "Verilog HDL assignment warning at top_module.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(86) " "Verilog HDL assignment warning at top_module.v(86): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(175) " "Verilog HDL assignment warning at top_module.v(175): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(176) " "Verilog HDL assignment warning at top_module.v(176): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(178) " "Verilog HDL assignment warning at top_module.v(178): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(179) " "Verilog HDL assignment warning at top_module.v(179): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846043 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key1_inst " "Elaborating entity \"key\" for hierarchy \"key:key1_inst\"" {  } { { "../rtl/top_module.v" "key1_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(22) " "Verilog HDL assignment warning at key.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846045 "|top_module|key:key1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(34) " "Verilog HDL assignment warning at key.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/key.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846045 "|top_module|key:key1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom_3bytes_rw eeprom_3bytes_rw:eeprom_3bytes_rw_inst " "Elaborating entity \"eeprom_3bytes_rw\" for hierarchy \"eeprom_3bytes_rw:eeprom_3bytes_rw_inst\"" {  } { { "../rtl/top_module.v" "eeprom_3bytes_rw_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 eeprom_3bytes_rw.v(31) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(31): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846047 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 eeprom_3bytes_rw.v(36) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(36): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846047 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(119) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846047 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(121) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846048 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(123) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(123): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846048 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(132) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(132): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846048 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(133) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(133): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846048 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(134) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846048 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrler eeprom_3bytes_rw:eeprom_3bytes_rw_inst\|i2c_ctrler:i2c_ctrler_inst " "Elaborating entity \"i2c_ctrler\" for hierarchy \"eeprom_3bytes_rw:eeprom_3bytes_rw_inst\|i2c_ctrler:i2c_ctrler_inst\"" {  } { { "../rtl/eeprom_3bytes_rw.v" "i2c_ctrler_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/eeprom_3bytes_rw.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846048 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "i2c_ctrler.v(140) " "Verilog HDL Case Statement warning at i2c_ctrler.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744199846050 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst|i2c_ctrler:i2c_ctrler_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "i2c_ctrler.v(233) " "Verilog HDL Case Statement warning at i2c_ctrler.v(233): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 233 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744199846050 "|top_module|eeprom_3bytes_rw:eeprom_3bytes_rw_inst|i2c_ctrler:i2c_ctrler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_cnt time_cnt:time_cnt_inst " "Elaborating entity \"time_cnt\" for hierarchy \"time_cnt:time_cnt_inst\"" {  } { { "../rtl/top_module.v" "time_cnt_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(59) " "Verilog HDL assignment warning at time_cnt.v(59): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(64) " "Verilog HDL assignment warning at time_cnt.v(64): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(65) " "Verilog HDL assignment warning at time_cnt.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(71) " "Verilog HDL assignment warning at time_cnt.v(71): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(76) " "Verilog HDL assignment warning at time_cnt.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(77) " "Verilog HDL assignment warning at time_cnt.v(77): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(83) " "Verilog HDL assignment warning at time_cnt.v(83): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(88) " "Verilog HDL assignment warning at time_cnt.v(88): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(89) " "Verilog HDL assignment warning at time_cnt.v(89): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/time_cnt.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846052 "|top_module|time_cnt:time_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_caseg bit_to_caseg:bit_to_caseg_inst " "Elaborating entity \"bit_to_caseg\" for hierarchy \"bit_to_caseg:bit_to_caseg_inst\"" {  } { { "../rtl/top_module.v" "bit_to_caseg_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_to_caseg.v(34) " "Verilog HDL assignment warning at bit_to_caseg.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/bit_to_caseg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846053 "|top_module|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bit_to_caseg.v(55) " "Verilog HDL assignment warning at bit_to_caseg.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/bit_to_caseg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744199846053 "|top_module|bit_to_caseg:bit_to_caseg_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../rtl/top_module.v" "Mod1" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744199846854 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top_module.v" "Div1" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744199846854 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top_module.v" "Div0" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744199846854 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/top_module.v" "Mod0" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744199846854 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744199846854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846877 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744199846877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199846975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744199846975 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744199846975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744199846999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199846999 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 46 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 40 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 41 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/i2c_ctrler.v" 139 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744199847168 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744199847168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744199847737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/output_files/lanqiao_16_mocks_02.map.smsg " "Generated suppressed messages file C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/output_files/lanqiao_16_mocks_02.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199848308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744199848387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744199848387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1335 " "Implemented 1335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744199848456 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744199848456 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1744199848456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1312 " "Implemented 1312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744199848456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744199848456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744199848468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 19:57:28 2025 " "Processing ended: Wed Apr  9 19:57:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744199848468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744199848468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744199848468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744199848468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744199849430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744199849431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 19:57:29 2025 " "Processing started: Wed Apr  9 19:57:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744199849431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744199849431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744199849431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744199849493 ""}
{ "Info" "0" "" "Project  = lanqiao_16_mocks_02" {  } {  } 0 0 "Project  = lanqiao_16_mocks_02" 0 0 "Fitter" 0 0 1744199849494 ""}
{ "Info" "0" "" "Revision = lanqiao_16_mocks_02" {  } {  } 0 0 "Revision = lanqiao_16_mocks_02" 0 0 "Fitter" 0 0 1744199849494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744199849542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744199849542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lanqiao_16_mocks_02 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lanqiao_16_mocks_02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744199849550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744199849576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744199849576 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744199849639 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744199849642 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744199849687 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744199849687 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744199849687 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744199849687 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744199849689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744199849689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744199849689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744199849689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744199849689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744199849689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744199849690 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1744199849829 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lanqiao_16_mocks_02.sdc " "Synopsys Design Constraints File file not found: 'lanqiao_16_mocks_02.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744199849978 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1744199849979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744199849987 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1744199849988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1744199849988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744199850059 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744199850059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node nrst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744199850059 ""}  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/rtl/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744199850059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744199850225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744199850226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744199850226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744199850228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744199850230 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744199850231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744199850231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744199850232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744199850274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744199850275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744199850275 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 2 18 1 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 2 input, 18 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1744199850276 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1744199850276 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1744199850276 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744199850277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1744199850277 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1744199850277 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744199850301 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744199850305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744199850547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744199850664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744199850675 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744199852980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744199852980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744199853215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744199853664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744199853664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744199853971 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744199853971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744199853973 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744199854053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744199854063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744199854182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744199854182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744199854324 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744199854630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/output_files/lanqiao_16_mocks_02.fit.smsg " "Generated suppressed messages file C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/output_files/lanqiao_16_mocks_02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744199854809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6505 " "Peak virtual memory: 6505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744199855085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 19:57:35 2025 " "Processing ended: Wed Apr  9 19:57:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744199855085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744199855085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744199855085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744199855085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744199855991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744199855992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 19:57:35 2025 " "Processing started: Wed Apr  9 19:57:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744199855992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744199855992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744199855992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744199856152 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744199856317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744199856326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744199856398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 19:57:36 2025 " "Processing ended: Wed Apr  9 19:57:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744199856398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744199856398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744199856398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744199856398 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744199857041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744199857420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744199857421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 19:57:37 2025 " "Processing started: Wed Apr  9 19:57:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744199857421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744199857421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lanqiao_16_mocks_02 -c lanqiao_16_mocks_02 " "Command: quartus_sta lanqiao_16_mocks_02 -c lanqiao_16_mocks_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744199857421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744199857488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744199857562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744199857562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199857590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199857590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lanqiao_16_mocks_02.sdc " "Synopsys Design Constraints File file not found: 'lanqiao_16_mocks_02.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744199857709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199857710 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sclk sclk " "create_clock -period 1.000 -name sclk sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744199857712 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199857712 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744199857717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199857717 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744199857719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744199857725 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744199857754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744199857754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.317 " "Worst-case setup slack is -13.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.317           -2524.767 sclk  " "  -13.317           -2524.767 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199857756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 sclk  " "    0.452               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199857759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744199857762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744199857763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -816.389 sclk  " "   -3.000            -816.389 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199857765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199857765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199857790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199857790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744199857795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744199857809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744199857993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199858062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744199858071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744199858071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.107 " "Worst-case setup slack is -12.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.107           -2330.356 sclk  " "  -12.107           -2330.356 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199858073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sclk  " "    0.401               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199858077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744199858080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744199858082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -816.389 sclk  " "   -3.000            -816.389 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199858084 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858112 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199858112 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744199858115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199858192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744199858195 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744199858195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -786.949 sclk  " "   -5.061            -786.949 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199858197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 sclk  " "    0.187               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199858201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744199858204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744199858206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -585.697 sclk  " "   -3.000            -585.697 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744199858208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744199858208 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.646 ns " "Worst Case Available Settling Time: 0.646 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744199858237 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744199858237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744199858476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744199858476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744199858513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 19:57:38 2025 " "Processing ended: Wed Apr  9 19:57:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744199858513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744199858513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744199858513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744199858513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1744199859374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744199859374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 19:57:39 2025 " "Processing started: Wed Apr  9 19:57:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744199859374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744199859374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lanqiao_16_mocks_02 -c lanqiao_16_mocks_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744199859374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744199859596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lanqiao_16_mocks_02.vo C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/simulation/questa/ simulation " "Generated file lanqiao_16_mocks_02.vo in folder \"C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_02/quartus_prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744199859687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744199859707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 19:57:39 2025 " "Processing ended: Wed Apr  9 19:57:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744199859707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744199859707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744199859707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744199859707 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744199860346 ""}
