
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015961                       # Number of seconds simulated
sim_ticks                                 15961123500                       # Number of ticks simulated
final_tick                                15961123500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56451                       # Simulator instruction rate (inst/s)
host_op_rate                                    97908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19503469                       # Simulator tick rate (ticks/s)
host_mem_usage                                2043212                       # Number of bytes of host memory used
host_seconds                                   818.37                       # Real time elapsed on the host
sim_insts                                    46197973                       # Number of instructions simulated
sim_ops                                      80125583                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10263232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10263232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1153088                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1153088                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       160363                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             160363                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        18017                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             18017                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    643014384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            643014384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     72243536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            72243536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    715257920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           715257920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     160363                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     18017                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   160363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   18017                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10262656                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1151552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10263232                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1153088                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10357                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9963                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9827                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9479                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9633                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9409                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9778                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10288                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10685                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10166                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1211                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1179                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1154                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1041                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              994                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1101                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1251                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1323                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1333                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1124                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15959878000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               160363                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               18017                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  79709                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41563                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  20770                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10265                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4781                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2062                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    793                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    305                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     89                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   302                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   351                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   725                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1120                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1114                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1114                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1117                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1121                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1099                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        96151                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   118.707283                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    91.095902                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   125.948047                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        66129     68.78%     68.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        19383     20.16%     88.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4314      4.49%     93.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2796      2.91%     96.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1753      1.82%     98.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1296      1.35%     99.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          196      0.20%     99.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          112      0.12%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          172      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        96151                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1082                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    148.191312                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    52.792148                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1948.193438                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1081     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1082                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1082                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.629390                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.604465                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.924727                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             729     67.38%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              33      3.05%     70.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             312     28.84%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               8      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1082                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4521118250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7527755750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 801770000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28194.61                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46944.61                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      642.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       72.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   643.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    72.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.59                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.16                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   78590                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3603                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                49.01                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.00                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     89471.23                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   46.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               335315820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               178216995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              562896180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              45356580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1231123920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1471796430                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            35329920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5122822560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      303589920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       167379510                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9454024215                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           592.315702                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12640198250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     27348500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    521026000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    616196750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    790683000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2771421500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11234447750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               351223740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               186676050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              582031380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              48566880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1241572800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1508613870                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            33095040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5157953370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      285347040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       144694800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9540393480                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           597.726929                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12563871750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     20991000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    525512000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    510806250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    742900500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2848928750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11311985000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10231744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10231744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1135808                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1135808                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       159871                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             159871                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        17747                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             17747                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    641041591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            641041591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     71160905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            71160905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    712202496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           712202496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     159871                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     17747                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   159871                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   17747                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10231232                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1134272                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10231744                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1135808                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10260                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10366                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9952                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9783                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9696                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9383                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9747                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10707                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1153                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1101                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              949                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1029                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              993                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1125                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1289                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1059                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1113                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15960407500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               159871                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               17747                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  80409                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41526                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20356                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9888                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4462                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1889                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    844                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    321                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1096                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1093                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1097                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1094                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1084                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1104                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1103                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1094                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        95421                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   119.102336                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    91.170425                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   127.391836                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        65680     68.83%     68.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19037     19.95%     88.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4445      4.66%     93.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2787      2.92%     96.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1667      1.75%     98.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1244      1.30%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          215      0.23%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          171      0.18%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          175      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        95421                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1067                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    149.812559                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    53.425300                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1950.285768                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1066     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1067                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1067                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.610122                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.585037                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.928904                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             734     68.79%     68.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              29      2.72%     71.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             291     27.27%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              12      1.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1067                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4493941500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7491372750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 799315000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28111.20                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46861.20                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      641.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       71.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   641.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    71.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.56                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.28                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   78581                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3578                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                49.16                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               20.16                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     89858.05                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   46.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               331653000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               176262570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              560639940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              44202960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1242187440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1467687870                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            36205440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5109930870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      344609280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       155723520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9469461450                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           593.282879                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12647399750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     30742000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    525766000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    544021750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    897226750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2756598000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11206769000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               349695780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               185860125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              580781880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              48311100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1242802080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1494040110                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            33386400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5173649460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      292239840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       138944940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9539957985                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           597.699644                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12597460250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     21471750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    526032000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    490463000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    760806000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2815873500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11346477250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10249216                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10249216                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1146304                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1146304                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       160144                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             160144                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        17911                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             17911                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    642136251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            642136251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     71818503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            71818503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    713954754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           713954754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     160144                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     17911                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   160144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   17911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10248960                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1144512                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10249216                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1146304                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10270                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10386                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9956                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9791                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9699                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9397                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9644                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9414                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9437                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9741                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10437                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10305                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10731                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10782                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10010                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10140                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1201                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1147                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1132                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1121                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1011                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              979                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              994                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              926                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1009                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1081                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1270                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1142                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1347                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1345                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1052                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1126                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15960082500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               160144                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               17911                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  78969                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  41230                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21020                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10581                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4948                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2136                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    831                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    318                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     86                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   286                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   339                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   737                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   999                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1097                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1115                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1120                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1108                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1115                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1111                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1111                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1101                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1106                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1119                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1089                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1098                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1108                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1091                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    39                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        95772                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   118.959863                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    91.205554                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   126.289712                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        65868     68.78%     68.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        19138     19.98%     88.76% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4510      4.71%     93.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2796      2.92%     96.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1690      1.76%     98.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1272      1.33%     99.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          186      0.19%     99.67% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          147      0.15%     99.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          165      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        95772                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1076                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    148.814126                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    53.154930                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1925.834040                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1074     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::61440-63487            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1076                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1076                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.619888                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.594705                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.931882                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             726     67.47%     67.47% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              51      4.74%     72.21% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             285     26.49%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              11      1.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               2      0.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1076                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4565811750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7568436750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 800700000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28511.38                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47261.38                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      642.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       71.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   642.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    71.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.58                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.19                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   78592                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3656                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                49.08                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.41                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     89635.69                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   46.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               332109960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               176513040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              560896980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              44427420                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1229280000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1463433390                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            35210400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5125679970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      295050240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       176793690                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9439559550                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           591.409458                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12659373500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     28233750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    520270000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    650898000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    768456250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2752718500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11240547000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               351723540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               186941700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              582502620                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              48921840                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1510319880                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            33395040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5204242500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      264144960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       133050240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9562226490                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           599.094816                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12561280500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     22011750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    527592000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    460259000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    687797000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2850199250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11413264500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10253632                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10253632                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1146176                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1146176                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       160213                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             160213                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        17909                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             17909                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    642412923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            642412923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     71810484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            71810484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    714223407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           714223407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     160213                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     17909                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   160213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   17909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10253120                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1144832                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10253632                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1146176                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10291                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10421                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9970                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9823                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9645                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9404                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9607                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9405                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9458                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9781                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10412                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10304                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10673                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10783                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10063                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10165                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1190                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1159                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1160                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1133                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              999                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              972                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              986                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              926                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              986                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1123                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1243                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1161                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1319                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1330                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1082                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1119                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15960655500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               160213                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               17909                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  79821                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  41542                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20736                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10246                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4620                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2017                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    809                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    299                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     94                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   287                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   322                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   703                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1022                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1096                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1119                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1114                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1105                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1123                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1105                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1108                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1115                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1111                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1109                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1100                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1104                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1106                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1101                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    39                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        96057                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   118.650218                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    91.034511                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   125.866269                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        66208     68.93%     68.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        19155     19.94%     88.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4401      4.58%     93.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2813      2.93%     96.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1700      1.77%     98.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1300      1.35%     99.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          192      0.20%     99.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          139      0.14%     99.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          149      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        96057                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1078                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    148.605751                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    53.225813                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1955.404265                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1077     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1078                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1078                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.593692                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.568613                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.930269                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             751     69.67%     69.67% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              33      3.06%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             278     25.79%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              14      1.30%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1078                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4518533500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7522377250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 801025000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28204.70                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46954.70                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      642.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       71.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   642.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    71.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.58                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.08                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   78439                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3588                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                48.96                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.03                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     89605.19                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   46.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               333280920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               177124035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              560961240                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              44500500                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1230509280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1470609690                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            35477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5124665940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      298005600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       171042660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9446469015                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           591.842352                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12642272000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     27799500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    520766000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    628706750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    776147750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2769357750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11238345750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               352630320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               187412280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              582902460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              48874860                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1244646000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1514454660                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            36111360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5195921070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      260635680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       135197100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9559408290                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           598.918249                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12544342750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     29618750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    526794000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    471227250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    678597500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2859959250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11394926750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                115                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       29357154                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3499901                       # Number of instructions committed
system.cpu00.committedOps                     6041077                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5969063                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu00.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       480510                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5969063                       # number of integer instructions
system.cpu00.num_fp_insts                       72572                       # number of float instructions
system.cpu00.num_int_register_reads          11917047                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5127962                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3288145                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2611734                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1393800                       # number of memory refs
system.cpu00.num_load_insts                   1017852                       # Number of load instructions
system.cpu00.num_store_insts                   375948                       # Number of store instructions
system.cpu00.num_idle_cycles             2358976.493081                       # Number of idle cycles
system.cpu00.num_busy_cycles             26998177.506919                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.919646                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.080354                       # Percentage of idle cycles
system.cpu00.Branches                          551394                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4519114     74.81%     75.18% # Class of executed instruction
system.cpu00.op_class::IntMult                  16826      0.28%     75.46% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.61%     76.07% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51892      0.86%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.93% # Class of executed instruction
system.cpu00.op_class::MemRead                1002813     16.60%     93.53% # Class of executed instruction
system.cpu00.op_class::MemWrite                374119      6.19%     99.72% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6041077                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       19410413                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2815346                       # Number of instructions committed
system.cpu01.committedOps                     4955682                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             4883797                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       400417                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    4883797                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads           9784910                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4202964                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2846852                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2212041                       # number of times the CC registers were written
system.cpu01.num_mem_refs                      991368                       # number of memory refs
system.cpu01.num_load_insts                    695423                       # Number of load instructions
system.cpu01.num_store_insts                   295945                       # Number of store instructions
system.cpu01.num_idle_cycles             7607856.218613                       # Number of idle cycles
system.cpu01.num_busy_cycles             11802556.781387                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.608053                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.391947                       # Percentage of idle cycles
system.cpu01.Branches                          471090                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu01.op_class::IntAlu                 3836325     77.41%     77.87% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      1.04%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     80.00% # Class of executed instruction
system.cpu01.op_class::MemRead                 680396     13.73%     93.72% # Class of executed instruction
system.cpu01.op_class::MemWrite                294116      5.93%     99.66% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  4955682                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                103                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       24577174                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3169767                       # Number of instructions committed
system.cpu02.committedOps                     5517248                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5445320                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu02.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       441822                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5445320                       # number of integer instructions
system.cpu02.num_fp_insts                       72480                       # number of float instructions
system.cpu02.num_int_register_reads          10888165                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4681661                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3074858                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2418798                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1199813                       # number of memory refs
system.cpu02.num_load_insts                    862520                       # Number of load instructions
system.cpu02.num_store_insts                   337293                       # Number of store instructions
system.cpu02.num_idle_cycles             5655026.013725                       # Number of idle cycles
system.cpu02.num_busy_cycles             18922147.986275                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.769907                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.230093                       # Percentage of idle cycles
system.cpu02.Branches                          512585                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4189384     75.93%     76.34% # Class of executed instruction
system.cpu02.op_class::IntMult                  16814      0.30%     76.64% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.67%     77.31% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51820      0.94%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.25% # Class of executed instruction
system.cpu02.op_class::MemRead                 847489     15.36%     93.61% # Class of executed instruction
system.cpu02.op_class::MemWrite                335464      6.08%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5517248                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                115                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29335684                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3502979                       # Number of instructions committed
system.cpu03.committedOps                     6046780                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5974766                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu03.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       481035                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5974766                       # number of integer instructions
system.cpu03.num_fp_insts                       72572                       # number of float instructions
system.cpu03.num_int_register_reads          11927705                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5132615                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3291037                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2614350                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1395490                       # number of memory refs
system.cpu03.num_load_insts                   1019026                       # Number of load instructions
system.cpu03.num_store_insts                   376464                       # Number of store instructions
system.cpu03.num_idle_cycles             2376981.635034                       # Number of idle cycles
system.cpu03.num_busy_cycles             26958702.364966                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.918973                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.081027                       # Percentage of idle cycles
system.cpu03.Branches                          551928                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4523127     74.80%     75.17% # Class of executed instruction
system.cpu03.op_class::IntMult                  16826      0.28%     75.45% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36985      0.61%     76.06% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51892      0.86%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.92% # Class of executed instruction
system.cpu03.op_class::MemRead                1003987     16.60%     93.53% # Class of executed instruction
system.cpu03.op_class::MemWrite                374635      6.20%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6046780                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                121                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       31922247                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   4061322                       # Number of instructions committed
system.cpu04.committedOps                     6917365                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6845308                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu04.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       543457                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6845308                       # number of integer instructions
system.cpu04.num_fp_insts                       72618                       # number of float instructions
system.cpu04.num_int_register_reads          13646689                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5878277                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3634665                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2926101                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1725801                       # number of memory refs
system.cpu04.num_load_insts                   1287040                       # Number of load instructions
system.cpu04.num_store_insts                   438761                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             31922246.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                          614522                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22467      0.32%      0.32% # Class of executed instruction
system.cpu04.op_class::IntAlu                 5063345     73.20%     73.52% # Class of executed instruction
system.cpu04.op_class::IntMult                  16832      0.24%     73.77% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36992      0.53%     74.30% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51928      0.75%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     75.05% # Class of executed instruction
system.cpu04.op_class::MemRead                1271997     18.39%     93.44% # Class of executed instruction
system.cpu04.op_class::MemWrite                436932      6.32%     99.76% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6917365                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29546582                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3705639                       # Number of instructions committed
system.cpu05.committedOps                     6351978                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6279964                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       501542                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6279964                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          12537157                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5396797                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3403852                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2716836                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1516855                       # number of memory refs
system.cpu05.num_load_insts                   1119935                       # Number of load instructions
system.cpu05.num_store_insts                   396920                       # Number of store instructions
system.cpu05.num_idle_cycles             2198867.165639                       # Number of idle cycles
system.cpu05.num_busy_cycles             27347714.834361                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.925580                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.074420                       # Percentage of idle cycles
system.cpu05.Branches                          572488                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4706960     74.10%     74.46% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.26%     74.72% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.58%     75.30% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.82%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.12% # Class of executed instruction
system.cpu05.op_class::MemRead                1104896     17.39%     93.51% # Class of executed instruction
system.cpu05.op_class::MemWrite                395091      6.22%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6351978                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       29360306                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3469699                       # Number of instructions committed
system.cpu06.committedOps                     6010821                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5938850                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       480525                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5938850                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          11846312                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5097753                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3287983                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2612047                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1373792                       # number of memory refs
system.cpu06.num_load_insts                    997827                       # Number of load instructions
system.cpu06.num_store_insts                   375965                       # Number of store instructions
system.cpu06.num_idle_cycles             2356330.735990                       # Number of idle cycles
system.cpu06.num_busy_cycles             27003975.264010                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.919744                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.080256                       # Percentage of idle cycles
system.cpu06.Branches                          551362                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4508922     75.01%     75.39% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.28%     75.67% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.62%     76.28% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.86%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.14% # Class of executed instruction
system.cpu06.op_class::MemRead                 982792     16.35%     93.50% # Class of executed instruction
system.cpu06.op_class::MemWrite                374136      6.22%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6010821                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12093063                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664803                       # Number of instructions committed
system.cpu07.committedOps                     4697662                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625777                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378921                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625777                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290135                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987934                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728663                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104487                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905233                       # number of memory refs
system.cpu07.num_load_insts                    630860                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7511863.790784                       # Number of idle cycles
system.cpu07.num_busy_cycles             4581199.209216                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378829                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621171                       # Percentage of idle cycles
system.cpu07.Branches                          449672                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664440     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615833     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697662                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31725383                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3842748                       # Number of instructions committed
system.cpu08.committedOps                     6587355                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6515298                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       521171                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6515298                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12988377                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5592843                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3512040                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2814771                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1595081                       # number of memory refs
system.cpu08.num_load_insts                   1178505                       # Number of load instructions
system.cpu08.num_store_insts                   416576                       # Number of store instructions
system.cpu08.num_idle_cycles             195649.944754                       # Number of idle cycles
system.cpu08.num_busy_cycles             31529733.055246                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993833                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006167                       # Percentage of idle cycles
system.cpu08.Branches                          592131                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4864055     73.84%     74.18% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.44% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.56%     75.00% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.79%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.79% # Class of executed instruction
system.cpu08.op_class::MemRead                1163462     17.66%     93.45% # Class of executed instruction
system.cpu08.op_class::MemWrite                414747      6.30%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6587355                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       22061680                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3001296                       # Number of instructions committed
system.cpu09.committedOps                     5250812                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5178927                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       422253                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5178927                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads          10364308                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4454422                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2966961                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2321199                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1100748                       # number of memory refs
system.cpu09.num_load_insts                    782989                       # Number of load instructions
system.cpu09.num_store_insts                   317759                       # Number of store instructions
system.cpu09.num_idle_cycles             6814704.297071                       # Number of idle cycles
system.cpu09.num_busy_cycles             15246975.702929                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.691107                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.308893                       # Percentage of idle cycles
system.cpu09.Branches                          492948                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4022075     76.60%     77.03% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.70%     78.05% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::MemRead                 767962     14.63%     93.66% # Class of executed instruction
system.cpu09.op_class::MemWrite                315930      6.02%     99.68% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5250812                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19429280                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2817116                       # Number of instructions committed
system.cpu10.committedOps                     4958752                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4886867                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400677                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4886867                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9790640                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4205514                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2848307                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2213291                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      992308                       # number of memory refs
system.cpu10.num_load_insts                    696153                       # Number of load instructions
system.cpu10.num_store_insts                   296155                       # Number of store instructions
system.cpu10.num_idle_cycles             7603767.801728                       # Number of idle cycles
system.cpu10.num_busy_cycles             11825512.198272                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.608644                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.391356                       # Percentage of idle cycles
system.cpu10.Branches                          471400                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3838455     77.41%     77.86% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::MemRead                 681126     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294326      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4958752                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                109                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29341231                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3475081                       # Number of instructions committed
system.cpu11.committedOps                     6020138                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5948167                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu11.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       481312                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5948167                       # number of integer instructions
system.cpu11.num_fp_insts                       72526                       # number of float instructions
system.cpu11.num_int_register_reads          11864098                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5105496                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3292315                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2615975                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1376846                       # number of memory refs
system.cpu11.num_load_insts                   1000101                       # Number of load instructions
system.cpu11.num_store_insts                   376745                       # Number of store instructions
system.cpu11.num_idle_cycles             2372332.584377                       # Number of idle cycles
system.cpu11.num_busy_cycles             26968898.415623                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.919147                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.080853                       # Percentage of idle cycles
system.cpu11.Branches                          552156                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4515185     75.00%     75.37% # Class of executed instruction
system.cpu11.op_class::IntMult                  16820      0.28%     75.65% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36978      0.61%     76.27% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51856      0.86%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.13% # Class of executed instruction
system.cpu11.op_class::MemRead                 985066     16.36%     93.49% # Class of executed instruction
system.cpu11.op_class::MemWrite                374916      6.23%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6020138                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 97                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       22084380                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3000001                       # Number of instructions committed
system.cpu12.committedOps                     5248392                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5176507                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu12.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       422028                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5176507                       # number of integer instructions
system.cpu12.num_fp_insts                       72434                       # number of float instructions
system.cpu12.num_int_register_reads          10359805                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4452452                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2965720                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2320081                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1100044                       # number of memory refs
system.cpu12.num_load_insts                    782503                       # Number of load instructions
system.cpu12.num_store_insts                   317541                       # Number of store instructions
system.cpu12.num_idle_cycles             6806011.909125                       # Number of idle cycles
system.cpu12.num_busy_cycles             15278368.090875                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.691818                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.308182                       # Percentage of idle cycles
system.cpu12.Branches                          492716                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4020359     76.60%     77.03% # Class of executed instruction
system.cpu12.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.70%     78.05% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::MemRead                 767476     14.62%     93.66% # Class of executed instruction
system.cpu12.op_class::MemWrite                315712      6.02%     99.68% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5248392                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                103                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24582741                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3172275                       # Number of instructions committed
system.cpu13.committedOps                     5521521                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5449593                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu13.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       442175                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5449593                       # number of integer instructions
system.cpu13.num_fp_insts                       72480                       # number of float instructions
system.cpu13.num_int_register_reads          10896293                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4685228                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3076814                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2420534                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1201211                       # number of memory refs
system.cpu13.num_load_insts                    863594                       # Number of load instructions
system.cpu13.num_store_insts                   337617                       # Number of store instructions
system.cpu13.num_idle_cycles             5652019.893957                       # Number of idle cycles
system.cpu13.num_busy_cycles             18930721.106043                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.770082                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.229918                       # Percentage of idle cycles
system.cpu13.Branches                          512967                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4192259     75.93%     76.33% # Class of executed instruction
system.cpu13.op_class::IntMult                  16814      0.30%     76.64% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.67%     77.31% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51820      0.94%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.24% # Class of executed instruction
system.cpu13.op_class::MemRead                 848563     15.37%     93.61% # Class of executed instruction
system.cpu13.op_class::MemWrite                335788      6.08%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5521521                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4664321                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15961123500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4303802                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              570064                       # Transaction distribution
system.piobus.trans_dist::ReadResp             570064                       # Transaction distribution
system.piobus.trans_dist::WriteReq                466                       # Transaction distribution
system.piobus.trans_dist::WriteResp               466                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       104784                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       104784                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        25154                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        25154                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        66410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        66410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       105318                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       105318                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       167694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       167694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       125878                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       125878                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       104970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       104970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3736                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3736                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       145304                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       145304                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        47012                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        47012                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       105764                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       105764                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        46780                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        46780                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        66792                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        66792                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1141060                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       419136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       419136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       100616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       100616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       265640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       265640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       421272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       421272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       670776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       670776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       503512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       503512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       419880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       419880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       581216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       581216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       188048                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       188048                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       101856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       101856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       423056                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       423056                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       187120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       187120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       267168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       267168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4564240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           465044000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           333842500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          116758000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           27810500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           73783500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          117964000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         179156000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         136812000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         117392000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3712500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         159732500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          52243000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28146000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         118919500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          51915000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          74473500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4898939                       # delay histogram for all message
system.ruby.delayHist::mean                 13.235379                       # delay histogram for all message
system.ruby.delayHist::gmean                11.743857                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.078296                       # delay histogram for all message
system.ruby.delayHist                    |      683917     13.96%     13.96% |     3259563     66.54%     80.50% |      317700      6.49%     86.98% |      457007      9.33%     96.31% |      180660      3.69%    100.00% |          92      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4898939                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78694931                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011262                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78684949     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78694931                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78694931                      
system.ruby.latency_hist_seqr::mean          3.385521                      
system.ruby.latency_hist_seqr::gmean         1.491985                      
system.ruby.latency_hist_seqr::stdev        18.593119                      
system.ruby.latency_hist_seqr            |    78663734     99.96%     99.96% |       17926      0.02%     99.98% |       12427      0.02%    100.00% |         650      0.00%    100.00% |         182      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78694931                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77851204                      
system.ruby.hit_latency_hist_seqr::mean      1.763026                      
system.ruby.hit_latency_hist_seqr::gmean     1.422752                      
system.ruby.hit_latency_hist_seqr::stdev     1.306472                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    58050364     74.57%     74.57% |           0      0.00%     74.57% |           0      0.00%     74.57% |    19800840     25.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77851204                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       843727                      
system.ruby.miss_latency_hist_seqr::mean   153.094126                      
system.ruby.miss_latency_hist_seqr::gmean   119.613761                      
system.ruby.miss_latency_hist_seqr::stdev    97.113218                      
system.ruby.miss_latency_hist_seqr       |      812530     96.30%     96.30% |       17926      2.12%     98.43% |       12427      1.47%     99.90% |         650      0.08%     99.98% |         182      0.02%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       843727                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1272674                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        69447                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1342121                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4627954                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2539                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4630493                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits       950051                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        29453                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       979504                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3785834                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1701                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3787535                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       949188                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        31101                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       980289                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3787334                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2494                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3789828                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1254628                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        70049                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1324677                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4615375                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2538                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4617913                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1036855                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        40512                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1077367                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4013359                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1690                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4015049                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1117797                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        50731                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1168528                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4225289                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1702                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4226991                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1116981                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        50340                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1167321                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4221997                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1690                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4223687                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1273971                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        69573                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1343544                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4633325                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1746                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4635071                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1541405                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses       101262                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1642667                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      5306023                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2543                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      5308566                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1372313                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        82316                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1454629                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4867402                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1749                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4869151                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1252020                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        70000                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1322020                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4608821                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1718                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4610539                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884744                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19334                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904078                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581414                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583079                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1433199                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        89943                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1523142                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5053673                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1735                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5055408                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1037287                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        40668                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1077955                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4015269                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4016979                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12193                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40189                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        52382                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12335                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40020                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        52355                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        14021                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40100                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        54121                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12665                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40164                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52829                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        13686                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40304                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        53990                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12613                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40319                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52932                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15604                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40345                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55949                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11583                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40159                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51742                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12323                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39973                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        52296                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12301                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40145                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        52446                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12198                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39925                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        52123                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11700                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40131                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51831                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11841                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40170                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        52011                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12170                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40188                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        52358                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12158                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40363                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        52521                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11980                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39861                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51841                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2148176                      
system.ruby.network.routers00.buffer_writes      2148176                      
system.ruby.network.routers00.sw_input_arbiter_activity      2162160                      
system.ruby.network.routers00.sw_output_arbiter_activity      2148176                      
system.ruby.network.routers00.crossbar_activity      2148176                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2333671                      
system.ruby.network.routers01.buffer_writes      2333671                      
system.ruby.network.routers01.sw_input_arbiter_activity      2352012                      
system.ruby.network.routers01.sw_output_arbiter_activity      2333671                      
system.ruby.network.routers01.crossbar_activity      2333671                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2568110                      
system.ruby.network.routers02.buffer_writes      2568110                      
system.ruby.network.routers02.sw_input_arbiter_activity      2589422                      
system.ruby.network.routers02.sw_output_arbiter_activity      2568110                      
system.ruby.network.routers02.crossbar_activity      2568110                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2130677                      
system.ruby.network.routers03.buffer_writes      2130677                      
system.ruby.network.routers03.sw_input_arbiter_activity      2142447                      
system.ruby.network.routers03.sw_output_arbiter_activity      2130677                      
system.ruby.network.routers03.crossbar_activity      2130677                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3386091                      
system.ruby.network.routers04.buffer_writes      3386091                      
system.ruby.network.routers04.sw_input_arbiter_activity      3410695                      
system.ruby.network.routers04.sw_output_arbiter_activity      3386091                      
system.ruby.network.routers04.crossbar_activity      3386091                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3323445                      
system.ruby.network.routers05.buffer_writes      3323445                      
system.ruby.network.routers05.sw_input_arbiter_activity      3375435                      
system.ruby.network.routers05.sw_output_arbiter_activity      3323445                      
system.ruby.network.routers05.crossbar_activity      3323445                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3761635                      
system.ruby.network.routers06.buffer_writes      3761635                      
system.ruby.network.routers06.sw_input_arbiter_activity      3806752                      
system.ruby.network.routers06.sw_output_arbiter_activity      3761635                      
system.ruby.network.routers06.crossbar_activity      3761635                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3001254                      
system.ruby.network.routers07.buffer_writes      3001254                      
system.ruby.network.routers07.sw_input_arbiter_activity      3051523                      
system.ruby.network.routers07.sw_output_arbiter_activity      3001254                      
system.ruby.network.routers07.crossbar_activity      3001254                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3902436                      
system.ruby.network.routers08.buffer_writes      3902436                      
system.ruby.network.routers08.sw_input_arbiter_activity      3976365                      
system.ruby.network.routers08.sw_output_arbiter_activity      3902436                      
system.ruby.network.routers08.crossbar_activity      3902436                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3291580                      
system.ruby.network.routers09.buffer_writes      3291580                      
system.ruby.network.routers09.sw_input_arbiter_activity      3323726                      
system.ruby.network.routers09.sw_output_arbiter_activity      3291580                      
system.ruby.network.routers09.crossbar_activity      3291580                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3814025                      
system.ruby.network.routers10.buffer_writes      3814025                      
system.ruby.network.routers10.sw_input_arbiter_activity      3874951                      
system.ruby.network.routers10.sw_output_arbiter_activity      3814025                      
system.ruby.network.routers10.crossbar_activity      3814025                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      4067695                      
system.ruby.network.routers11.buffer_writes      4067695                      
system.ruby.network.routers11.sw_input_arbiter_activity      4122341                      
system.ruby.network.routers11.sw_output_arbiter_activity      4067695                      
system.ruby.network.routers11.crossbar_activity      4067695                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      1916697                      
system.ruby.network.routers12.buffer_writes      1916697                      
system.ruby.network.routers12.sw_input_arbiter_activity      1930472                      
system.ruby.network.routers12.sw_output_arbiter_activity      1916697                      
system.ruby.network.routers12.crossbar_activity      1916697                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2542062                      
system.ruby.network.routers13.buffer_writes      2542062                      
system.ruby.network.routers13.sw_input_arbiter_activity      2563289                      
system.ruby.network.routers13.sw_output_arbiter_activity      2542062                      
system.ruby.network.routers13.crossbar_activity      2542062                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2930196                      
system.ruby.network.routers14.buffer_writes      2930196                      
system.ruby.network.routers14.sw_input_arbiter_activity      2957045                      
system.ruby.network.routers14.sw_output_arbiter_activity      2930196                      
system.ruby.network.routers14.crossbar_activity      2930196                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2164723                      
system.ruby.network.routers15.buffer_writes      2164723                      
system.ruby.network.routers15.sw_input_arbiter_activity      2177587                      
system.ruby.network.routers15.sw_output_arbiter_activity      2164723                      
system.ruby.network.routers15.crossbar_activity      2164723                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2282933     40.26%     40.26% |     2556908     45.10%     85.36% |      829939     14.64%    100.00%
system.ruby.network.packets_received::total      5669780                      
system.ruby.network.packets_injected     |     2282933     40.26%     40.26% |     2556908     45.10%     85.36% |      829939     14.64%    100.00%
system.ruby.network.packets_injected::total      5669780                      
system.ruby.network.packet_network_latency |    32630247                       |    29676925                       |     7681814                      
system.ruby.network.packet_queueing_latency |     5364509                       |     2912367                       |      829939                      
system.ruby.network.memory_received      |      640591     83.10%     83.10% |      130250     16.90%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       770841                      
system.ruby.network.memory_network_latency |     4590995                       |     1366615                       |           0                      
system.ruby.network.memory_queueing_latency |     1281197                       |      260500                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.293125                       |   11.606567                       |    9.255878                      
system.ruby.network.average_packet_vqueue_latency |    2.349832                       |    1.139019                       |           1                      
system.ruby.network.average_packet_network_latency    12.344215                      
system.ruby.network.average_packet_queueing_latency     1.606203                      
system.ruby.network.average_packet_latency    13.950418                      
system.ruby.network.average_memory_network_latency     7.728714                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency     9.728734                      
system.ruby.network.flits_received       |     4830681     33.44%     33.44% |     8786348     60.82%     94.26% |      829939      5.74%    100.00%
system.ruby.network.flits_received::total     14446968                      
system.ruby.network.flits_injected       |     4830681     33.44%     33.44% |     8786348     60.82%     94.26% |      829939      5.74%    100.00%
system.ruby.network.flits_injected::total     14446968                      
system.ruby.network.flit_network_latency |    75503802                       |    90954705                       |     7681814                      
system.ruby.network.flit_queueing_latency |    10460033                       |    10257219                       |      829939                      
system.ruby.network.average_flit_vnet_latency |   15.630053                       |   10.351821                       |    9.255878                      
system.ruby.network.average_flit_vqueue_latency |    2.165333                       |    1.167404                       |           1                      
system.ruby.network.average_flit_network_latency    12.053762                      
system.ruby.network.average_flit_queueing_latency     1.491468                      
system.ruby.network.average_flit_latency    13.545231                      
system.ruby.network.ext_in_link_utilization     14446968                      
system.ruby.network.ext_out_link_utilization     14446968                      
system.ruby.network.int_link_utilization     32835505                      
system.ruby.network.avg_link_utilization     1.933744                      
system.ruby.network.avg_vc_load          |    0.448556     23.20%     23.20% |    0.144237      7.46%     30.66% |    0.043037      2.23%     32.88% |    0.040230      2.08%     34.96% |    0.883576     45.69%     80.65% |    0.116275      6.01%     86.67% |    0.068428      3.54%     90.21% |    0.069705      3.60%     93.81% |    0.099612      5.15%     98.96% |    0.007089      0.37%     99.33% |    0.006501      0.34%     99.66% |    0.006499      0.34%    100.00%
system.ruby.network.avg_vc_load::total       1.933744                      
system.ruby.network.average_hops             2.272830                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15961123500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2458793                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.803185                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.455543                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.091296                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      426792     17.36%     17.36% |     1351891     54.98%     72.34% |       43129      1.75%     74.09% |      456234     18.56%     92.65% |      180655      7.35%    100.00% |          92      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2458793                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2426658                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.670216                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.083525                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.509879                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      253702     10.45%     10.45% |      966026     39.81%     50.26% |      931781     38.40%     88.66% |      249234     10.27%     98.93% |       25137      1.04%     99.97% |         725      0.03%    100.00% |          48      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2426658                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         13488                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.024837                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.580933                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.757421                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3423     25.38%     25.38% |        6910     51.23%     76.61% |        2955     21.91%     98.52% |         199      1.48%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           13488                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11632117                      
system.ruby.LD.latency_hist_seqr::mean       9.932847                      
system.ruby.LD.latency_hist_seqr::gmean      1.799657                      
system.ruby.LD.latency_hist_seqr::stdev     40.803845                      
system.ruby.LD.latency_hist_seqr         |    11610578     99.81%     99.81% |       12451      0.11%     99.92% |        8577      0.07%    100.00% |         455      0.00%    100.00% |          54      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11632117                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10990614                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.746600                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.411993                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.297069                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8255417     75.11%     75.11% |           0      0.00%     75.11% |           0      0.00%     75.11% |     2735197     24.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10990614                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       641503                      
system.ruby.LD.miss_latency_hist_seqr::mean   150.184543                      
system.ruby.LD.miss_latency_hist_seqr::gmean   114.876352                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.656375                      
system.ruby.LD.miss_latency_hist_seqr    |      619964     96.64%     96.64% |       12451      1.94%     98.58% |        8577      1.34%     99.92% |         455      0.07%     99.99% |          54      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       641503                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4943228                      
system.ruby.ST.latency_hist_seqr::mean       7.317464                      
system.ruby.ST.latency_hist_seqr::gmean      1.610065                      
system.ruby.ST.latency_hist_seqr::stdev     34.929841                      
system.ruby.ST.latency_hist_seqr         |     4934556     99.82%     99.82% |        4839      0.10%     99.92% |        3526      0.07%     99.99% |         183      0.00%    100.00% |         114      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4943228                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4770107                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.681499                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.370149                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.257003                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3686500     77.28%     77.28% |           0      0.00%     77.28% |           0      0.00%     77.28% |     1083607     22.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4770107                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       173121                      
system.ruby.ST.miss_latency_hist_seqr::mean   162.608603                      
system.ruby.ST.miss_latency_hist_seqr::gmean   137.304498                      
system.ruby.ST.miss_latency_hist_seqr::stdev    99.015305                      
system.ruby.ST.miss_latency_hist_seqr    |      164449     94.99%     94.99% |        4839      2.80%     97.79% |        3526      2.04%     99.82% |         183      0.11%     99.93% |         114      0.07%     99.99% |           9      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       173121                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61370289                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.850577                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.437034                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.076429                      
system.ruby.IFETCH.latency_hist_seqr     |    61349102     99.97%     99.97% |       20276      0.03%    100.00% |         454      0.00%    100.00% |         127      0.00%    100.00% |         165      0.00%    100.00% |         139      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61370289                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61343069                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.780334                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.434177                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.316086                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45387032     73.99%     73.99% |           0      0.00%     73.99% |           0      0.00%     73.99% |    15956037     26.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61343069                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27220                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   160.150441                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   127.466229                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    92.153490                      
system.ruby.IFETCH.miss_latency_hist_seqr |        6033     22.16%     22.16% |       20276     74.49%     96.65% |         454      1.67%     98.32% |         127      0.47%     98.79% |         165      0.61%     99.39% |         139      0.51%     99.90% |          11      0.04%     99.94% |           1      0.00%     99.95% |           0      0.00%     99.95% |          14      0.05%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27220                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       749297                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.522714                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.062414                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.310999                      
system.ruby.RMW_Read.latency_hist_seqr   |      747714     99.79%     99.79% |        1508      0.20%     99.99% |          43      0.01%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       749297                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       747414                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.104356                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.049404                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.549707                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      721415     96.52%     96.52% |           0      0.00%     96.52% |           0      0.00%     96.52% |       25999      3.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       747414                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1883                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   167.580457                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.338417                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    82.080015                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         300     15.93%     15.93% |        1508     80.08%     96.02% |          43      2.28%     98.30% |          12      0.64%     98.94% |          12      0.64%     99.58% |           8      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1883                      
system.ruby.Directory_Controller.Fetch   |      160363     25.03%     25.03% |      159871     24.96%     49.99% |      160144     25.00%     74.99% |      160213     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       640591                      
system.ruby.Directory_Controller.Data    |       18017     25.17%     25.17% |       17747     24.79%     49.96% |       17911     25.02%     74.98% |       17909     25.02%    100.00%
system.ruby.Directory_Controller.Data::total        71584                      
system.ruby.Directory_Controller.Memory_Data |      160363     25.03%     25.03% |      159871     24.96%     49.99% |      160144     25.00%     74.99% |      160213     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       640591                      
system.ruby.Directory_Controller.Memory_Ack |       18017     25.17%     25.17% |       17747     24.79%     49.96% |       17911     25.02%     74.98% |       17909     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        71584                      
system.ruby.Directory_Controller.CleanReplacement |       14801     25.23%     25.23% |       14531     24.77%     50.00% |       14650     24.97%     74.97% |       14684     25.03%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        58666                      
system.ruby.Directory_Controller.I.Fetch |      160363     25.03%     25.03% |      159871     24.96%     49.99% |      160144     25.00%     74.99% |      160213     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       640591                      
system.ruby.Directory_Controller.M.Data  |       18017     25.17%     25.17% |       17747     24.79%     49.96% |       17911     25.02%     74.98% |       17909     25.02%    100.00%
system.ruby.Directory_Controller.M.Data::total        71584                      
system.ruby.Directory_Controller.M.CleanReplacement |       14801     25.23%     25.23% |       14531     24.77%     50.00% |       14650     24.97%     74.97% |       14684     25.03%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        58666                      
system.ruby.Directory_Controller.IM.Memory_Data |      160363     25.03%     25.03% |      159871     24.96%     49.99% |      160144     25.00%     74.99% |      160213     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       640591                      
system.ruby.Directory_Controller.MI.Memory_Ack |       18017     25.17%     25.17% |       17747     24.79%     49.96% |       17911     25.02%     74.98% |       17909     25.02%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        71584                      
system.ruby.L1Cache_Controller.Load      |      900938      7.75%      7.75% |      658107      5.66%     13.40% |      783978      6.74%     20.14% |      901587      7.75%     27.89% |     1107336      9.52%     37.41% |        4200      0.04%     37.45% |        4200      0.04%     37.49% |      981988      8.44%     45.93% |      880740      7.57%     53.50% |      615039      5.29%     58.79% |     1021088      8.78%     67.56% |      723838      6.22%     73.79% |      658577      5.66%     79.45% |      882227      7.58%     87.03% |      723576      6.22%     93.25% |      784699      6.75%    100.00%
system.ruby.L1Cache_Controller.Load::total     11632118                      
system.ruby.L1Cache_Controller.Ifetch    |     4630494      7.55%      7.55% |     3787536      6.17%     13.72% |     4223688      6.88%     20.60% |     4635072      7.55%     28.15% |     5308567      8.65%     36.80% |           0      0.00%     36.80% |           0      0.00%     36.80% |     4869152      7.93%     44.74% |     4610540      7.51%     52.25% |     3583080      5.84%     58.09% |     5055409      8.24%     66.32% |     4016980      6.55%     72.87% |     3789829      6.18%     79.05% |     4617914      7.52%     86.57% |     4015050      6.54%     93.11% |     4226992      6.89%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61370303                      
system.ruby.L1Cache_Controller.Store     |      441183      7.75%      7.75% |      321397      5.65%     13.40% |      383343      6.73%     20.13% |      441957      7.76%     27.89% |      535331      9.40%     37.30% |        4200      0.07%     37.37% |        4200      0.07%     37.45% |      472641      8.30%     45.75% |      441280      7.75%     53.50% |      289039      5.08%     58.58% |      502054      8.82%     67.40% |      354118      6.22%     73.62% |      321712      5.65%     79.27% |      442450      7.77%     87.04% |      353791      6.22%     93.26% |      383829      6.74%    100.00%
system.ruby.L1Cache_Controller.Store::total      5692525                      
system.ruby.L1Cache_Controller.Inv       |         631      5.38%      5.38% |         665      5.67%     11.06% |         804      6.86%     17.91% |         558      4.76%     22.67% |         788      6.72%     29.40% |         201      1.71%     31.11% |         200      1.71%     32.82% |         668      5.70%     38.51% |         800      6.82%     45.34% |        1407     12.00%     57.34% |         811      6.92%     64.26% |         735      6.27%     70.53% |        1043      8.90%     79.43% |         879      7.50%     86.92% |         776      6.62%     93.54% |         757      6.46%    100.00%
system.ruby.L1Cache_Controller.Inv::total        11723                      
system.ruby.L1Cache_Controller.L1_Replacement |       70404      8.59%      8.59% |       29614      3.61%     12.20% |       50476      6.16%     18.35% |       69747      8.51%     26.86% |      102221     12.47%     39.32% |           0      0.00%     39.32% |           0      0.00%     39.32% |       82490     10.06%     49.38% |       70137      8.55%     57.93% |       19463      2.37%     60.31% |       90079     10.98%     71.29% |       40831      4.98%     76.27% |       32049      3.91%     80.18% |       71016      8.66%     88.84% |       40640      4.96%     93.80% |       50873      6.20%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       820040                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     46.15%     46.15% |           7     53.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.85%      2.85% |          52      2.97%      5.82% |          44      2.51%      8.33% |          52      2.97%     11.30% |          52      2.97%     14.27% |         525     29.97%     44.24% |         525     29.97%     74.20% |          44      2.51%     76.71% |          52      2.97%     79.68% |          52      2.97%     82.65% |          52      2.97%     85.62% |          52      2.97%     88.58% |          50      2.85%     91.44% |          50      2.85%     94.29% |          52      2.97%     97.26% |          48      2.74%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1752                      
system.ruby.L1Cache_Controller.Data      |          24      6.96%      6.96% |          26      7.54%     14.49% |          22      6.38%     20.87% |          25      7.25%     28.12% |          26      7.54%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |          22      6.38%     42.03% |          26      7.54%     49.57% |          24      6.96%     56.52% |          26      7.54%     64.06% |          25      7.25%     71.30% |          25      7.25%     78.55% |          25      7.25%     85.80% |          25      7.25%     93.04% |          24      6.96%    100.00%
system.ruby.L1Cache_Controller.Data::total          345                      
system.ruby.L1Cache_Controller.Data_Exclusive |       57348      8.96%      8.96% |       15710      2.46%     11.42% |       37552      5.87%     17.29% |       57050      8.92%     26.21% |       97742     15.28%     41.49% |          12      0.00%     41.49% |          14      0.00%     41.49% |       78152     12.22%     53.71% |       47554      7.43%     61.14% |       15900      2.49%     63.63% |       77081     12.05%     75.68% |       26957      4.21%     79.89% |       16680      2.61%     82.50% |       47259      7.39%     89.89% |       26953      4.21%     94.10% |       37731      5.90%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       639695                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.56% |          75      4.28%     12.84% |          75      4.28%     17.12% |          75      4.28%     21.40% |         352     20.09%     41.50% |         350     19.98%     61.47% |          75      4.28%     65.75% |          75      4.28%     70.03% |          75      4.28%     74.32% |          75      4.28%     78.60% |          75      4.28%     82.88% |          75      4.28%     87.16% |          75      4.28%     91.44% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1752                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14538      7.22%      7.22% |       15342      7.62%     14.85% |       14380      7.15%     22.00% |       14168      7.04%     29.04% |        5961      2.96%     32.00% |         175      0.09%     32.09% |         175      0.09%     32.17% |        5815      2.89%     35.06% |       24062     11.96%     47.02% |        4999      2.48%     49.51% |       14495      7.20%     56.71% |       15320      7.61%     64.32% |       16814      8.36%     72.68% |       25227     12.54%     85.22% |       15148      7.53%     92.74% |       14602      7.26%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       201221                      
system.ruby.L1Cache_Controller.Ack       |           2      0.28%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           2      0.28%      0.83% |           1      0.14%      0.97% |         350     48.61%     49.58% |         350     48.61%     98.19% |           1      0.14%     98.33% |           1      0.14%     98.47% |           3      0.42%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.31% |           1      0.14%     99.44% |           1      0.14%     99.58% |           2      0.28%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          720                      
system.ruby.L1Cache_Controller.Ack_all   |          25      2.36%      2.36% |          27      2.55%      4.91% |          23      2.17%      7.08% |          26      2.46%      9.54% |          27      2.55%     12.09% |         350     33.05%     45.14% |         350     33.05%     78.19% |          23      2.17%     80.36% |          27      2.55%     82.91% |          25      2.36%     85.27% |          27      2.55%     87.82% |          26      2.46%     90.27% |          26      2.46%     92.73% |          26      2.46%     95.18% |          26      2.46%     97.64% |          25      2.36%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1059                      
system.ruby.L1Cache_Controller.WB_Ack    |       68279      8.55%      8.55% |       28300      3.54%     12.09% |       49195      6.16%     18.25% |       68420      8.57%     26.82% |      100116     12.54%     39.36% |           0      0.00%     39.36% |           0      0.00%     39.36% |       81178     10.16%     49.52% |       68847      8.62%     58.14% |       18186      2.28%     60.42% |       88790     11.12%     71.54% |       39515      4.95%     76.49% |       29950      3.75%     80.24% |       68898      8.63%     88.86% |       39359      4.93%     93.79% |       49582      6.21%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       798615                      
system.ruby.L1Cache_Controller.NP.Load   |       57442      8.96%      8.96% |       15788      2.46%     11.42% |       37629      5.87%     17.29% |       57128      8.91%     26.20% |       97820     15.26%     41.46% |         182      0.03%     41.49% |         182      0.03%     41.52% |       78229     12.20%     53.72% |       47632      7.43%     61.15% |       15978      2.49%     63.64% |       77159     12.03%     75.67% |       27035      4.22%     79.89% |       16758      2.61%     82.50% |       47337      7.38%     89.89% |       27031      4.22%     94.10% |       37809      5.90%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       641139                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2493      9.30%      9.30% |        1698      6.33%     15.63% |        1670      6.23%     21.86% |        1710      6.38%     28.24% |        2495      9.31%     37.55% |           0      0.00%     37.55% |           0      0.00%     37.55% |        1710      6.38%     43.93% |        1668      6.22%     50.15% |        1665      6.21%     56.36% |        1670      6.23%     62.59% |        1699      6.34%     68.93% |        2484      9.27%     78.20% |        2503      9.34%     87.54% |        1665      6.21%     93.75% |        1676      6.25%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26806                      
system.ruby.L1Cache_Controller.NP.Store  |       12004      6.89%      6.89% |       13664      7.84%     14.73% |       12710      7.29%     22.02% |       12444      7.14%     29.16% |        3441      1.97%     31.13% |         175      0.10%     31.23% |         175      0.10%     31.33% |        4086      2.34%     33.68% |       22367     12.83%     46.51% |        3355      1.92%     48.44% |       12783      7.33%     55.77% |       13632      7.82%     63.59% |       14342      8.23%     71.82% |       22711     13.03%     84.85% |       13480      7.73%     92.59% |       12921      7.41%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       174290                      
system.ruby.L1Cache_Controller.NP.Inv    |         450      5.55%      5.55% |         493      6.08%     11.63% |         603      7.44%     19.07% |         411      5.07%     24.13% |         572      7.05%     31.19% |           0      0.00%     31.19% |           0      0.00%     31.19% |         510      6.29%     37.48% |         555      6.84%     44.32% |         769      9.48%     53.80% |         602      7.42%     61.23% |         554      6.83%     68.06% |         748      9.22%     77.28% |         646      7.97%     85.25% |         590      7.28%     92.53% |         606      7.47%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         8109                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          46     11.11%     11.11% |           3      0.72%     11.84% |          20      4.83%     16.67% |          36      8.70%     25.36% |          48     11.59%     36.96% |           0      0.00%     36.96% |           0      0.00%     36.96% |          39      9.42%     46.38% |          50     12.08%     58.45% |           0      0.00%     58.45% |          65     15.70%     74.15% |          11      2.66%     76.81% |          10      2.42%     79.23% |          35      8.45%     87.68% |          25      6.04%     93.72% |          26      6.28%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          414                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          48     10.91%     10.91% |           4      0.91%     11.82% |          35      7.95%     19.77% |          34      7.73%     27.50% |          62     14.09%     41.59% |           0      0.00%     41.59% |           0      0.00%     41.59% |          38      8.64%     50.23% |          64     14.55%     64.77% |           0      0.00%     64.77% |          46     10.45%     75.23% |          10      2.27%     77.50% |           7      1.59%     79.09% |          55     12.50%     91.59% |          16      3.64%     95.23% |          21      4.77%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          440                      
system.ruby.L1Cache_Controller.S.Load    |         504      3.42%      3.42% |         522      3.54%      6.96% |         521      3.54%     10.50% |         522      3.54%     14.04% |         522      3.54%     17.59% |        3740     25.38%     42.97% |        3706     25.15%     68.12% |         521      3.54%     71.66% |         522      3.54%     75.20% |         522      3.54%     78.74% |         522      3.54%     82.29% |         522      3.54%     85.83% |         522      3.54%     89.37% |         522      3.54%     92.91% |         522      3.54%     96.46% |         522      3.54%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14734                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4627954      7.54%      7.54% |     3785834      6.17%     13.72% |     4221997      6.88%     20.60% |     4633325      7.55%     28.15% |     5306023      8.65%     36.80% |           0      0.00%     36.80% |           0      0.00%     36.80% |     4867402      7.93%     44.74% |     4608821      7.51%     52.25% |     3581414      5.84%     58.09% |     5053673      8.24%     66.33% |     4015269      6.55%     72.87% |     3787334      6.17%     79.05% |     4615375      7.52%     86.57% |     4013359      6.54%     93.11% |     4225289      6.89%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61343069                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         181      5.82%      5.82% |         119      3.83%      9.65% |         193      6.21%     15.86% |         147      4.73%     20.59% |         216      6.95%     27.54% |         201      6.47%     34.01% |         200      6.44%     40.44% |         158      5.08%     45.53% |         245      7.88%     53.41% |         270      8.69%     62.10% |         209      6.72%     68.82% |         164      5.28%     74.10% |         247      7.95%     82.05% |         233      7.50%     89.54% |         174      5.60%     95.14% |         151      4.86%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3108                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2077      9.90%      9.90% |        1310      6.24%     16.14% |        1246      5.94%     22.08% |        1293      6.16%     28.24% |        2043      9.74%     37.97% |           0      0.00%     37.97% |           0      0.00%     37.97% |        1274      6.07%     44.05% |        1226      5.84%     49.89% |        1277      6.09%     55.97% |        1243      5.92%     61.90% |        1306      6.22%     68.12% |        2092      9.97%     78.09% |        2063      9.83%     87.92% |        1265      6.03%     93.95% |        1270      6.05%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20985                      
system.ruby.L1Cache_Controller.E.Load    |      290427      7.41%      7.41% |      280600      7.16%     14.58% |      281537      7.19%     21.77% |      270796      6.91%     28.68% |      281799      7.19%     35.87% |          96      0.00%     35.88% |         130      0.00%     35.88% |      289860      7.40%     43.28% |      285789      7.30%     50.58% |      283670      7.24%     57.82% |      277283      7.08%     64.90% |      266771      6.81%     71.71% |      273420      6.98%     78.69% |      266006      6.79%     85.48% |      271748      6.94%     92.42% |      297085      7.58%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3917017                      
system.ruby.L1Cache_Controller.E.Store   |       45772      9.63%      9.63% |        4329      0.91%     10.54% |       25982      5.47%     16.00% |       45568      9.59%     25.59% |       86131     18.12%     43.71% |           0      0.00%     43.71% |           0      0.00%     43.71% |       65384     13.75%     57.46% |       35695      7.51%     64.97% |        4380      0.92%     65.89% |       65338     13.74%     79.64% |       15362      3.23%     82.87% |        4346      0.91%     83.78% |       35657      7.50%     91.28% |       15460      3.25%     94.54% |       25978      5.46%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       475382                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           6      6.98%      6.98% |           1      1.16%      8.14% |           0      0.00%      8.14% |           0      0.00%      8.14% |           0      0.00%      8.14% |           0      0.00%      8.14% |           0      0.00%      8.14% |           0      0.00%      8.14% |          73     84.88%     93.02% |           0      0.00%     93.02% |           0      0.00%     93.02% |           5      5.81%     98.84% |           0      0.00%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           86                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11385      7.04%      7.04% |       11195      6.92%     13.97% |       11384      7.04%     21.01% |       11297      6.99%     27.99% |       11423      7.07%     35.06% |           0      0.00%     35.06% |           0      0.00%     35.06% |       12579      7.78%     42.84% |       11674      7.22%     50.06% |       11336      7.01%     57.07% |       11554      7.15%     64.22% |       11410      7.06%     71.28% |       12146      7.51%     78.79% |       11414      7.06%     85.85% |       11308      6.99%     92.84% |       11573      7.16%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       161678                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     46.15%     46.15% |           7     53.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.M.Load    |      552565      7.83%      7.83% |      361197      5.12%     12.94% |      464291      6.58%     19.52% |      573141      8.12%     27.64% |      727195     10.30%     37.94% |           0      0.00%     37.94% |           0      0.00%     37.94% |      613378      8.69%     46.63% |      546797      7.75%     54.38% |      314869      4.46%     58.84% |      666124      9.44%     68.28% |      429509      6.08%     74.36% |      367877      5.21%     79.57% |      568362      8.05%     87.62% |      424275      6.01%     93.64% |      449283      6.36%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7058863                      
system.ruby.L1Cache_Controller.M.Store   |      383406      7.60%      7.60% |      303403      6.02%     13.62% |      344650      6.84%     20.46% |      383944      7.61%     28.07% |      445758      8.84%     36.91% |        3675      0.07%     36.99% |        3675      0.07%     37.06% |      403170      8.00%     45.05% |      383217      7.60%     52.65% |      281303      5.58%     58.23% |      423932      8.41%     66.64% |      325123      6.45%     73.09% |      303023      6.01%     79.10% |      384081      7.62%     86.72% |      324850      6.44%     93.16% |      344929      6.84%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5042139                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |          47     11.19%     11.19% |           7      1.67%     12.86% |           0      0.00%     12.86% |           0      0.00%     12.86% |           0      0.00%     12.86% |           0      0.00%     12.86% |           0      0.00%     12.86% |           0      0.00%     12.86% |         295     70.24%     83.10% |           0      0.00%     83.10% |          17      4.05%     87.14% |          43     10.24%     97.38% |           0      0.00%     97.38% |          11      2.62%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          420                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       56894      8.93%      8.93% |       17105      2.69%     11.62% |       37811      5.94%     17.55% |       57123      8.97%     26.52% |       88693     13.92%     40.45% |           0      0.00%     40.45% |           0      0.00%     40.45% |       68599     10.77%     51.22% |       57173      8.98%     60.19% |        6850      1.08%     61.27% |       77236     12.13%     73.40% |       28105      4.41%     77.81% |       17804      2.80%     80.60% |       57484      9.03%     89.63% |       28051      4.40%     94.03% |       38009      5.97%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       636937                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.85%      2.85% |          52      2.97%      5.82% |          44      2.51%      8.33% |          52      2.97%     11.30% |          52      2.97%     14.27% |         525     29.97%     44.24% |         525     29.97%     74.20% |          44      2.51%     76.71% |          52      2.97%     79.68% |          52      2.97%     82.65% |          52      2.97%     85.62% |          52      2.97%     88.58% |          50      2.85%     91.44% |          50      2.85%     94.29% |          52      2.97%     97.26% |          48      2.74%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1752                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       57348      8.96%      8.96% |       15710      2.46%     11.42% |       37552      5.87%     17.29% |       57050      8.92%     26.21% |       97742     15.28%     41.49% |          12      0.00%     41.49% |          14      0.00%     41.49% |       78152     12.22%     53.71% |       47554      7.43%     61.14% |       15900      2.49%     63.63% |       77081     12.05%     75.68% |       26957      4.21%     79.89% |       16680      2.61%     82.50% |       47259      7.39%     89.89% |       26953      4.21%     94.10% |       37731      5.90%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       639695                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.56% |          75      4.28%     12.84% |          75      4.28%     17.12% |          75      4.28%     21.40% |         352     20.09%     41.50% |         350     19.98%     61.47% |          75      4.28%     65.75% |          75      4.28%     70.03% |          75      4.28%     74.32% |          75      4.28%     78.60% |          75      4.28%     82.88% |          75      4.28%     87.16% |          75      4.28%     91.44% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1752                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2558      9.38%      9.38% |        1704      6.25%     15.63% |        1692      6.20%     21.83% |        1749      6.41%     28.24% |        2546      9.33%     37.58% |           0      0.00%     37.58% |           0      0.00%     37.58% |        1751      6.42%     43.99% |        1721      6.31%     50.30% |        1668      6.12%     56.42% |        1738      6.37%     62.79% |        1713      6.28%     69.07% |        2497      9.15%     78.23% |        2541      9.32%     87.54% |        1693      6.21%     93.75% |        1705      6.25%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27276                      
system.ruby.L1Cache_Controller.IM.Data   |          24      6.96%      6.96% |          26      7.54%     14.49% |          22      6.38%     20.87% |          25      7.25%     28.12% |          26      7.54%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |          22      6.38%     42.03% |          26      7.54%     49.57% |          24      6.96%     56.52% |          26      7.54%     64.06% |          25      7.25%     71.30% |          25      7.25%     78.55% |          25      7.25%     85.80% |          25      7.25%     93.04% |          24      6.96%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          345                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       11980      6.89%      6.89% |       13638      7.84%     14.73% |       12688      7.29%     22.02% |       12419      7.14%     29.16% |        3415      1.96%     31.12% |         175      0.10%     31.23% |         175      0.10%     31.33% |        4064      2.34%     33.66% |       22341     12.84%     46.51% |        3331      1.91%     48.42% |       12757      7.33%     55.75% |       13607      7.82%     63.58% |       14317      8.23%     71.81% |       22686     13.04%     84.85% |       13455      7.74%     92.59% |       12897      7.41%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       173945                      
system.ruby.L1Cache_Controller.IM.Ack    |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25      2.36%      2.36% |          27      2.55%      4.91% |          23      2.17%      7.08% |          26      2.46%      9.54% |          27      2.55%     12.09% |         350     33.05%     45.14% |         350     33.05%     78.19% |          23      2.17%     80.36% |          27      2.55%     82.91% |          25      2.36%     85.27% |          27      2.55%     87.82% |          26      2.46%     90.27% |          26      2.46%     92.73% |          26      2.46%     95.18% |          26      2.46%     97.64% |          25      2.36%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1059                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       68279      8.55%      8.55% |       28300      3.54%     12.09% |       49195      6.16%     18.25% |       68420      8.57%     26.82% |      100116     12.54%     39.36% |           0      0.00%     39.36% |           0      0.00%     39.36% |       81178     10.16%     49.52% |       68847      8.62%     58.14% |       18186      2.28%     60.42% |       88790     11.12%     71.54% |       39515      4.95%     76.49% |       29950      3.75%     80.24% |       68898      8.63%     88.86% |       39359      4.93%     93.79% |       49582      6.21%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       798615                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1616      5.94%      5.94% |        1519      5.58%     11.52% |        1772      6.51%     18.03% |        1358      4.99%     23.02% |        1715      6.30%     29.32% |        1448      5.32%     34.64% |        1497      5.50%     40.14% |        1410      5.18%     45.32% |        1508      5.54%     50.86% |        1293      4.75%     55.61% |        1435      5.27%     60.88% |        1432      5.26%     66.14% |        1387      5.10%     71.23% |        1439      5.29%     76.52% |        4932     18.12%     94.64% |        1459      5.36%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27220                      
system.ruby.L2Cache_Controller.L1_GETS   |       39974      6.23%      6.23% |       39886      6.22%     12.45% |       39503      6.16%     18.61% |       40105      6.25%     24.86% |       39495      6.16%     31.02% |       39540      6.16%     37.18% |       39711      6.19%     43.37% |       39971      6.23%     49.60% |       40181      6.26%     55.86% |       39694      6.19%     62.05% |       41222      6.43%     68.48% |       40613      6.33%     74.81% |       41233      6.43%     81.24% |       40746      6.35%     87.59% |       40215      6.27%     93.86% |       39414      6.14%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       641503                      
system.ruby.L2Cache_Controller.L1_GETX   |       10764      6.18%      6.18% |       10922      6.27%     12.44% |       10979      6.30%     18.74% |       10955      6.29%     25.03% |       10885      6.25%     31.27% |       10787      6.19%     37.46% |       10747      6.17%     43.63% |       10921      6.27%     49.89% |       10776      6.18%     56.08% |       10798      6.20%     62.27% |       11408      6.55%     68.82% |       10728      6.16%     74.97% |       11314      6.49%     81.46% |       10691      6.13%     87.60% |       10774      6.18%     93.78% |       10841      6.22%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       174290                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49730      6.23%      6.23% |       49800      6.24%     12.46% |       49420      6.19%     18.65% |       49996      6.26%     24.91% |       49319      6.18%     31.09% |       49207      6.16%     37.25% |       49338      6.18%     43.43% |       49775      6.23%     49.66% |       49842      6.24%     55.90% |       49365      6.18%     62.08% |       51519      6.45%     68.53% |       50231      6.29%     74.82% |       51485      6.45%     81.27% |       50357      6.31%     87.57% |       49981      6.26%     93.83% |       49250      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       798615                      
system.ruby.L2Cache_Controller.L2_Replacement |        4541      6.38%      6.38% |        4445      6.24%     12.62% |        4397      6.18%     18.80% |        4488      6.30%     25.10% |        4366      6.13%     31.23% |        4369      6.14%     37.37% |        4460      6.26%     43.63% |        4402      6.18%     49.81% |        4487      6.30%     56.12% |        4341      6.10%     62.21% |        4410      6.19%     68.41% |        4437      6.23%     74.64% |        4524      6.35%     80.99% |        4498      6.32%     87.31% |        4546      6.38%     93.69% |        4490      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        71201                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3684      6.24%      6.24% |        3648      6.18%     12.42% |        3610      6.11%     18.53% |        3664      6.21%     24.74% |        3636      6.16%     30.89% |        3710      6.28%     37.18% |        3677      6.23%     43.40% |        3711      6.28%     49.69% |        3825      6.48%     56.17% |        3510      5.94%     62.11% |        3650      6.18%     68.29% |        3696      6.26%     74.55% |        3755      6.36%     80.91% |        3757      6.36%     87.27% |        3811      6.45%     93.73% |        3705      6.27%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        59049                      
system.ruby.L2Cache_Controller.Mem_Data  |       40119      6.26%      6.26% |       39950      6.24%     12.50% |       39875      6.22%     18.72% |       40047      6.25%     24.98% |       39827      6.22%     31.19% |       39991      6.24%     37.44% |       40030      6.25%     43.68% |       40048      6.25%     49.94% |       40225      6.28%     56.22% |       39723      6.20%     62.42% |       39964      6.24%     68.66% |       40029      6.25%     74.90% |       40192      6.27%     81.18% |       40207      6.28%     87.45% |       40275      6.29%     93.74% |       40089      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       640591                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8225      6.31%      6.31% |        8093      6.21%     12.53% |        8007      6.15%     18.68% |        8152      6.26%     24.93% |        8002      6.14%     31.08% |        8079      6.20%     37.28% |        8137      6.25%     43.53% |        8113      6.23%     49.76% |        8312      6.38%     56.14% |        7851      6.03%     62.17% |        8060      6.19%     68.35% |        8133      6.24%     74.60% |        8279      6.36%     80.95% |        8255      6.34%     87.29% |        8357      6.42%     93.71% |        8195      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       130250                      
system.ruby.L2Cache_Controller.WB_Data   |          98      4.51%      4.51% |          93      4.28%      8.79% |         123      5.66%     14.46% |         116      5.34%     19.80% |         127      5.85%     25.64% |         172      7.92%     33.56% |         162      7.46%     41.02% |         169      7.78%     48.80% |         159      7.32%     56.12% |         161      7.41%     63.54% |         165      7.60%     71.13% |         151      6.95%     78.08% |         142      6.54%     84.62% |         135      6.22%     90.84% |          99      4.56%     95.40% |         100      4.60%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2172                      
system.ruby.L2Cache_Controller.Ack       |           1      2.78%      2.78% |           1      2.78%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           0      0.00%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           5     13.89%     47.22% |           3      8.33%     55.56% |           3      8.33%     63.89% |           4     11.11%     75.00% |           2      5.56%     80.56% |           3      8.33%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.Ack::total           36                      
system.ruby.L2Cache_Controller.Ack_all   |         643      6.30%      6.30% |         663      6.50%     12.80% |         687      6.73%     19.54% |         604      5.92%     25.46% |         648      6.35%     31.81% |         693      6.79%     38.60% |         671      6.58%     45.18% |         619      6.07%     51.24% |         685      6.71%     57.96% |         542      5.31%     63.27% |         575      5.64%     68.91% |         635      6.22%     75.13% |         622      6.10%     81.23% |         608      5.96%     87.19% |         692      6.78%     93.97% |         615      6.03%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10202                      
system.ruby.L2Cache_Controller.Unblock   |          70      4.00%      4.00% |          70      4.00%      7.99% |          98      5.59%     13.58% |          98      5.59%     19.18% |          98      5.59%     24.77% |         140      7.99%     32.76% |         140      7.99%     40.75% |         140      7.99%     48.74% |         136      7.76%     56.51% |         136      7.76%     64.27% |         132      7.53%     71.80% |         130      7.42%     79.22% |         112      6.39%     85.62% |         112      6.39%     92.01% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1752                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50696      6.22%      6.22% |       50766      6.23%     12.45% |       50412      6.19%     18.64% |       50990      6.26%     24.90% |       50310      6.18%     31.08% |       50243      6.17%     37.24% |       50374      6.18%     43.43% |       50808      6.24%     49.66% |       50866      6.24%     55.91% |       50398      6.19%     62.09% |       52554      6.45%     68.54% |       51267      6.29%     74.84% |       52491      6.44%     81.28% |       51364      6.30%     87.58% |       50947      6.25%     93.84% |       50213      6.16%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       814699                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1370      6.45%      6.45% |        1368      6.44%     12.88% |        1497      7.04%     19.93% |        1291      6.07%     26.00% |        1355      6.38%     32.38% |        1337      6.29%     38.67% |        1284      6.04%     44.71% |        1296      6.10%     50.81% |        1362      6.41%     57.22% |        1167      5.49%     62.71% |        1249      5.88%     68.58% |        1269      5.97%     74.55% |        1237      5.82%     80.37% |        1303      6.13%     86.51% |        1521      7.16%     93.66% |        1347      6.34%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21253                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29305      6.27%      6.27% |       29059      6.21%     12.48% |       28826      6.16%     18.65% |       29231      6.25%     24.90% |       28950      6.19%     31.09% |       29153      6.23%     37.33% |       29225      6.25%     43.58% |       29240      6.25%     49.83% |       29401      6.29%     56.12% |       29124      6.23%     62.35% |       29241      6.25%     68.60% |       29328      6.27%     74.87% |       29517      6.31%     81.18% |       29425      6.29%     87.48% |       29279      6.26%     93.74% |       29273      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       467577                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9444      6.22%      6.22% |        9523      6.27%     12.50% |        9552      6.29%     18.79% |        9525      6.28%     25.07% |        9522      6.27%     31.34% |        9501      6.26%     37.60% |        9521      6.27%     43.88% |        9512      6.27%     50.14% |        9462      6.23%     56.38% |        9432      6.22%     62.59% |        9474      6.24%     68.84% |        9432      6.22%     75.05% |        9438      6.22%     81.27% |        9479      6.25%     87.52% |        9475      6.24%     93.76% |        9469      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       151761                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         232      3.92%      3.92% |         151      2.55%      6.48% |         275      4.65%     11.13% |          67      1.13%     12.27% |         360      6.09%     18.36% |         111      1.88%     20.23% |         213      3.60%     23.84% |         114      1.93%     25.77% |         132      2.23%     28.00% |         112      1.89%     29.89% |         186      3.15%     33.04% |         163      2.76%     35.80% |         150      2.54%     38.34% |         136      2.30%     40.64% |        3397     57.47%     98.11% |         112      1.89%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5911                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          11     19.64%     44.64% |          14     25.00%     69.64% |           0      0.00%     69.64% |           0      0.00%     69.64% |           0      0.00%     69.64% |          17     30.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           56                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.99%      3.99% |          14      3.99%      7.98% |          28      7.98%     15.95% |          28      7.98%     23.93% |          28      7.98%     31.91% |          28      7.98%     39.89% |          28      7.98%     47.86% |          28      7.98%     55.84% |          26      7.41%     63.25% |          26      7.41%     70.66% |          24      6.84%     77.49% |          23      6.55%     84.05% |          14      3.99%     88.03% |          14      3.99%     92.02% |          14      3.99%     96.01% |          14      3.99%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          351                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      2.78%      2.78% |           1      2.78%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           0      0.00%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           5     13.89%     47.22% |           3      8.33%     55.56% |           3      8.33%     63.89% |           4     11.11%     75.00% |           2      5.56%     80.56% |           3      8.33%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           36                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         633      6.28%      6.28% |         660      6.55%     12.83% |         681      6.76%     19.58% |         596      5.91%     25.50% |         644      6.39%     31.88% |         683      6.78%     38.66% |         662      6.57%     45.23% |         608      6.03%     51.26% |         674      6.69%     57.95% |         535      5.31%     63.25% |         562      5.58%     68.83% |         627      6.22%     75.05% |         611      6.06%     81.11% |         604      5.99%     87.10% |         687      6.82%     93.92% |         613      6.08%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        10080                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10599      6.16%      6.16% |       10757      6.25%     12.41% |       10565      6.14%     18.55% |       10776      6.26%     24.81% |       10447      6.07%     30.88% |       10247      5.95%     36.83% |       10346      6.01%     42.84% |       10591      6.15%     48.99% |       10633      6.18%     55.17% |       10420      6.05%     61.23% |       11849      6.88%     68.11% |       11155      6.48%     74.59% |       11604      6.74%     81.33% |       11192      6.50%     87.84% |       10866      6.31%     94.15% |       10071      5.85%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       172118                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1306      5.89%      5.89% |        1385      6.25%     12.14% |        1399      6.31%     18.45% |        1402      6.33%     24.78% |        1335      6.02%     30.80% |        1258      5.68%     36.48% |        1198      5.40%     41.88% |        1381      6.23%     48.11% |        1286      5.80%     53.91% |        1338      6.04%     59.95% |        1906      8.60%     68.55% |        1268      5.72%     74.27% |        1862      8.40%     82.67% |        1198      5.40%     88.08% |        1285      5.80%     93.87% |        1358      6.13%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        22165                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4529      6.37%      6.37% |        4439      6.25%     12.62% |        4385      6.17%     18.79% |        4479      6.30%     25.09% |        4359      6.13%     31.23% |        4357      6.13%     37.36% |        4449      6.26%     43.62% |        4393      6.18%     49.80% |        4475      6.30%     56.10% |        4332      6.10%     62.19% |        4398      6.19%     68.38% |        4428      6.23%     74.62% |        4512      6.35%     80.96% |        4497      6.33%     87.29% |        4542      6.39%     93.68% |        4488      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        71062                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3025      6.23%      6.23% |        2968      6.11%     12.34% |        2910      5.99%     18.33% |        3051      6.28%     24.61% |        2966      6.11%     30.72% |        2997      6.17%     36.89% |        2995      6.17%     43.06% |        3072      6.33%     49.38% |        3129      6.44%     55.83% |        2952      6.08%     61.91% |        3054      6.29%     68.19% |        3049      6.28%     74.47% |        3115      6.41%     80.89% |        3127      6.44%     87.32% |        3094      6.37%     93.70% |        3062      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        48566                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      4.00%      4.00% |          70      4.00%      7.99% |          98      5.59%     13.58% |          98      5.59%     19.18% |          98      5.59%     24.77% |         140      7.99%     32.76% |         140      7.99%     40.75% |         140      7.99%     48.74% |         136      7.76%     56.51% |         136      7.76%     64.27% |         132      7.53%     71.80% |         130      7.42%     79.22% |         112      6.39%     85.62% |         112      6.39%     92.01% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1752                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           2     15.38%     30.77% |           4     30.77%     61.54% |           5     38.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49730      6.23%      6.23% |       49800      6.24%     12.46% |       49420      6.19%     18.65% |       49996      6.26%     24.91% |       49319      6.18%     31.09% |       49207      6.16%     37.25% |       49338      6.18%     43.43% |       49775      6.23%     49.66% |       49842      6.24%     55.90% |       49365      6.18%     62.08% |       51519      6.45%     68.53% |       50231      6.29%     74.82% |       51485      6.45%     81.27% |       50357      6.31%     87.57% |       49981      6.26%     93.83% |       49250      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       798615                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |          11     10.68%     10.68% |           5      4.85%     15.53% |          11     10.68%     26.21% |           6      5.83%     32.04% |           7      6.80%     38.83% |           9      8.74%     47.57% |           8      7.77%     55.34% |           4      3.88%     59.22% |           9      8.74%     67.96% |           6      5.83%     73.79% |           8      7.77%     81.55% |           7      6.80%     88.35% |           9      8.74%     97.09% |           0      0.00%     97.09% |           3      2.91%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          103                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          26      6.45%      6.45% |          20      4.96%     11.41% |          19      4.71%     16.13% |          17      4.22%     20.35% |          26      6.45%     26.80% |          30      7.44%     34.24% |          20      4.96%     39.21% |          31      7.69%     46.90% |          22      5.46%     52.36% |          23      5.71%     58.06% |          34      8.44%     66.50% |          20      4.96%     71.46% |          29      7.20%     78.66% |          26      6.45%     85.11% |          30      7.44%     92.56% |          30      7.44%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          403                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8225      6.31%      6.31% |        8093      6.21%     12.53% |        8007      6.15%     18.68% |        8152      6.26%     24.93% |        8002      6.14%     31.08% |        8079      6.20%     37.28% |        8137      6.25%     43.53% |        8113      6.23%     49.76% |        8312      6.38%     56.14% |        7851      6.03%     62.17% |        8060      6.19%     68.35% |        8133      6.24%     74.60% |        8279      6.36%     80.95% |        8255      6.34%     87.29% |        8357      6.42%     93.71% |        8195      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       130250                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           3      8.11%      8.11% |           3      8.11%     16.22% |           6     16.22%     32.43% |           2      5.41%     37.84% |           4     10.81%     48.65% |           3      8.11%     56.76% |           3      8.11%     64.86% |           1      2.70%     67.57% |           2      5.41%     72.97% |           3      8.11%     81.08% |           2      5.41%     86.49% |           3      8.11%     94.59% |           2      5.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           37                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           8     12.12%     12.12% |           2      3.03%     15.15% |           5      7.58%     22.73% |           4      6.06%     28.79% |           3      4.55%     33.33% |           6      9.09%     42.42% |           5      7.58%     50.00% |           3      4.55%     54.55% |           7     10.61%     65.15% |           3      4.55%     69.70% |           6      9.09%     78.79% |           4      6.06%     84.85% |           7     10.61%     95.45% |           0      0.00%     95.45% |           3      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           66                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          25      6.53%      6.53% |          20      5.22%     11.75% |          19      4.96%     16.71% |          16      4.18%     20.89% |          25      6.53%     27.42% |          29      7.57%     34.99% |          19      4.96%     39.95% |          28      7.31%     47.26% |          21      5.48%     52.74% |          22      5.74%     58.49% |          31      8.09%     66.58% |          18      4.70%     71.28% |          28      7.31%     78.59% |          23      6.01%     84.60% |          29      7.57%     92.17% |          30      7.83%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          383                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      5.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           3     15.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           2     10.00%     75.00% |           1      5.00%     80.00% |           3     15.00%     95.00% |           1      5.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           20                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         633      6.28%      6.28% |         660      6.55%     12.83% |         681      6.76%     19.58% |         596      5.91%     25.50% |         644      6.39%     31.88% |         683      6.78%     38.66% |         662      6.57%     45.23% |         608      6.03%     51.26% |         674      6.69%     57.95% |         535      5.31%     63.25% |         562      5.58%     68.83% |         627      6.22%     75.05% |         611      6.06%     81.11% |         604      5.99%     87.10% |         687      6.82%     93.92% |         613      6.08%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        10080                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      2.78%      2.78% |           1      2.78%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           0      0.00%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           5     13.89%     47.22% |           3      8.33%     55.56% |           3      8.33%     63.89% |           4     11.11%     75.00% |           2      5.56%     80.56% |           3      8.33%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           36                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      2.78%      2.78% |           1      2.78%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           0      0.00%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           5     13.89%     47.22% |           3      8.33%     55.56% |           3      8.33%     63.89% |           4     11.11%     75.00% |           2      5.56%     80.56% |           3      8.33%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           36                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29305      6.27%      6.27% |       29059      6.21%     12.48% |       28826      6.16%     18.65% |       29231      6.25%     24.90% |       28950      6.19%     31.09% |       29153      6.23%     37.33% |       29225      6.25%     43.58% |       29240      6.25%     49.83% |       29401      6.29%     56.12% |       29124      6.23%     62.35% |       29241      6.25%     68.60% |       29328      6.27%     74.87% |       29517      6.31%     81.18% |       29425      6.29%     87.48% |       29279      6.26%     93.74% |       29273      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       467577                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1370      6.45%      6.45% |        1368      6.44%     12.88% |        1497      7.04%     19.93% |        1291      6.07%     26.00% |        1355      6.38%     32.38% |        1337      6.29%     38.67% |        1284      6.04%     44.71% |        1296      6.10%     50.81% |        1362      6.41%     57.22% |        1167      5.49%     62.71% |        1249      5.88%     68.58% |        1269      5.97%     74.55% |        1237      5.82%     80.37% |        1303      6.13%     86.51% |        1521      7.16%     93.66% |        1347      6.34%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21253                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9444      6.22%      6.22% |        9523      6.27%     12.50% |        9552      6.29%     18.79% |        9525      6.28%     25.07% |        9522      6.27%     31.34% |        9501      6.26%     37.60% |        9521      6.27%     43.88% |        9512      6.27%     50.14% |        9462      6.23%     56.38% |        9432      6.22%     62.59% |        9474      6.24%     68.84% |        9432      6.22%     75.05% |        9438      6.22%     81.27% |        9479      6.25%     87.52% |        9475      6.24%     93.76% |        9469      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       151761                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.89% |          70      6.57%     14.46% |          56      5.26%     19.72% |          56      5.26%     24.98% |          84      7.89%     32.86% |          84      7.89%     40.75% |          84      7.89%     48.64% |          82      7.70%     56.34% |          82      7.70%     64.04% |          80      7.51%     71.55% |          79      7.42%     78.97% |          70      6.57%     85.54% |          70      6.57%     92.11% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1065                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50654      6.23%      6.23% |       50724      6.23%     12.46% |       50342      6.19%     18.65% |       50934      6.26%     24.91% |       50254      6.18%     31.08% |       50159      6.16%     37.25% |       50290      6.18%     43.43% |       50724      6.23%     49.66% |       50784      6.24%     55.91% |       50316      6.18%     62.09% |       52474      6.45%     68.54% |       51188      6.29%     74.83% |       52421      6.44%     81.27% |       51294      6.30%     87.58% |       50905      6.26%     93.83% |       50171      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       813634                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.97%      3.97% |          69      3.97%      7.94% |          98      5.64%     13.59% |          98      5.64%     19.23% |          96      5.53%     24.76% |         139      8.00%     32.76% |         138      7.94%     40.70% |         137      7.89%     48.59% |         135      7.77%     56.36% |         136      7.83%     64.19% |         130      7.48%     71.68% |         129      7.43%     79.10% |         112      6.45%     85.55% |         111      6.39%     91.94% |          70      4.03%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1737                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      6.67%      6.67% |           1      6.67%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |           2     13.33%     26.67% |           1      6.67%     33.33% |           2     13.33%     46.67% |           3     20.00%     66.67% |           1      6.67%     73.33% |           0      0.00%     73.33% |           2     13.33%     86.67% |           1      6.67%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           15                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      6.67%      6.67% |           1      6.67%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |           2     13.33%     26.67% |           1      6.67%     33.33% |           2     13.33%     46.67% |           3     20.00%     66.67% |           1      6.67%     73.33% |           0      0.00%     73.33% |           2     13.33%     86.67% |           1      6.67%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           15                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.97%      3.97% |          69      3.97%      7.94% |          98      5.64%     13.59% |          98      5.64%     19.23% |          96      5.53%     24.76% |         139      8.00%     32.76% |         138      7.94%     40.70% |         137      7.89%     48.59% |         135      7.77%     56.36% |         136      7.83%     64.19% |         130      7.48%     71.68% |         129      7.43%     79.10% |         112      6.45%     85.55% |         111      6.39%     91.94% |          70      4.03%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1737                      

---------- End Simulation Statistics   ----------
