module PC(
    input clk, resetn, pc_write,
    input [31:0] pc_in, 
    output reg [31:0] pc_out 
);

    always @(posedge clk) begin
    if (resetn) 
        pc_out = 32'h00000000;
    else if (pc_write) // SÃ³ atualiza se pc_write estiver ativo
        pc_out = pc_in; 
    end


endmodule