
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d600  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013fe8  0800d7c0  0800d7c0  0001d7c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080217a8  080217a8  000401d8  2**0
                  CONTENTS
  4 .ARM          00000008  080217a8  080217a8  000317a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080217b0  080217b0  000401d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080217b0  080217b0  000317b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080217b4  080217b4  000317b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  080217b8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00062010  200001d8  08021990  000401d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200621e8  08021990  000421e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00040208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002383d  00000000  00000000  000402c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ff6  00000000  00000000  00063afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001650  00000000  00000000  00067af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001052  00000000  00000000  00069148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cd90  00000000  00000000  0006a19a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bb5e  00000000  00000000  00096f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00113363  00000000  00000000  000b2a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006fc8  00000000  00000000  001c5dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001ccdb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003135  00000000  00000000  001cce21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000d8  00000000  00000000  001cff56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800d7a8 	.word	0x0800d7a8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	0800d7a8 	.word	0x0800d7a8

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_frsub>:
 8000bf8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bfc:	e002      	b.n	8000c04 <__addsf3>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_fsub>:
 8000c00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c04 <__addsf3>:
 8000c04:	0042      	lsls	r2, r0, #1
 8000c06:	bf1f      	itttt	ne
 8000c08:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c0c:	ea92 0f03 	teqne	r2, r3
 8000c10:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c14:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c18:	d06a      	beq.n	8000cf0 <__addsf3+0xec>
 8000c1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c1e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c22:	bfc1      	itttt	gt
 8000c24:	18d2      	addgt	r2, r2, r3
 8000c26:	4041      	eorgt	r1, r0
 8000c28:	4048      	eorgt	r0, r1
 8000c2a:	4041      	eorgt	r1, r0
 8000c2c:	bfb8      	it	lt
 8000c2e:	425b      	neglt	r3, r3
 8000c30:	2b19      	cmp	r3, #25
 8000c32:	bf88      	it	hi
 8000c34:	4770      	bxhi	lr
 8000c36:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c4e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c52:	bf18      	it	ne
 8000c54:	4249      	negne	r1, r1
 8000c56:	ea92 0f03 	teq	r2, r3
 8000c5a:	d03f      	beq.n	8000cdc <__addsf3+0xd8>
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	fa41 fc03 	asr.w	ip, r1, r3
 8000c64:	eb10 000c 	adds.w	r0, r0, ip
 8000c68:	f1c3 0320 	rsb	r3, r3, #32
 8000c6c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c70:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__addsf3+0x78>
 8000c76:	4249      	negs	r1, r1
 8000c78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c7c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c80:	d313      	bcc.n	8000caa <__addsf3+0xa6>
 8000c82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c86:	d306      	bcc.n	8000c96 <__addsf3+0x92>
 8000c88:	0840      	lsrs	r0, r0, #1
 8000c8a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c8e:	f102 0201 	add.w	r2, r2, #1
 8000c92:	2afe      	cmp	r2, #254	; 0xfe
 8000c94:	d251      	bcs.n	8000d3a <__addsf3+0x136>
 8000c96:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9e:	bf08      	it	eq
 8000ca0:	f020 0001 	biceq.w	r0, r0, #1
 8000ca4:	ea40 0003 	orr.w	r0, r0, r3
 8000ca8:	4770      	bx	lr
 8000caa:	0049      	lsls	r1, r1, #1
 8000cac:	eb40 0000 	adc.w	r0, r0, r0
 8000cb0:	3a01      	subs	r2, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cb8:	d2ed      	bcs.n	8000c96 <__addsf3+0x92>
 8000cba:	fab0 fc80 	clz	ip, r0
 8000cbe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cc2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cc6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cca:	bfaa      	itet	ge
 8000ccc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd0:	4252      	neglt	r2, r2
 8000cd2:	4318      	orrge	r0, r3
 8000cd4:	bfbc      	itt	lt
 8000cd6:	40d0      	lsrlt	r0, r2
 8000cd8:	4318      	orrlt	r0, r3
 8000cda:	4770      	bx	lr
 8000cdc:	f092 0f00 	teq	r2, #0
 8000ce0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ce4:	bf06      	itte	eq
 8000ce6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cea:	3201      	addeq	r2, #1
 8000cec:	3b01      	subne	r3, #1
 8000cee:	e7b5      	b.n	8000c5c <__addsf3+0x58>
 8000cf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf8:	bf18      	it	ne
 8000cfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfe:	d021      	beq.n	8000d44 <__addsf3+0x140>
 8000d00:	ea92 0f03 	teq	r2, r3
 8000d04:	d004      	beq.n	8000d10 <__addsf3+0x10c>
 8000d06:	f092 0f00 	teq	r2, #0
 8000d0a:	bf08      	it	eq
 8000d0c:	4608      	moveq	r0, r1
 8000d0e:	4770      	bx	lr
 8000d10:	ea90 0f01 	teq	r0, r1
 8000d14:	bf1c      	itt	ne
 8000d16:	2000      	movne	r0, #0
 8000d18:	4770      	bxne	lr
 8000d1a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d1e:	d104      	bne.n	8000d2a <__addsf3+0x126>
 8000d20:	0040      	lsls	r0, r0, #1
 8000d22:	bf28      	it	cs
 8000d24:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d28:	4770      	bx	lr
 8000d2a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d2e:	bf3c      	itt	cc
 8000d30:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d34:	4770      	bxcc	lr
 8000d36:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d3a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d42:	4770      	bx	lr
 8000d44:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d48:	bf16      	itet	ne
 8000d4a:	4608      	movne	r0, r1
 8000d4c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d50:	4601      	movne	r1, r0
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	bf06      	itte	eq
 8000d56:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d5a:	ea90 0f01 	teqeq	r0, r1
 8000d5e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d62:	4770      	bx	lr

08000d64 <__aeabi_ui2f>:
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e004      	b.n	8000d74 <__aeabi_i2f+0x8>
 8000d6a:	bf00      	nop

08000d6c <__aeabi_i2f>:
 8000d6c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d70:	bf48      	it	mi
 8000d72:	4240      	negmi	r0, r0
 8000d74:	ea5f 0c00 	movs.w	ip, r0
 8000d78:	bf08      	it	eq
 8000d7a:	4770      	bxeq	lr
 8000d7c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d80:	4601      	mov	r1, r0
 8000d82:	f04f 0000 	mov.w	r0, #0
 8000d86:	e01c      	b.n	8000dc2 <__aeabi_l2f+0x2a>

08000d88 <__aeabi_ul2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	e00a      	b.n	8000dac <__aeabi_l2f+0x14>
 8000d96:	bf00      	nop

08000d98 <__aeabi_l2f>:
 8000d98:	ea50 0201 	orrs.w	r2, r0, r1
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000da4:	d502      	bpl.n	8000dac <__aeabi_l2f+0x14>
 8000da6:	4240      	negs	r0, r0
 8000da8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dac:	ea5f 0c01 	movs.w	ip, r1
 8000db0:	bf02      	ittt	eq
 8000db2:	4684      	moveq	ip, r0
 8000db4:	4601      	moveq	r1, r0
 8000db6:	2000      	moveq	r0, #0
 8000db8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dbc:	bf08      	it	eq
 8000dbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dc2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dc6:	fabc f28c 	clz	r2, ip
 8000dca:	3a08      	subs	r2, #8
 8000dcc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd0:	db10      	blt.n	8000df4 <__aeabi_l2f+0x5c>
 8000dd2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ddc:	f1c2 0220 	rsb	r2, r2, #32
 8000de0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000de4:	fa20 f202 	lsr.w	r2, r0, r2
 8000de8:	eb43 0002 	adc.w	r0, r3, r2
 8000dec:	bf08      	it	eq
 8000dee:	f020 0001 	biceq.w	r0, r0, #1
 8000df2:	4770      	bx	lr
 8000df4:	f102 0220 	add.w	r2, r2, #32
 8000df8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dfc:	f1c2 0220 	rsb	r2, r2, #32
 8000e00:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e04:	fa21 f202 	lsr.w	r2, r1, r2
 8000e08:	eb43 0002 	adc.w	r0, r3, r2
 8000e0c:	bf08      	it	eq
 8000e0e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ldivmod>:
 8000e14:	b97b      	cbnz	r3, 8000e36 <__aeabi_ldivmod+0x22>
 8000e16:	b972      	cbnz	r2, 8000e36 <__aeabi_ldivmod+0x22>
 8000e18:	2900      	cmp	r1, #0
 8000e1a:	bfbe      	ittt	lt
 8000e1c:	2000      	movlt	r0, #0
 8000e1e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000e22:	e006      	blt.n	8000e32 <__aeabi_ldivmod+0x1e>
 8000e24:	bf08      	it	eq
 8000e26:	2800      	cmpeq	r0, #0
 8000e28:	bf1c      	itt	ne
 8000e2a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000e2e:	f04f 30ff 	movne.w	r0, #4294967295
 8000e32:	f000 b9bb 	b.w	80011ac <__aeabi_idiv0>
 8000e36:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e3a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	db09      	blt.n	8000e56 <__aeabi_ldivmod+0x42>
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	db1a      	blt.n	8000e7c <__aeabi_ldivmod+0x68>
 8000e46:	f000 f84d 	bl	8000ee4 <__udivmoddi4>
 8000e4a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e52:	b004      	add	sp, #16
 8000e54:	4770      	bx	lr
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db1b      	blt.n	8000e98 <__aeabi_ldivmod+0x84>
 8000e60:	f000 f840 	bl	8000ee4 <__udivmoddi4>
 8000e64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e6c:	b004      	add	sp, #16
 8000e6e:	4240      	negs	r0, r0
 8000e70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e74:	4252      	negs	r2, r2
 8000e76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e7a:	4770      	bx	lr
 8000e7c:	4252      	negs	r2, r2
 8000e7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e82:	f000 f82f 	bl	8000ee4 <__udivmoddi4>
 8000e86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e8e:	b004      	add	sp, #16
 8000e90:	4240      	negs	r0, r0
 8000e92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e96:	4770      	bx	lr
 8000e98:	4252      	negs	r2, r2
 8000e9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e9e:	f000 f821 	bl	8000ee4 <__udivmoddi4>
 8000ea2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eaa:	b004      	add	sp, #16
 8000eac:	4252      	negs	r2, r2
 8000eae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_uldivmod>:
 8000eb4:	b953      	cbnz	r3, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb6:	b94a      	cbnz	r2, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	bf08      	it	eq
 8000ebc:	2800      	cmpeq	r0, #0
 8000ebe:	bf1c      	itt	ne
 8000ec0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ec4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec8:	f000 b970 	b.w	80011ac <__aeabi_idiv0>
 8000ecc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ed4:	f000 f806 	bl	8000ee4 <__udivmoddi4>
 8000ed8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee0:	b004      	add	sp, #16
 8000ee2:	4770      	bx	lr

08000ee4 <__udivmoddi4>:
 8000ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ee8:	9e08      	ldr	r6, [sp, #32]
 8000eea:	460d      	mov	r5, r1
 8000eec:	4604      	mov	r4, r0
 8000eee:	460f      	mov	r7, r1
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d14a      	bne.n	8000f8a <__udivmoddi4+0xa6>
 8000ef4:	428a      	cmp	r2, r1
 8000ef6:	4694      	mov	ip, r2
 8000ef8:	d965      	bls.n	8000fc6 <__udivmoddi4+0xe2>
 8000efa:	fab2 f382 	clz	r3, r2
 8000efe:	b143      	cbz	r3, 8000f12 <__udivmoddi4+0x2e>
 8000f00:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f04:	f1c3 0220 	rsb	r2, r3, #32
 8000f08:	409f      	lsls	r7, r3
 8000f0a:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0e:	4317      	orrs	r7, r2
 8000f10:	409c      	lsls	r4, r3
 8000f12:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000f16:	fa1f f58c 	uxth.w	r5, ip
 8000f1a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000f1e:	0c22      	lsrs	r2, r4, #16
 8000f20:	fb0e 7711 	mls	r7, lr, r1, r7
 8000f24:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000f28:	fb01 f005 	mul.w	r0, r1, r5
 8000f2c:	4290      	cmp	r0, r2
 8000f2e:	d90a      	bls.n	8000f46 <__udivmoddi4+0x62>
 8000f30:	eb1c 0202 	adds.w	r2, ip, r2
 8000f34:	f101 37ff 	add.w	r7, r1, #4294967295
 8000f38:	f080 811c 	bcs.w	8001174 <__udivmoddi4+0x290>
 8000f3c:	4290      	cmp	r0, r2
 8000f3e:	f240 8119 	bls.w	8001174 <__udivmoddi4+0x290>
 8000f42:	3902      	subs	r1, #2
 8000f44:	4462      	add	r2, ip
 8000f46:	1a12      	subs	r2, r2, r0
 8000f48:	b2a4      	uxth	r4, r4
 8000f4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f52:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f56:	fb00 f505 	mul.w	r5, r0, r5
 8000f5a:	42a5      	cmp	r5, r4
 8000f5c:	d90a      	bls.n	8000f74 <__udivmoddi4+0x90>
 8000f5e:	eb1c 0404 	adds.w	r4, ip, r4
 8000f62:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f66:	f080 8107 	bcs.w	8001178 <__udivmoddi4+0x294>
 8000f6a:	42a5      	cmp	r5, r4
 8000f6c:	f240 8104 	bls.w	8001178 <__udivmoddi4+0x294>
 8000f70:	4464      	add	r4, ip
 8000f72:	3802      	subs	r0, #2
 8000f74:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f78:	1b64      	subs	r4, r4, r5
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	b11e      	cbz	r6, 8000f86 <__udivmoddi4+0xa2>
 8000f7e:	40dc      	lsrs	r4, r3
 8000f80:	2300      	movs	r3, #0
 8000f82:	e9c6 4300 	strd	r4, r3, [r6]
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0xbc>
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	f000 80ed 	beq.w	800116e <__udivmoddi4+0x28a>
 8000f94:	2100      	movs	r1, #0
 8000f96:	e9c6 0500 	strd	r0, r5, [r6]
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa0:	fab3 f183 	clz	r1, r3
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	d149      	bne.n	800103c <__udivmoddi4+0x158>
 8000fa8:	42ab      	cmp	r3, r5
 8000faa:	d302      	bcc.n	8000fb2 <__udivmoddi4+0xce>
 8000fac:	4282      	cmp	r2, r0
 8000fae:	f200 80f8 	bhi.w	80011a2 <__udivmoddi4+0x2be>
 8000fb2:	1a84      	subs	r4, r0, r2
 8000fb4:	eb65 0203 	sbc.w	r2, r5, r3
 8000fb8:	2001      	movs	r0, #1
 8000fba:	4617      	mov	r7, r2
 8000fbc:	2e00      	cmp	r6, #0
 8000fbe:	d0e2      	beq.n	8000f86 <__udivmoddi4+0xa2>
 8000fc0:	e9c6 4700 	strd	r4, r7, [r6]
 8000fc4:	e7df      	b.n	8000f86 <__udivmoddi4+0xa2>
 8000fc6:	b902      	cbnz	r2, 8000fca <__udivmoddi4+0xe6>
 8000fc8:	deff      	udf	#255	; 0xff
 8000fca:	fab2 f382 	clz	r3, r2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f040 8090 	bne.w	80010f4 <__udivmoddi4+0x210>
 8000fd4:	1a8a      	subs	r2, r1, r2
 8000fd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fda:	fa1f fe8c 	uxth.w	lr, ip
 8000fde:	2101      	movs	r1, #1
 8000fe0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000fe4:	fb07 2015 	mls	r0, r7, r5, r2
 8000fe8:	0c22      	lsrs	r2, r4, #16
 8000fea:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000fee:	fb0e f005 	mul.w	r0, lr, r5
 8000ff2:	4290      	cmp	r0, r2
 8000ff4:	d908      	bls.n	8001008 <__udivmoddi4+0x124>
 8000ff6:	eb1c 0202 	adds.w	r2, ip, r2
 8000ffa:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ffe:	d202      	bcs.n	8001006 <__udivmoddi4+0x122>
 8001000:	4290      	cmp	r0, r2
 8001002:	f200 80cb 	bhi.w	800119c <__udivmoddi4+0x2b8>
 8001006:	4645      	mov	r5, r8
 8001008:	1a12      	subs	r2, r2, r0
 800100a:	b2a4      	uxth	r4, r4
 800100c:	fbb2 f0f7 	udiv	r0, r2, r7
 8001010:	fb07 2210 	mls	r2, r7, r0, r2
 8001014:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001018:	fb0e fe00 	mul.w	lr, lr, r0
 800101c:	45a6      	cmp	lr, r4
 800101e:	d908      	bls.n	8001032 <__udivmoddi4+0x14e>
 8001020:	eb1c 0404 	adds.w	r4, ip, r4
 8001024:	f100 32ff 	add.w	r2, r0, #4294967295
 8001028:	d202      	bcs.n	8001030 <__udivmoddi4+0x14c>
 800102a:	45a6      	cmp	lr, r4
 800102c:	f200 80bb 	bhi.w	80011a6 <__udivmoddi4+0x2c2>
 8001030:	4610      	mov	r0, r2
 8001032:	eba4 040e 	sub.w	r4, r4, lr
 8001036:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800103a:	e79f      	b.n	8000f7c <__udivmoddi4+0x98>
 800103c:	f1c1 0720 	rsb	r7, r1, #32
 8001040:	408b      	lsls	r3, r1
 8001042:	fa22 fc07 	lsr.w	ip, r2, r7
 8001046:	ea4c 0c03 	orr.w	ip, ip, r3
 800104a:	fa05 f401 	lsl.w	r4, r5, r1
 800104e:	fa20 f307 	lsr.w	r3, r0, r7
 8001052:	40fd      	lsrs	r5, r7
 8001054:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001058:	4323      	orrs	r3, r4
 800105a:	fbb5 f8f9 	udiv	r8, r5, r9
 800105e:	fa1f fe8c 	uxth.w	lr, ip
 8001062:	fb09 5518 	mls	r5, r9, r8, r5
 8001066:	0c1c      	lsrs	r4, r3, #16
 8001068:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800106c:	fb08 f50e 	mul.w	r5, r8, lr
 8001070:	42a5      	cmp	r5, r4
 8001072:	fa02 f201 	lsl.w	r2, r2, r1
 8001076:	fa00 f001 	lsl.w	r0, r0, r1
 800107a:	d90b      	bls.n	8001094 <__udivmoddi4+0x1b0>
 800107c:	eb1c 0404 	adds.w	r4, ip, r4
 8001080:	f108 3aff 	add.w	sl, r8, #4294967295
 8001084:	f080 8088 	bcs.w	8001198 <__udivmoddi4+0x2b4>
 8001088:	42a5      	cmp	r5, r4
 800108a:	f240 8085 	bls.w	8001198 <__udivmoddi4+0x2b4>
 800108e:	f1a8 0802 	sub.w	r8, r8, #2
 8001092:	4464      	add	r4, ip
 8001094:	1b64      	subs	r4, r4, r5
 8001096:	b29d      	uxth	r5, r3
 8001098:	fbb4 f3f9 	udiv	r3, r4, r9
 800109c:	fb09 4413 	mls	r4, r9, r3, r4
 80010a0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80010a4:	fb03 fe0e 	mul.w	lr, r3, lr
 80010a8:	45a6      	cmp	lr, r4
 80010aa:	d908      	bls.n	80010be <__udivmoddi4+0x1da>
 80010ac:	eb1c 0404 	adds.w	r4, ip, r4
 80010b0:	f103 35ff 	add.w	r5, r3, #4294967295
 80010b4:	d26c      	bcs.n	8001190 <__udivmoddi4+0x2ac>
 80010b6:	45a6      	cmp	lr, r4
 80010b8:	d96a      	bls.n	8001190 <__udivmoddi4+0x2ac>
 80010ba:	3b02      	subs	r3, #2
 80010bc:	4464      	add	r4, ip
 80010be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010c2:	fba3 9502 	umull	r9, r5, r3, r2
 80010c6:	eba4 040e 	sub.w	r4, r4, lr
 80010ca:	42ac      	cmp	r4, r5
 80010cc:	46c8      	mov	r8, r9
 80010ce:	46ae      	mov	lr, r5
 80010d0:	d356      	bcc.n	8001180 <__udivmoddi4+0x29c>
 80010d2:	d053      	beq.n	800117c <__udivmoddi4+0x298>
 80010d4:	b156      	cbz	r6, 80010ec <__udivmoddi4+0x208>
 80010d6:	ebb0 0208 	subs.w	r2, r0, r8
 80010da:	eb64 040e 	sbc.w	r4, r4, lr
 80010de:	fa04 f707 	lsl.w	r7, r4, r7
 80010e2:	40ca      	lsrs	r2, r1
 80010e4:	40cc      	lsrs	r4, r1
 80010e6:	4317      	orrs	r7, r2
 80010e8:	e9c6 7400 	strd	r7, r4, [r6]
 80010ec:	4618      	mov	r0, r3
 80010ee:	2100      	movs	r1, #0
 80010f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010f4:	f1c3 0120 	rsb	r1, r3, #32
 80010f8:	fa02 fc03 	lsl.w	ip, r2, r3
 80010fc:	fa20 f201 	lsr.w	r2, r0, r1
 8001100:	fa25 f101 	lsr.w	r1, r5, r1
 8001104:	409d      	lsls	r5, r3
 8001106:	432a      	orrs	r2, r5
 8001108:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800110c:	fa1f fe8c 	uxth.w	lr, ip
 8001110:	fbb1 f0f7 	udiv	r0, r1, r7
 8001114:	fb07 1510 	mls	r5, r7, r0, r1
 8001118:	0c11      	lsrs	r1, r2, #16
 800111a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800111e:	fb00 f50e 	mul.w	r5, r0, lr
 8001122:	428d      	cmp	r5, r1
 8001124:	fa04 f403 	lsl.w	r4, r4, r3
 8001128:	d908      	bls.n	800113c <__udivmoddi4+0x258>
 800112a:	eb1c 0101 	adds.w	r1, ip, r1
 800112e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001132:	d22f      	bcs.n	8001194 <__udivmoddi4+0x2b0>
 8001134:	428d      	cmp	r5, r1
 8001136:	d92d      	bls.n	8001194 <__udivmoddi4+0x2b0>
 8001138:	3802      	subs	r0, #2
 800113a:	4461      	add	r1, ip
 800113c:	1b49      	subs	r1, r1, r5
 800113e:	b292      	uxth	r2, r2
 8001140:	fbb1 f5f7 	udiv	r5, r1, r7
 8001144:	fb07 1115 	mls	r1, r7, r5, r1
 8001148:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800114c:	fb05 f10e 	mul.w	r1, r5, lr
 8001150:	4291      	cmp	r1, r2
 8001152:	d908      	bls.n	8001166 <__udivmoddi4+0x282>
 8001154:	eb1c 0202 	adds.w	r2, ip, r2
 8001158:	f105 38ff 	add.w	r8, r5, #4294967295
 800115c:	d216      	bcs.n	800118c <__udivmoddi4+0x2a8>
 800115e:	4291      	cmp	r1, r2
 8001160:	d914      	bls.n	800118c <__udivmoddi4+0x2a8>
 8001162:	3d02      	subs	r5, #2
 8001164:	4462      	add	r2, ip
 8001166:	1a52      	subs	r2, r2, r1
 8001168:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800116c:	e738      	b.n	8000fe0 <__udivmoddi4+0xfc>
 800116e:	4631      	mov	r1, r6
 8001170:	4630      	mov	r0, r6
 8001172:	e708      	b.n	8000f86 <__udivmoddi4+0xa2>
 8001174:	4639      	mov	r1, r7
 8001176:	e6e6      	b.n	8000f46 <__udivmoddi4+0x62>
 8001178:	4610      	mov	r0, r2
 800117a:	e6fb      	b.n	8000f74 <__udivmoddi4+0x90>
 800117c:	4548      	cmp	r0, r9
 800117e:	d2a9      	bcs.n	80010d4 <__udivmoddi4+0x1f0>
 8001180:	ebb9 0802 	subs.w	r8, r9, r2
 8001184:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001188:	3b01      	subs	r3, #1
 800118a:	e7a3      	b.n	80010d4 <__udivmoddi4+0x1f0>
 800118c:	4645      	mov	r5, r8
 800118e:	e7ea      	b.n	8001166 <__udivmoddi4+0x282>
 8001190:	462b      	mov	r3, r5
 8001192:	e794      	b.n	80010be <__udivmoddi4+0x1da>
 8001194:	4640      	mov	r0, r8
 8001196:	e7d1      	b.n	800113c <__udivmoddi4+0x258>
 8001198:	46d0      	mov	r8, sl
 800119a:	e77b      	b.n	8001094 <__udivmoddi4+0x1b0>
 800119c:	3d02      	subs	r5, #2
 800119e:	4462      	add	r2, ip
 80011a0:	e732      	b.n	8001008 <__udivmoddi4+0x124>
 80011a2:	4608      	mov	r0, r1
 80011a4:	e70a      	b.n	8000fbc <__udivmoddi4+0xd8>
 80011a6:	4464      	add	r4, ip
 80011a8:	3802      	subs	r0, #2
 80011aa:	e742      	b.n	8001032 <__udivmoddi4+0x14e>

080011ac <__aeabi_idiv0>:
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop

080011b0 <play_sound>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	e032      	b.n	8001222 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001240 <play_sound+0x90>
 80011ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ce:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80011d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d6:	4b1b      	ldr	r3, [pc, #108]	; (8001244 <play_sound+0x94>)
 80011d8:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 80011dc:	4b19      	ldr	r3, [pc, #100]	; (8001244 <play_sound+0x94>)
 80011de:	edd3 7a00 	vldr	s15, [r3]
 80011e2:	eeb0 0a67 	vmov.f32	s0, s15
 80011e6:	f009 f88f 	bl	800a308 <arm_sin_f32>
 80011ea:	eef0 7a40 	vmov.f32	s15, s0
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <play_sound+0x98>)
 80011f0:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <play_sound+0x98>)
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800124c <play_sound+0x9c>
 80011fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001202:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800124c <play_sound+0x9c>
 8001206:	ee77 7a87 	vadd.f32	s15, s15, s14
 800120a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800120e:	ee17 3a90 	vmov	r3, s15
 8001212:	b299      	uxth	r1, r3
 8001214:	4a0e      	ldr	r2, [pc, #56]	; (8001250 <play_sound+0xa0>)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3301      	adds	r3, #1
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b1d      	cmp	r3, #29
 8001226:	ddc9      	ble.n	80011bc <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8001228:	2300      	movs	r3, #0
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	231e      	movs	r3, #30
 800122e:	4a08      	ldr	r2, [pc, #32]	; (8001250 <play_sound+0xa0>)
 8001230:	2100      	movs	r1, #0
 8001232:	4808      	ldr	r0, [pc, #32]	; (8001254 <play_sound+0xa4>)
 8001234:	f002 fc80 	bl	8003b38 <HAL_DAC_Start_DMA>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40c90fdb 	.word	0x40c90fdb
 8001244:	20000438 	.word	0x20000438
 8001248:	20000434 	.word	0x20000434
 800124c:	44fff000 	.word	0x44fff000
 8001250:	2005f7bc 	.word	0x2005f7bc
 8001254:	200001f4 	.word	0x200001f4

08001258 <set_random_frequency>:


void set_random_frequency(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    //target_freq = 400 + (rand() % 1700);

	// Get random frequency in lena's voice range; 200-1200 Hz:
	target_freq = 200 + (rand() % 1000);
 800125e:	f009 fbd1 	bl	800aa04 <rand>
 8001262:	4602      	mov	r2, r0
 8001264:	4b30      	ldr	r3, [pc, #192]	; (8001328 <set_random_frequency+0xd0>)
 8001266:	fb83 1302 	smull	r1, r3, r3, r2
 800126a:	1199      	asrs	r1, r3, #6
 800126c:	17d3      	asrs	r3, r2, #31
 800126e:	1acb      	subs	r3, r1, r3
 8001270:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001274:	fb01 f303 	mul.w	r3, r1, r3
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	33c8      	adds	r3, #200	; 0xc8
 800127c:	461a      	mov	r2, r3
 800127e:	4b2b      	ldr	r3, [pc, #172]	; (800132c <set_random_frequency+0xd4>)
 8001280:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8001282:	4b2b      	ldr	r3, [pc, #172]	; (8001330 <set_random_frequency+0xd8>)
 8001284:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8001286:	4b29      	ldr	r3, [pc, #164]	; (800132c <set_random_frequency+0xd4>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4613      	mov	r3, r2
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	1a9b      	subs	r3, r3, r2
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8001294:	68fa      	ldr	r2, [r7, #12]
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	fbb2 f3f3 	udiv	r3, r2, r3
 800129c:	3b01      	subs	r3, #1
 800129e:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 80012a0:	4b24      	ldr	r3, [pc, #144]	; (8001334 <set_random_frequency+0xdc>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	6a1a      	ldr	r2, [r3, #32]
 80012a6:	f241 1311 	movw	r3, #4369	; 0x1111
 80012aa:	4013      	ands	r3, r2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d10f      	bne.n	80012d0 <set_random_frequency+0x78>
 80012b0:	4b20      	ldr	r3, [pc, #128]	; (8001334 <set_random_frequency+0xdc>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6a1a      	ldr	r2, [r3, #32]
 80012b6:	f240 4344 	movw	r3, #1092	; 0x444
 80012ba:	4013      	ands	r3, r2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d107      	bne.n	80012d0 <set_random_frequency+0x78>
 80012c0:	4b1c      	ldr	r3, [pc, #112]	; (8001334 <set_random_frequency+0xdc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <set_random_frequency+0xdc>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 0201 	bic.w	r2, r2, #1
 80012ce:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 80012d0:	4b18      	ldr	r3, [pc, #96]	; (8001334 <set_random_frequency+0xdc>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80012d8:	4a16      	ldr	r2, [pc, #88]	; (8001334 <set_random_frequency+0xdc>)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80012de:	4b15      	ldr	r3, [pc, #84]	; (8001334 <set_random_frequency+0xdc>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2200      	movs	r2, #0
 80012e4:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_TIM_ENABLE(&htim2);
 80012e6:	4b13      	ldr	r3, [pc, #76]	; (8001334 <set_random_frequency+0xdc>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <set_random_frequency+0xdc>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f042 0201 	orr.w	r2, r2, #1
 80012f4:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	ee07 3a90 	vmov	s15, r3
 80012fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	4613      	mov	r3, r2
 8001306:	011b      	lsls	r3, r3, #4
 8001308:	1a9b      	subs	r3, r3, r2
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001318:	4b07      	ldr	r3, [pc, #28]	; (8001338 <set_random_frequency+0xe0>)
 800131a:	edc3 7a00 	vstr	s15, [r3]
}
 800131e:	bf00      	nop
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	10624dd3 	.word	0x10624dd3
 800132c:	2005f7ac 	.word	0x2005f7ac
 8001330:	07270e00 	.word	0x07270e00
 8001334:	20000354 	.word	0x20000354
 8001338:	2005f7b0 	.word	0x2005f7b0

0800133c <analyze_frequency>:
//FFT:
float32_t analyze_frequency(int32_t* audio_data, uint32_t data_length) {
 800133c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001340:	f5ad 5d91 	sub.w	sp, sp, #4640	; 0x1220
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800134c:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8001350:	6018      	str	r0, [r3, #0]
 8001352:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001356:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 800135a:	6019      	str	r1, [r3, #0]
    // 1. Prepare data for FFT
    uint32_t samples_to_use = (data_length < FFT_LENGTH) ? data_length : FFT_LENGTH;
 800135c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001360:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800136a:	bf28      	it	cs
 800136c:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 8001370:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001374:	f102 0210 	add.w	r2, r2, #16
 8001378:	6013      	str	r3, [r2, #0]

    // Remove DC offset
    int64_t dc_offset = 0;
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	f507 5191 	add.w	r1, r7, #4640	; 0x1220
 8001386:	f101 0110 	add.w	r1, r1, #16
 800138a:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < samples_to_use; i++) {
 800138e:	2300      	movs	r3, #0
 8001390:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 8001394:	f102 020c 	add.w	r2, r2, #12
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	e02a      	b.n	80013f2 <analyze_frequency+0xb6>
        dc_offset += audio_data[i];
 800139c:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80013a0:	f103 030c 	add.w	r3, r3, #12
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	f507 720e 	add.w	r2, r7, #568	; 0x238
 80013ac:	f5a2 7209 	sub.w	r2, r2, #548	; 0x224
 80013b0:	6812      	ldr	r2, [r2, #0]
 80013b2:	4413      	add	r3, r2
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	17da      	asrs	r2, r3, #31
 80013b8:	4698      	mov	r8, r3
 80013ba:	4691      	mov	r9, r2
 80013bc:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80013c0:	f103 0310 	add.w	r3, r3, #16
 80013c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c8:	eb12 0a08 	adds.w	sl, r2, r8
 80013cc:	eb43 0b09 	adc.w	fp, r3, r9
 80013d0:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80013d4:	f103 0310 	add.w	r3, r3, #16
 80013d8:	e9c3 ab00 	strd	sl, fp, [r3]
    for (int i = 0; i < samples_to_use; i++) {
 80013dc:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80013e0:	f103 030c 	add.w	r3, r3, #12
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	3301      	adds	r3, #1
 80013e8:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 80013ec:	f102 020c 	add.w	r2, r2, #12
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80013f6:	f103 030c 	add.w	r3, r3, #12
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001400:	f102 0210 	add.w	r2, r2, #16
 8001404:	6812      	ldr	r2, [r2, #0]
 8001406:	429a      	cmp	r2, r3
 8001408:	d8c8      	bhi.n	800139c <analyze_frequency+0x60>
    }
    dc_offset /= samples_to_use;
 800140a:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 800140e:	f103 0310 	add.w	r3, r3, #16
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2200      	movs	r2, #0
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	60fa      	str	r2, [r7, #12]
 800141a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800141e:	f507 5191 	add.w	r1, r7, #4640	; 0x1220
 8001422:	f101 0110 	add.w	r1, r1, #16
 8001426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800142a:	f7ff fcf3 	bl	8000e14 <__aeabi_ldivmod>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	f507 5191 	add.w	r1, r7, #4640	; 0x1220
 8001436:	f101 0110 	add.w	r1, r1, #16
 800143a:	e9c1 2300 	strd	r2, r3, [r1]
    static float32_t prev_output = 0.0f;
    static float32_t prev_input2 = 0.0f;
    static float32_t prev_output2 = 0.0f;

    // Two-stage high-pass filter for steeper cutoff
    float32_t alpha = 0.97f;  // More aggressive cutoff
 800143e:	4bc5      	ldr	r3, [pc, #788]	; (8001754 <analyze_frequency+0x418>)
 8001440:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001444:	f102 020c 	add.w	r2, r2, #12
 8001448:	6013      	str	r3, [r2, #0]

    float32_t filtered[FFT_LENGTH];

    // First stage
    for (int i = 0; i < samples_to_use; i++) {
 800144a:	2300      	movs	r3, #0
 800144c:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 8001450:	f102 0208 	add.w	r2, r2, #8
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	e069      	b.n	800152c <analyze_frequency+0x1f0>
        float32_t current_input = (float32_t)(audio_data[i] - dc_offset);
 8001458:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 800145c:	f103 0308 	add.w	r3, r3, #8
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	f507 720e 	add.w	r2, r7, #568	; 0x238
 8001468:	f5a2 7209 	sub.w	r2, r2, #548	; 0x224
 800146c:	6812      	ldr	r2, [r2, #0]
 800146e:	4413      	add	r3, r2
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	17da      	asrs	r2, r3, #31
 8001474:	461c      	mov	r4, r3
 8001476:	4615      	mov	r5, r2
 8001478:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 800147c:	f103 0310 	add.w	r3, r3, #16
 8001480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001484:	1aa1      	subs	r1, r4, r2
 8001486:	6039      	str	r1, [r7, #0]
 8001488:	eb65 0303 	sbc.w	r3, r5, r3
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001492:	f7ff fc81 	bl	8000d98 <__aeabi_l2f>
 8001496:	4603      	mov	r3, r0
 8001498:	f507 528c 	add.w	r2, r7, #4480	; 0x1180
 800149c:	f102 0204 	add.w	r2, r2, #4
 80014a0:	6013      	str	r3, [r2, #0]
        filtered[i] = alpha * (prev_output + current_input - prev_input);
 80014a2:	4bad      	ldr	r3, [pc, #692]	; (8001758 <analyze_frequency+0x41c>)
 80014a4:	ed93 7a00 	vldr	s14, [r3]
 80014a8:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 80014ac:	f103 0304 	add.w	r3, r3, #4
 80014b0:	edd3 7a00 	vldr	s15, [r3]
 80014b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014b8:	4ba8      	ldr	r3, [pc, #672]	; (800175c <analyze_frequency+0x420>)
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014c2:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 80014c6:	f103 030c 	add.w	r3, r3, #12
 80014ca:	edd3 7a00 	vldr	s15, [r3]
 80014ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80014d6:	461a      	mov	r2, r3
 80014d8:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80014dc:	f103 0308 	add.w	r3, r3, #8
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	3bb4      	subs	r3, #180	; 0xb4
 80014e8:	edc3 7a00 	vstr	s15, [r3]
        prev_input = current_input;
 80014ec:	4a9b      	ldr	r2, [pc, #620]	; (800175c <analyze_frequency+0x420>)
 80014ee:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 80014f2:	f103 0304 	add.w	r3, r3, #4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	6013      	str	r3, [r2, #0]
        prev_output = filtered[i];
 80014fa:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80014fe:	461a      	mov	r2, r3
 8001500:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 8001504:	f103 0308 	add.w	r3, r3, #8
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	3bb4      	subs	r3, #180	; 0xb4
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a91      	ldr	r2, [pc, #580]	; (8001758 <analyze_frequency+0x41c>)
 8001514:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < samples_to_use; i++) {
 8001516:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 800151a:	f103 0308 	add.w	r3, r3, #8
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 8001526:	f102 0208 	add.w	r2, r2, #8
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 8001530:	f103 0308 	add.w	r3, r3, #8
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 800153a:	f102 0210 	add.w	r2, r2, #16
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d889      	bhi.n	8001458 <analyze_frequency+0x11c>
    }

    // Second stage - filter again for steeper rolloff
    for (int i = 0; i < samples_to_use; i++) {
 8001544:	2300      	movs	r3, #0
 8001546:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 800154a:	f102 0204 	add.w	r2, r2, #4
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	e055      	b.n	80015fe <analyze_frequency+0x2c2>
        float32_t current_input = filtered[i];
 8001552:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001556:	461a      	mov	r2, r3
 8001558:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 800155c:	f103 0304 	add.w	r3, r3, #4
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	3bb4      	subs	r3, #180	; 0xb4
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f507 528c 	add.w	r2, r7, #4480	; 0x1180
 800156e:	f102 0208 	add.w	r2, r2, #8
 8001572:	6013      	str	r3, [r2, #0]
        filtered[i] = alpha * (prev_output2 + current_input - prev_input2);
 8001574:	4b7a      	ldr	r3, [pc, #488]	; (8001760 <analyze_frequency+0x424>)
 8001576:	ed93 7a00 	vldr	s14, [r3]
 800157a:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 800157e:	f103 0308 	add.w	r3, r3, #8
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ee37 7a27 	vadd.f32	s14, s14, s15
 800158a:	4b76      	ldr	r3, [pc, #472]	; (8001764 <analyze_frequency+0x428>)
 800158c:	edd3 7a00 	vldr	s15, [r3]
 8001590:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001594:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001598:	f103 030c 	add.w	r3, r3, #12
 800159c:	edd3 7a00 	vldr	s15, [r3]
 80015a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015a4:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80015a8:	461a      	mov	r2, r3
 80015aa:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80015ae:	f103 0304 	add.w	r3, r3, #4
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	3bb4      	subs	r3, #180	; 0xb4
 80015ba:	edc3 7a00 	vstr	s15, [r3]
        prev_input2 = current_input;
 80015be:	4a69      	ldr	r2, [pc, #420]	; (8001764 <analyze_frequency+0x428>)
 80015c0:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 80015c4:	f103 0308 	add.w	r3, r3, #8
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6013      	str	r3, [r2, #0]
        prev_output2 = filtered[i];
 80015cc:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80015d0:	461a      	mov	r2, r3
 80015d2:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80015d6:	f103 0304 	add.w	r3, r3, #4
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	3bb4      	subs	r3, #180	; 0xb4
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a5e      	ldr	r2, [pc, #376]	; (8001760 <analyze_frequency+0x424>)
 80015e6:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < samples_to_use; i++) {
 80015e8:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80015ec:	f103 0304 	add.w	r3, r3, #4
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 80015f8:	f102 0204 	add.w	r2, r2, #4
 80015fc:	6013      	str	r3, [r2, #0]
 80015fe:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 8001602:	f103 0304 	add.w	r3, r3, #4
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 800160c:	f102 0210 	add.w	r2, r2, #16
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	429a      	cmp	r2, r3
 8001614:	d89d      	bhi.n	8001552 <analyze_frequency+0x216>
    }

    prev_input = 0.0f;
 8001616:	4b51      	ldr	r3, [pc, #324]	; (800175c <analyze_frequency+0x420>)
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
    prev_output = 0.0f;
 800161e:	4b4e      	ldr	r3, [pc, #312]	; (8001758 <analyze_frequency+0x41c>)
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
    prev_input2 = 0.0f;
 8001626:	4b4f      	ldr	r3, [pc, #316]	; (8001764 <analyze_frequency+0x428>)
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
    prev_output2 = 0.0f;
 800162e:	4b4c      	ldr	r3, [pc, #304]	; (8001760 <analyze_frequency+0x424>)
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	601a      	str	r2, [r3, #0]

    // 3. Apply Hamming window
    for (int i = 0; i < samples_to_use; i++) {
 8001636:	2300      	movs	r3, #0
 8001638:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e044      	b.n	80016ca <analyze_frequency+0x38e>
        float32_t window = 0.54f - 0.46f * arm_cos_f32(2.0f * PI * i / (FFT_LENGTH - 1));
 8001640:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	ee07 3a90 	vmov	s15, r3
 800164a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800164e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8001768 <analyze_frequency+0x42c>
 8001652:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001656:	eddf 6a45 	vldr	s13, [pc, #276]	; 800176c <analyze_frequency+0x430>
 800165a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800165e:	eeb0 0a47 	vmov.f32	s0, s14
 8001662:	f008 fe97 	bl	800a394 <arm_cos_f32>
 8001666:	eef0 7a40 	vmov.f32	s15, s0
 800166a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001770 <analyze_frequency+0x434>
 800166e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001672:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001774 <analyze_frequency+0x438>
 8001676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800167a:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 800167e:	f103 030c 	add.w	r3, r3, #12
 8001682:	edc3 7a00 	vstr	s15, [r3]
        fftInput[i] = filtered[i] * window;
 8001686:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800168a:	461a      	mov	r2, r3
 800168c:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	3bb4      	subs	r3, #180	; 0xb4
 8001698:	ed93 7a00 	vldr	s14, [r3]
 800169c:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 80016a0:	f103 030c 	add.w	r3, r3, #12
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ac:	4a32      	ldr	r2, [pc, #200]	; (8001778 <analyze_frequency+0x43c>)
 80016ae:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < samples_to_use; i++) {
 80016bc:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3301      	adds	r3, #1
 80016c4:	f507 5291 	add.w	r2, r7, #4640	; 0x1220
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	f507 5391 	add.w	r3, r7, #4640	; 0x1220
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 80016d4:	f102 0210 	add.w	r2, r2, #16
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d8b0      	bhi.n	8001640 <analyze_frequency+0x304>
    }

    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 80016de:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 80016e2:	f103 0310 	add.w	r3, r3, #16
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 80016ec:	f102 021c 	add.w	r2, r2, #28
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	e015      	b.n	8001720 <analyze_frequency+0x3e4>
        fftInput[i] = 0.0f;
 80016f4:	4a20      	ldr	r2, [pc, #128]	; (8001778 <analyze_frequency+0x43c>)
 80016f6:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80016fa:	f103 031c 	add.w	r3, r3, #28
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 800170a:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800170e:	f103 031c 	add.w	r3, r3, #28
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	3301      	adds	r3, #1
 8001716:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800171a:	f102 021c 	add.w	r2, r2, #28
 800171e:	6013      	str	r3, [r2, #0]
 8001720:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001724:	f103 031c 	add.w	r3, r3, #28
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800172e:	dbe1      	blt.n	80016f4 <analyze_frequency+0x3b8>
    }

    // 4. Perform Real FFT
    arm_rfft_fast_f32(&fftInstance, fftInput, fftOutput, 0);
 8001730:	2300      	movs	r3, #0
 8001732:	4a12      	ldr	r2, [pc, #72]	; (800177c <analyze_frequency+0x440>)
 8001734:	4910      	ldr	r1, [pc, #64]	; (8001778 <analyze_frequency+0x43c>)
 8001736:	4812      	ldr	r0, [pc, #72]	; (8001780 <analyze_frequency+0x444>)
 8001738:	f008 fa08 	bl	8009b4c <arm_rfft_fast_f32>

    // 5. Compute magnitude spectrum
    fftMagnitude[0] = 0;
 800173c:	4b11      	ldr	r3, [pc, #68]	; (8001784 <analyze_frequency+0x448>)
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
    for (int i = 1; i < FFT_LENGTH/2; i++) {
 8001744:	2301      	movs	r3, #1
 8001746:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800174a:	f102 0218 	add.w	r2, r2, #24
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	e066      	b.n	8001820 <analyze_frequency+0x4e4>
 8001752:	bf00      	nop
 8001754:	3f7851ec 	.word	0x3f7851ec
 8001758:	20062058 	.word	0x20062058
 800175c:	2006205c 	.word	0x2006205c
 8001760:	20062060 	.word	0x20062060
 8001764:	20062064 	.word	0x20062064
 8001768:	40c90fdb 	.word	0x40c90fdb
 800176c:	447fc000 	.word	0x447fc000
 8001770:	3eeb851f 	.word	0x3eeb851f
 8001774:	3f0a3d71 	.word	0x3f0a3d71
 8001778:	2005f840 	.word	0x2005f840
 800177c:	20060840 	.word	0x20060840
 8001780:	20062040 	.word	0x20062040
 8001784:	20061840 	.word	0x20061840
        float32_t real = fftOutput[2*i];
 8001788:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800178c:	f103 0318 	add.w	r3, r3, #24
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4a78      	ldr	r2, [pc, #480]	; (8001978 <analyze_frequency+0x63c>)
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f507 528c 	add.w	r2, r7, #4480	; 0x1180
 80017a0:	f102 0214 	add.w	r2, r2, #20
 80017a4:	6013      	str	r3, [r2, #0]
        float32_t imag = fftOutput[2*i + 1];
 80017a6:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80017aa:	f103 0318 	add.w	r3, r3, #24
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	3301      	adds	r3, #1
 80017b4:	4a70      	ldr	r2, [pc, #448]	; (8001978 <analyze_frequency+0x63c>)
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f507 528c 	add.w	r2, r7, #4480	; 0x1180
 80017c0:	f102 0210 	add.w	r2, r2, #16
 80017c4:	6013      	str	r3, [r2, #0]
        fftMagnitude[i] = sqrtf(real*real + imag*imag);
 80017c6:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 80017ca:	f103 0314 	add.w	r3, r3, #20
 80017ce:	edd3 7a00 	vldr	s15, [r3]
 80017d2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017d6:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 80017da:	f103 0310 	add.w	r3, r3, #16
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ea:	eeb0 0a67 	vmov.f32	s0, s15
 80017ee:	f00b ffb9 	bl	800d764 <sqrtf>
 80017f2:	eef0 7a40 	vmov.f32	s15, s0
 80017f6:	4a61      	ldr	r2, [pc, #388]	; (800197c <analyze_frequency+0x640>)
 80017f8:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80017fc:	f103 0318 	add.w	r3, r3, #24
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 1; i < FFT_LENGTH/2; i++) {
 800180a:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800180e:	f103 0318 	add.w	r3, r3, #24
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	3301      	adds	r3, #1
 8001816:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800181a:	f102 0218 	add.w	r2, r2, #24
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001824:	f103 0318 	add.w	r3, r3, #24
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800182e:	dbab      	blt.n	8001788 <analyze_frequency+0x44c>
    }

    // 6. Define search range - START AT 200Hz to avoid the 115-125Hz noise
    uint32_t min_bin = (uint32_t)(200.0f * FFT_LENGTH / SAMPLE_RATE);
 8001830:	2304      	movs	r3, #4
 8001832:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001836:	f102 0214 	add.w	r2, r2, #20
 800183a:	6013      	str	r3, [r2, #0]
    uint32_t max_bin = (uint32_t)(1500.0f * FFT_LENGTH / SAMPLE_RATE);
 800183c:	2322      	movs	r3, #34	; 0x22
 800183e:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001842:	f102 0210 	add.w	r2, r2, #16
 8001846:	6013      	str	r3, [r2, #0]

    if (min_bin < 2) min_bin = 2;
 8001848:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800184c:	f103 0314 	add.w	r3, r3, #20
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d805      	bhi.n	8001862 <analyze_frequency+0x526>
 8001856:	2302      	movs	r3, #2
 8001858:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800185c:	f102 0214 	add.w	r2, r2, #20
 8001860:	6013      	str	r3, [r2, #0]
    if (max_bin >= FFT_LENGTH/2) max_bin = FFT_LENGTH/2 - 1;
 8001862:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001866:	f103 0310 	add.w	r3, r3, #16
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001870:	d306      	bcc.n	8001880 <analyze_frequency+0x544>
 8001872:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001876:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800187a:	f102 0210 	add.w	r2, r2, #16
 800187e:	6013      	str	r3, [r2, #0]

    // 7. Find overall maximum
    float32_t max_magnitude = 0.0f;
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001888:	f102 020c 	add.w	r2, r2, #12
 800188c:	6013      	str	r3, [r2, #0]
    for (uint32_t i = min_bin; i <= max_bin; i++) {
 800188e:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001892:	f103 0314 	add.w	r3, r3, #20
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800189c:	f102 0208 	add.w	r2, r2, #8
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	e02d      	b.n	8001900 <analyze_frequency+0x5c4>
        if (fftMagnitude[i] > max_magnitude) {
 80018a4:	4a35      	ldr	r2, [pc, #212]	; (800197c <analyze_frequency+0x640>)
 80018a6:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80018aa:	f103 0308 	add.w	r3, r3, #8
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	edd3 7a00 	vldr	s15, [r3]
 80018b8:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80018bc:	f103 030c 	add.w	r3, r3, #12
 80018c0:	ed93 7a00 	vldr	s14, [r3]
 80018c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018cc:	d50d      	bpl.n	80018ea <analyze_frequency+0x5ae>
            max_magnitude = fftMagnitude[i];
 80018ce:	4a2b      	ldr	r2, [pc, #172]	; (800197c <analyze_frequency+0x640>)
 80018d0:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80018d4:	f103 0308 	add.w	r3, r3, #8
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 80018e4:	f102 020c 	add.w	r2, r2, #12
 80018e8:	6013      	str	r3, [r2, #0]
    for (uint32_t i = min_bin; i <= max_bin; i++) {
 80018ea:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80018ee:	f103 0308 	add.w	r3, r3, #8
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	3301      	adds	r3, #1
 80018f6:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 80018fa:	f102 0208 	add.w	r2, r2, #8
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001904:	f103 0308 	add.w	r3, r3, #8
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800190e:	f103 0310 	add.w	r3, r3, #16
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	429a      	cmp	r2, r3
 8001916:	d9c5      	bls.n	80018a4 <analyze_frequency+0x568>
        }
    }

    if (max_magnitude < 1000.0f) {
 8001918:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800191c:	f103 030c 	add.w	r3, r3, #12
 8001920:	edd3 7a00 	vldr	s15, [r3]
 8001924:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001980 <analyze_frequency+0x644>
 8001928:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001930:	d502      	bpl.n	8001938 <analyze_frequency+0x5fc>
        return 0.0f;
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	e3e1      	b.n	80020fc <analyze_frequency+0xdc0>
        float32_t magnitude;
        float32_t frequency;
    } Peak;

    Peak peaks[30];
    int peak_count = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 800193e:	f102 0204 	add.w	r2, r2, #4
 8001942:	6013      	str	r3, [r2, #0]
    float32_t threshold = max_magnitude * 0.15f;
 8001944:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001948:	f103 030c 	add.w	r3, r3, #12
 800194c:	edd3 7a00 	vldr	s15, [r3]
 8001950:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001984 <analyze_frequency+0x648>
 8001954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001958:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 800195c:	f103 0308 	add.w	r3, r3, #8
 8001960:	edc3 7a00 	vstr	s15, [r3]

    for (uint32_t i = min_bin + 1; i < max_bin - 1 && peak_count < 30; i++) {
 8001964:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001968:	f103 0314 	add.w	r3, r3, #20
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	3301      	adds	r3, #1
 8001970:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	e10a      	b.n	8001b8e <analyze_frequency+0x852>
 8001978:	20060840 	.word	0x20060840
 800197c:	20061840 	.word	0x20061840
 8001980:	447a0000 	.word	0x447a0000
 8001984:	3e19999a 	.word	0x3e19999a
        if (fftMagnitude[i] > threshold &&
 8001988:	4ad9      	ldr	r2, [pc, #868]	; (8001cf0 <analyze_frequency+0x9b4>)
 800198a:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	edd3 7a00 	vldr	s15, [r3]
 8001998:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 800199c:	f103 0308 	add.w	r3, r3, #8
 80019a0:	ed93 7a00 	vldr	s14, [r3]
 80019a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	f140 80e8 	bpl.w	8001b80 <analyze_frequency+0x844>
            fftMagnitude[i] > fftMagnitude[i-1] &&
 80019b0:	4acf      	ldr	r2, [pc, #828]	; (8001cf0 <analyze_frequency+0x9b4>)
 80019b2:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	ed93 7a00 	vldr	s14, [r3]
 80019c0:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	3b01      	subs	r3, #1
 80019c8:	4ac9      	ldr	r2, [pc, #804]	; (8001cf0 <analyze_frequency+0x9b4>)
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	edd3 7a00 	vldr	s15, [r3]
        if (fftMagnitude[i] > threshold &&
 80019d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019da:	f340 80d1 	ble.w	8001b80 <analyze_frequency+0x844>
            fftMagnitude[i] > fftMagnitude[i+1]) {
 80019de:	4ac4      	ldr	r2, [pc, #784]	; (8001cf0 <analyze_frequency+0x9b4>)
 80019e0:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	4413      	add	r3, r2
 80019ea:	ed93 7a00 	vldr	s14, [r3]
 80019ee:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	3301      	adds	r3, #1
 80019f6:	4abe      	ldr	r2, [pc, #760]	; (8001cf0 <analyze_frequency+0x9b4>)
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	edd3 7a00 	vldr	s15, [r3]
            fftMagnitude[i] > fftMagnitude[i-1] &&
 8001a00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	f340 80ba 	ble.w	8001b80 <analyze_frequency+0x844>

            // Parabolic interpolation
            float32_t y0 = fftMagnitude[i-1];
 8001a0c:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	4ab6      	ldr	r2, [pc, #728]	; (8001cf0 <analyze_frequency+0x9b4>)
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001a20:	f102 0204 	add.w	r2, r2, #4
 8001a24:	6013      	str	r3, [r2, #0]
            float32_t y1 = fftMagnitude[i];
 8001a26:	4ab2      	ldr	r2, [pc, #712]	; (8001cf0 <analyze_frequency+0x9b4>)
 8001a28:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001a38:	6013      	str	r3, [r2, #0]
            float32_t y2 = fftMagnitude[i+1];
 8001a3a:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	3301      	adds	r3, #1
 8001a42:	4aab      	ldr	r2, [pc, #684]	; (8001cf0 <analyze_frequency+0x9b4>)
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	4413      	add	r3, r2
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8001a4e:	f102 021c 	add.w	r2, r2, #28
 8001a52:	6013      	str	r3, [r2, #0]

            float32_t delta = 0.5f * (y2 - y0) / (2.0f * y1 - y2 - y0);
 8001a54:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001a58:	f103 031c 	add.w	r3, r3, #28
 8001a5c:	ed93 7a00 	vldr	s14, [r3]
 8001a60:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001a64:	f103 0304 	add.w	r3, r3, #4
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001a74:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001a78:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001a7c:	edd3 7a00 	vldr	s15, [r3]
 8001a80:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001a84:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001a88:	f103 031c 	add.w	r3, r3, #28
 8001a8c:	edd3 7a00 	vldr	s15, [r3]
 8001a90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a94:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001a98:	f103 0304 	add.w	r3, r3, #4
 8001a9c:	edd3 7a00 	vldr	s15, [r3]
 8001aa0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa8:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001aac:	f103 0318 	add.w	r3, r3, #24
 8001ab0:	edc3 7a00 	vstr	s15, [r3]
            float32_t freq = ((float32_t)i + delta) * SAMPLE_RATE / FFT_LENGTH;
 8001ab4:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	ee07 3a90 	vmov	s15, r3
 8001abe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ac2:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001ac6:	f103 0318 	add.w	r3, r3, #24
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad2:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001d08 <analyze_frequency+0x9cc>
 8001ad6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ada:	eddf 6a8c 	vldr	s13, [pc, #560]	; 8001d0c <analyze_frequency+0x9d0>
 8001ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae2:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001ae6:	f103 0314 	add.w	r3, r3, #20
 8001aea:	edc3 7a00 	vstr	s15, [r3]

            peaks[peak_count].bin = i;
 8001aee:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001af2:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001af6:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001afa:	f103 0304 	add.w	r3, r3, #4
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4613      	mov	r3, r2
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	4413      	add	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	440b      	add	r3, r1
 8001b0a:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	601a      	str	r2, [r3, #0]
            peaks[peak_count].magnitude = fftMagnitude[i];
 8001b12:	4a77      	ldr	r2, [pc, #476]	; (8001cf0 <analyze_frequency+0x9b4>)
 8001b14:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4413      	add	r3, r2
 8001b1e:	6819      	ldr	r1, [r3, #0]
 8001b20:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001b24:	f5a3 7007 	sub.w	r0, r3, #540	; 0x21c
 8001b28:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001b2c:	f103 0304 	add.w	r3, r3, #4
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4403      	add	r3, r0
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	6019      	str	r1, [r3, #0]
            peaks[peak_count].frequency = freq;
 8001b40:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001b44:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001b48:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001b4c:	f103 0304 	add.w	r3, r3, #4
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	4613      	mov	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	3308      	adds	r3, #8
 8001b5e:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8001b62:	f102 0214 	add.w	r2, r2, #20
 8001b66:	6812      	ldr	r2, [r2, #0]
 8001b68:	601a      	str	r2, [r3, #0]
            peak_count++;
 8001b6a:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001b6e:	f103 0304 	add.w	r3, r3, #4
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	3301      	adds	r3, #1
 8001b76:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001b7a:	f102 0204 	add.w	r2, r2, #4
 8001b7e:	6013      	str	r3, [r2, #0]
    for (uint32_t i = min_bin + 1; i < max_bin - 1 && peak_count < 30; i++) {
 8001b80:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	3301      	adds	r3, #1
 8001b88:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001b92:	f103 0310 	add.w	r3, r3, #16
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	f507 5290 	add.w	r2, r7, #4608	; 0x1200
 8001b9e:	6812      	ldr	r2, [r2, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d207      	bcs.n	8001bb4 <analyze_frequency+0x878>
 8001ba4:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001ba8:	f103 0304 	add.w	r3, r3, #4
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2b1d      	cmp	r3, #29
 8001bb0:	f77f aeea 	ble.w	8001988 <analyze_frequency+0x64c>
        }
    }

    if (peak_count == 0) {
 8001bb4:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001bb8:	f103 0304 	add.w	r3, r3, #4
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d102      	bne.n	8001bc8 <analyze_frequency+0x88c>
        return 0.0f;
 8001bc2:	f04f 0300 	mov.w	r3, #0
 8001bc6:	e299      	b.n	80020fc <analyze_frequency+0xdc0>
    }

    // 9. Score each peak - HEAVILY favor higher frequencies
    float32_t best_fundamental = 0.0f;
 8001bc8:	f04f 0300 	mov.w	r3, #0
 8001bcc:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001bd0:	f102 021c 	add.w	r2, r2, #28
 8001bd4:	6013      	str	r3, [r2, #0]
    float32_t best_score = 0.0f;
 8001bd6:	f04f 0300 	mov.w	r3, #0
 8001bda:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001bde:	f102 0218 	add.w	r2, r2, #24
 8001be2:	6013      	str	r3, [r2, #0]

    for (int i = 0; i < peak_count; i++) {
 8001be4:	2300      	movs	r3, #0
 8001be6:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001bea:	f102 0214 	add.w	r2, r2, #20
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	e272      	b.n	80020d8 <analyze_frequency+0xd9c>
        float32_t candidate = peaks[i].frequency;
 8001bf2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001bf6:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001bfa:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001bfe:	f103 0314 	add.w	r3, r3, #20
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3308      	adds	r3, #8
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8001c16:	f102 0210 	add.w	r2, r2, #16
 8001c1a:	6013      	str	r3, [r2, #0]
        float32_t score = 0.0f;
 8001c1c:	f04f 0300 	mov.w	r3, #0
 8001c20:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001c24:	f102 0210 	add.w	r2, r2, #16
 8001c28:	6013      	str	r3, [r2, #0]
        // STRONG frequency weighting - higher = much better
        // 200Hz: weight = 0.4
        // 500Hz: weight = 1.0
        // 1000Hz: weight = 2.0
        // 1500Hz: weight = 3.0
        float32_t frequency_weight = candidate / 500.0f;
 8001c2a:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001c2e:	f103 0310 	add.w	r3, r3, #16
 8001c32:	ed93 7a00 	vldr	s14, [r3]
 8001c36:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001cf4 <analyze_frequency+0x9b8>
 8001c3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c3e:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001c42:	f103 030c 	add.w	r3, r3, #12
 8001c46:	edc3 7a00 	vstr	s15, [r3]
        if (frequency_weight < 0.4f) frequency_weight = 0.4f;
 8001c4a:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001c4e:	f103 030c 	add.w	r3, r3, #12
 8001c52:	edd3 7a00 	vldr	s15, [r3]
 8001c56:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001cf8 <analyze_frequency+0x9bc>
 8001c5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c62:	d505      	bpl.n	8001c70 <analyze_frequency+0x934>
 8001c64:	4b25      	ldr	r3, [pc, #148]	; (8001cfc <analyze_frequency+0x9c0>)
 8001c66:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001c6a:	f102 020c 	add.w	r2, r2, #12
 8001c6e:	6013      	str	r3, [r2, #0]
        if (frequency_weight > 3.0f) frequency_weight = 3.0f;
 8001c70:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001c74:	f103 030c 	add.w	r3, r3, #12
 8001c78:	edd3 7a00 	vldr	s15, [r3]
 8001c7c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001c80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c88:	dd05      	ble.n	8001c96 <analyze_frequency+0x95a>
 8001c8a:	4b1d      	ldr	r3, [pc, #116]	; (8001d00 <analyze_frequency+0x9c4>)
 8001c8c:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001c90:	f102 020c 	add.w	r2, r2, #12
 8001c94:	6013      	str	r3, [r2, #0]

        score = peaks[i].magnitude * frequency_weight;
 8001c96:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001c9a:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001c9e:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001ca2:	f103 0314 	add.w	r3, r3, #20
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	edd3 7a00 	vldr	s15, [r3]
 8001cb8:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001cbc:	f103 030c 	add.w	r3, r3, #12
 8001cc0:	ed93 7a00 	vldr	s14, [r3]
 8001cc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cc8:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001ccc:	f103 0310 	add.w	r3, r3, #16
 8001cd0:	edc3 7a00 	vstr	s15, [r3]

        // Check if other peaks are SUBHARMONICS of this candidate
        int subharmonic_count = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001cda:	f102 0208 	add.w	r2, r2, #8
 8001cde:	6013      	str	r3, [r2, #0]
        for (int div = 2; div <= 4; div++) {
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001ce6:	f102 0204 	add.w	r2, r2, #4
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	e0ba      	b.n	8001e64 <analyze_frequency+0xb28>
 8001cee:	bf00      	nop
 8001cf0:	20061840 	.word	0x20061840
 8001cf4:	43fa0000 	.word	0x43fa0000
 8001cf8:	3ecccccd 	.word	0x3ecccccd
 8001cfc:	3ecccccd 	.word	0x3ecccccd
 8001d00:	40400000 	.word	0x40400000
 8001d04:	43480000 	.word	0x43480000
 8001d08:	472c4400 	.word	0x472c4400
 8001d0c:	44800000 	.word	0x44800000
 8001d10:	3e19999a 	.word	0x3e19999a
 8001d14:	3e99999a 	.word	0x3e99999a
            float32_t subharmonic_freq = candidate / (float32_t)div;
 8001d18:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001d1c:	f103 0304 	add.w	r3, r3, #4
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2a:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001d2e:	f103 0310 	add.w	r3, r3, #16
 8001d32:	edd3 6a00 	vldr	s13, [r3]
 8001d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d3a:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001d3e:	edc3 7a00 	vstr	s15, [r3]

            if (subharmonic_freq < 200.0f) continue;
 8001d42:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	ed1f 7a12 	vldr	s14, [pc, #-72]	; 8001d04 <analyze_frequency+0x9c8>
 8001d4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d56:	d479      	bmi.n	8001e4c <analyze_frequency+0xb10>

            for (int j = 0; j < peak_count; j++) {
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001d5e:	6013      	str	r3, [r2, #0]
 8001d60:	e069      	b.n	8001e36 <analyze_frequency+0xafa>
                if (i == j) continue;
 8001d62:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001d66:	f103 0314 	add.w	r3, r3, #20
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d057      	beq.n	8001e26 <analyze_frequency+0xaea>

                float32_t diff = fabsf(peaks[j].frequency - subharmonic_freq);
 8001d76:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001d7a:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001d7e:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4613      	mov	r3, r2
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	3308      	adds	r3, #8
 8001d90:	ed93 7a00 	vldr	s14, [r3]
 8001d94:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001da0:	eef0 7ae7 	vabs.f32	s15, s15
 8001da4:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 8001da8:	f103 031c 	add.w	r3, r3, #28
 8001dac:	edc3 7a00 	vstr	s15, [r3]
                float32_t tolerance = subharmonic_freq * 0.15f;
 8001db0:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001db4:	edd3 7a00 	vldr	s15, [r3]
 8001db8:	ed1f 7a2b 	vldr	s14, [pc, #-172]	; 8001d10 <analyze_frequency+0x9d4>
 8001dbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dc0:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 8001dc4:	f103 0318 	add.w	r3, r3, #24
 8001dc8:	edc3 7a00 	vstr	s15, [r3]

                if (diff < tolerance) {
 8001dcc:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 8001dd0:	f103 031c 	add.w	r3, r3, #28
 8001dd4:	ed93 7a00 	vldr	s14, [r3]
 8001dd8:	f507 538c 	add.w	r3, r7, #4480	; 0x1180
 8001ddc:	f103 0318 	add.w	r3, r3, #24
 8001de0:	edd3 7a00 	vldr	s15, [r3]
 8001de4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	d51c      	bpl.n	8001e28 <analyze_frequency+0xaec>
                    // Penalize heavily - this is probably not fundamental
                    score *= 0.5f;
 8001dee:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001df2:	f103 0310 	add.w	r3, r3, #16
 8001df6:	edd3 7a00 	vldr	s15, [r3]
 8001dfa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001dfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e02:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001e06:	f103 0310 	add.w	r3, r3, #16
 8001e0a:	edc3 7a00 	vstr	s15, [r3]
                    subharmonic_count++;
 8001e0e:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001e12:	f103 0308 	add.w	r3, r3, #8
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001e1e:	f102 0208 	add.w	r2, r2, #8
 8001e22:	6013      	str	r3, [r2, #0]
                    break;
 8001e24:	e013      	b.n	8001e4e <analyze_frequency+0xb12>
                if (i == j) continue;
 8001e26:	bf00      	nop
            for (int j = 0; j < peak_count; j++) {
 8001e28:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001e40:	f103 0304 	add.w	r3, r3, #4
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	db8b      	blt.n	8001d62 <analyze_frequency+0xa26>
 8001e4a:	e000      	b.n	8001e4e <analyze_frequency+0xb12>
            if (subharmonic_freq < 200.0f) continue;
 8001e4c:	bf00      	nop
        for (int div = 2; div <= 4; div++) {
 8001e4e:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001e52:	f103 0304 	add.w	r3, r3, #4
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 8001e5e:	f102 0204 	add.w	r2, r2, #4
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001e68:	f103 0304 	add.w	r3, r3, #4
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	f77f af52 	ble.w	8001d18 <analyze_frequency+0x9dc>
                }
            }
        }

        // Check for HARMONICS above this candidate
        int harmonic_count = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001e7a:	f102 021c 	add.w	r2, r2, #28
 8001e7e:	6013      	str	r3, [r2, #0]
        for (int h = 2; h <= 5; h++) {
 8001e80:	2302      	movs	r3, #2
 8001e82:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001e86:	f102 0218 	add.w	r2, r2, #24
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	e0d0      	b.n	8002030 <analyze_frequency+0xcf4>
            float32_t harmonic_freq = candidate * h;
 8001e8e:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001e92:	f103 0318 	add.w	r3, r3, #24
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	ee07 3a90 	vmov	s15, r3
 8001e9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ea0:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001ea4:	f103 0310 	add.w	r3, r3, #16
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb0:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001eb4:	f103 030c 	add.w	r3, r3, #12
 8001eb8:	edc3 7a00 	vstr	s15, [r3]

            if (harmonic_freq > (float32_t)max_bin * SAMPLE_RATE / FFT_LENGTH) {
 8001ebc:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 8001ec0:	f103 0310 	add.w	r3, r3, #16
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	ee07 3a90 	vmov	s15, r3
 8001eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ece:	ed1f 7a72 	vldr	s14, [pc, #-456]	; 8001d08 <analyze_frequency+0x9cc>
 8001ed2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ed6:	ed5f 6a73 	vldr	s13, [pc, #-460]	; 8001d0c <analyze_frequency+0x9d0>
 8001eda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ede:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001ee2:	f103 030c 	add.w	r3, r3, #12
 8001ee6:	ed93 7a00 	vldr	s14, [r3]
 8001eea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	f300 8091 	bgt.w	8002018 <analyze_frequency+0xcdc>
                continue;
            }

            for (int j = 0; j < peak_count; j++) {
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001efc:	f102 0214 	add.w	r2, r2, #20
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	e07b      	b.n	8001ffc <analyze_frequency+0xcc0>
                float32_t diff = fabsf(peaks[j].frequency - harmonic_freq);
 8001f04:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001f08:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001f0c:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001f10:	f103 0314 	add.w	r3, r3, #20
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	4613      	mov	r3, r2
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	3308      	adds	r3, #8
 8001f22:	ed93 7a00 	vldr	s14, [r3]
 8001f26:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001f2a:	f103 030c 	add.w	r3, r3, #12
 8001f2e:	edd3 7a00 	vldr	s15, [r3]
 8001f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f36:	eef0 7ae7 	vabs.f32	s15, s15
 8001f3a:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001f3e:	f103 0308 	add.w	r3, r3, #8
 8001f42:	edc3 7a00 	vstr	s15, [r3]
                float32_t tolerance = candidate * 0.15f;
 8001f46:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001f4a:	f103 0310 	add.w	r3, r3, #16
 8001f4e:	edd3 7a00 	vldr	s15, [r3]
 8001f52:	ed1f 7a91 	vldr	s14, [pc, #-580]	; 8001d10 <analyze_frequency+0x9d4>
 8001f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f5a:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001f5e:	f103 0304 	add.w	r3, r3, #4
 8001f62:	edc3 7a00 	vstr	s15, [r3]

                if (diff < tolerance) {
 8001f66:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001f6a:	f103 0308 	add.w	r3, r3, #8
 8001f6e:	ed93 7a00 	vldr	s14, [r3]
 8001f72:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8001f76:	f103 0304 	add.w	r3, r3, #4
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f86:	d52e      	bpl.n	8001fe6 <analyze_frequency+0xcaa>
                    score += peaks[j].magnitude * 0.3f;
 8001f88:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001f8c:	f5a3 7107 	sub.w	r1, r3, #540	; 0x21c
 8001f90:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001f94:	f103 0314 	add.w	r3, r3, #20
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	4413      	add	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	edd3 7a00 	vldr	s15, [r3]
 8001faa:	ed1f 7aa6 	vldr	s14, [pc, #-664]	; 8001d14 <analyze_frequency+0x9d8>
 8001fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb2:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001fb6:	f103 0310 	add.w	r3, r3, #16
 8001fba:	ed93 7a00 	vldr	s14, [r3]
 8001fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc2:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8001fc6:	f103 0310 	add.w	r3, r3, #16
 8001fca:	edc3 7a00 	vstr	s15, [r3]
                    harmonic_count++;
 8001fce:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001fd2:	f103 031c 	add.w	r3, r3, #28
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001fde:	f102 021c 	add.w	r2, r2, #28
 8001fe2:	6013      	str	r3, [r2, #0]
                    break;
 8001fe4:	e019      	b.n	800201a <analyze_frequency+0xcde>
            for (int j = 0; j < peak_count; j++) {
 8001fe6:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8001fea:	f103 0314 	add.w	r3, r3, #20
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 8001ff6:	f102 0214 	add.w	r2, r2, #20
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8002000:	f103 0314 	add.w	r3, r3, #20
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 800200a:	f103 0304 	add.w	r3, r3, #4
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	f6ff af77 	blt.w	8001f04 <analyze_frequency+0xbc8>
 8002016:	e000      	b.n	800201a <analyze_frequency+0xcde>
                continue;
 8002018:	bf00      	nop
        for (int h = 2; h <= 5; h++) {
 800201a:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 800201e:	f103 0318 	add.w	r3, r3, #24
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	3301      	adds	r3, #1
 8002026:	f507 528e 	add.w	r2, r7, #4544	; 0x11c0
 800202a:	f102 0218 	add.w	r2, r2, #24
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8002034:	f103 0318 	add.w	r3, r3, #24
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b05      	cmp	r3, #5
 800203c:	f77f af27 	ble.w	8001e8e <analyze_frequency+0xb52>
                }
            }
        }

        // Huge boost if we found harmonics and no subharmonics
        if (harmonic_count > 0 && subharmonic_count == 0) {
 8002040:	f507 538e 	add.w	r3, r7, #4544	; 0x11c0
 8002044:	f103 031c 	add.w	r3, r3, #28
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2b00      	cmp	r3, #0
 800204c:	dd14      	ble.n	8002078 <analyze_frequency+0xd3c>
 800204e:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8002052:	f103 0308 	add.w	r3, r3, #8
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10d      	bne.n	8002078 <analyze_frequency+0xd3c>
            score *= 2.0f;
 800205c:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8002060:	f103 0310 	add.w	r3, r3, #16
 8002064:	edd3 7a00 	vldr	s15, [r3]
 8002068:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800206c:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8002070:	f103 0310 	add.w	r3, r3, #16
 8002074:	edc3 7a00 	vstr	s15, [r3]
        }

        if (score > best_score) {
 8002078:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 800207c:	f103 0310 	add.w	r3, r3, #16
 8002080:	ed93 7a00 	vldr	s14, [r3]
 8002084:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 8002088:	f103 0318 	add.w	r3, r3, #24
 800208c:	edd3 7a00 	vldr	s15, [r3]
 8002090:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002098:	dd13      	ble.n	80020c2 <analyze_frequency+0xd86>
            best_score = score;
 800209a:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 800209e:	f103 0310 	add.w	r3, r3, #16
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 80020a8:	f102 0218 	add.w	r2, r2, #24
 80020ac:	6013      	str	r3, [r2, #0]
            best_fundamental = candidate;
 80020ae:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 80020b2:	f103 0310 	add.w	r3, r3, #16
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 80020bc:	f102 021c 	add.w	r2, r2, #28
 80020c0:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < peak_count; i++) {
 80020c2:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 80020c6:	f103 0314 	add.w	r3, r3, #20
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	3301      	adds	r3, #1
 80020ce:	f507 528f 	add.w	r2, r7, #4576	; 0x11e0
 80020d2:	f102 0214 	add.w	r2, r2, #20
 80020d6:	6013      	str	r3, [r2, #0]
 80020d8:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 80020dc:	f103 0314 	add.w	r3, r3, #20
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	f507 5390 	add.w	r3, r7, #4608	; 0x1200
 80020e6:	f103 0304 	add.w	r3, r3, #4
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	f6ff ad80 	blt.w	8001bf2 <analyze_frequency+0x8b6>
        }
    }

    return best_fundamental;
 80020f2:	f507 538f 	add.w	r3, r7, #4576	; 0x11e0
 80020f6:	f103 031c 	add.w	r3, r3, #28
 80020fa:	681b      	ldr	r3, [r3, #0]
}
 80020fc:	ee07 3a90 	vmov	s15, r3
 8002100:	eeb0 0a67 	vmov.f32	s0, s15
 8002104:	f507 5791 	add.w	r7, r7, #4640	; 0x1220
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002110 <debug_harmonic_analysis>:

// Add this debug function to see what the algorithm is thinking:
void debug_harmonic_analysis(void) {
 8002110:	b5b0      	push	{r4, r5, r7, lr}
 8002112:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
 8002116:	af04      	add	r7, sp, #16
    char msg[150];
    send_msg("\n=== Harmonic Analysis Debug ===\r\n");
 8002118:	48d7      	ldr	r0, [pc, #860]	; (8002478 <debug_harmonic_analysis+0x368>)
 800211a:	f000 fa41 	bl	80025a0 <send_msg>

    // Recompute to show scoring
    uint32_t min_bin = (uint32_t)(200.0f * FFT_LENGTH / SAMPLE_RATE);
 800211e:	2304      	movs	r3, #4
 8002120:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
    uint32_t max_bin = (uint32_t)(1200.0f * FFT_LENGTH / SAMPLE_RATE);
 8002124:	231b      	movs	r3, #27
 8002126:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c

    float32_t max_magnitude = 0.0f;
 800212a:	f04f 0300 	mov.w	r3, #0
 800212e:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
    for (uint32_t i = min_bin; i <= max_bin; i++) {
 8002132:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8002136:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 800213a:	e01a      	b.n	8002172 <debug_harmonic_analysis+0x62>
        if (fftMagnitude[i] > max_magnitude) {
 800213c:	4acf      	ldr	r2, [pc, #828]	; (800247c <debug_harmonic_analysis+0x36c>)
 800213e:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	edd3 7a00 	vldr	s15, [r3]
 800214a:	ed97 7a97 	vldr	s14, [r7, #604]	; 0x25c
 800214e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002156:	d507      	bpl.n	8002168 <debug_harmonic_analysis+0x58>
            max_magnitude = fftMagnitude[i];
 8002158:	4ac8      	ldr	r2, [pc, #800]	; (800247c <debug_harmonic_analysis+0x36c>)
 800215a:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
    for (uint32_t i = min_bin; i <= max_bin; i++) {
 8002168:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 800216c:	3301      	adds	r3, #1
 800216e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 8002172:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
 8002176:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 800217a:	429a      	cmp	r2, r3
 800217c:	d9de      	bls.n	800213c <debug_harmonic_analysis+0x2c>
        float32_t magnitude;
        float32_t frequency;
    } Peak;

    Peak peaks[30];
    int peak_count = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
    float32_t threshold = max_magnitude * 0.15f;
 8002184:	edd7 7a97 	vldr	s15, [r7, #604]	; 0x25c
 8002188:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8002494 <debug_harmonic_analysis+0x384>
 800218c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002190:	edc7 7a8a 	vstr	s15, [r7, #552]	; 0x228

    for (uint32_t i = min_bin + 1; i < max_bin - 1 && peak_count < 30; i++) {
 8002194:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8002198:	3301      	adds	r3, #1
 800219a:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
 800219e:	e0b9      	b.n	8002314 <debug_harmonic_analysis+0x204>
        if (fftMagnitude[i] > threshold &&
 80021a0:	4ab6      	ldr	r2, [pc, #728]	; (800247c <debug_harmonic_analysis+0x36c>)
 80021a2:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ed97 7a8a 	vldr	s14, [r7, #552]	; 0x228
 80021b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ba:	f140 80a6 	bpl.w	800230a <debug_harmonic_analysis+0x1fa>
            fftMagnitude[i] > fftMagnitude[i-1] &&
 80021be:	4aaf      	ldr	r2, [pc, #700]	; (800247c <debug_harmonic_analysis+0x36c>)
 80021c0:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	ed93 7a00 	vldr	s14, [r3]
 80021cc:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80021d0:	3b01      	subs	r3, #1
 80021d2:	4aaa      	ldr	r2, [pc, #680]	; (800247c <debug_harmonic_analysis+0x36c>)
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	edd3 7a00 	vldr	s15, [r3]
        if (fftMagnitude[i] > threshold &&
 80021dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e4:	f340 8091 	ble.w	800230a <debug_harmonic_analysis+0x1fa>
            fftMagnitude[i] > fftMagnitude[i+1]) {
 80021e8:	4aa4      	ldr	r2, [pc, #656]	; (800247c <debug_harmonic_analysis+0x36c>)
 80021ea:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	ed93 7a00 	vldr	s14, [r3]
 80021f6:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80021fa:	3301      	adds	r3, #1
 80021fc:	4a9f      	ldr	r2, [pc, #636]	; (800247c <debug_harmonic_analysis+0x36c>)
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	edd3 7a00 	vldr	s15, [r3]
            fftMagnitude[i] > fftMagnitude[i-1] &&
 8002206:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800220a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220e:	dd7c      	ble.n	800230a <debug_harmonic_analysis+0x1fa>

            float32_t y0 = fftMagnitude[i-1];
 8002210:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8002214:	3b01      	subs	r3, #1
 8002216:	4a99      	ldr	r2, [pc, #612]	; (800247c <debug_harmonic_analysis+0x36c>)
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
            float32_t y1 = fftMagnitude[i];
 8002222:	4a96      	ldr	r2, [pc, #600]	; (800247c <debug_harmonic_analysis+0x36c>)
 8002224:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
            float32_t y2 = fftMagnitude[i+1];
 8002232:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8002236:	3301      	adds	r3, #1
 8002238:	4a90      	ldr	r2, [pc, #576]	; (800247c <debug_harmonic_analysis+0x36c>)
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c

            float32_t delta = 0.5f * (y2 - y0) / (2.0f * y1 - y2 - y0);
 8002244:	ed97 7a87 	vldr	s14, [r7, #540]	; 0x21c
 8002248:	edd7 7a89 	vldr	s15, [r7, #548]	; 0x224
 800224c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002250:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002254:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002258:	edd7 7a88 	vldr	s15, [r7, #544]	; 0x220
 800225c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002260:	edd7 7a87 	vldr	s15, [r7, #540]	; 0x21c
 8002264:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002268:	edd7 7a89 	vldr	s15, [r7, #548]	; 0x224
 800226c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002270:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002274:	edc7 7a86 	vstr	s15, [r7, #536]	; 0x218
            float32_t freq = ((float32_t)i + delta) * SAMPLE_RATE / FFT_LENGTH;
 8002278:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800227c:	ee07 3a90 	vmov	s15, r3
 8002280:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002284:	edd7 7a86 	vldr	s15, [r7, #536]	; 0x218
 8002288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800228c:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8002480 <debug_harmonic_analysis+0x370>
 8002290:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002294:	eddf 6a7b 	vldr	s13, [pc, #492]	; 8002484 <debug_harmonic_analysis+0x374>
 8002298:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800229c:	edc7 7a85 	vstr	s15, [r7, #532]	; 0x214

            peaks[peak_count].bin = i;
 80022a0:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80022a4:	f5a3 7118 	sub.w	r1, r3, #608	; 0x260
 80022a8:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 80022ba:	601a      	str	r2, [r3, #0]
            peaks[peak_count].magnitude = fftMagnitude[i];
 80022bc:	4a6f      	ldr	r2, [pc, #444]	; (800247c <debug_harmonic_analysis+0x36c>)
 80022be:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	6819      	ldr	r1, [r3, #0]
 80022c8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80022cc:	f5a3 7018 	sub.w	r0, r3, #608	; 0x260
 80022d0:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80022d4:	4613      	mov	r3, r2
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	4413      	add	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4403      	add	r3, r0
 80022de:	3304      	adds	r3, #4
 80022e0:	6019      	str	r1, [r3, #0]
            peaks[peak_count].frequency = freq;
 80022e2:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80022e6:	f5a3 7118 	sub.w	r1, r3, #608	; 0x260
 80022ea:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80022ee:	4613      	mov	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	3308      	adds	r3, #8
 80022fa:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80022fe:	601a      	str	r2, [r3, #0]
            peak_count++;
 8002300:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8002304:	3301      	adds	r3, #1
 8002306:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
    for (uint32_t i = min_bin + 1; i < max_bin - 1 && peak_count < 30; i++) {
 800230a:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800230e:	3301      	adds	r3, #1
 8002310:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
 8002314:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8002318:	3b01      	subs	r3, #1
 800231a:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 800231e:	429a      	cmp	r2, r3
 8002320:	d204      	bcs.n	800232c <debug_harmonic_analysis+0x21c>
 8002322:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8002326:	2b1d      	cmp	r3, #29
 8002328:	f77f af3a 	ble.w	80021a0 <debug_harmonic_analysis+0x90>
        }
    }

    sprintf(msg, "Found %d peaks. Analyzing candidates:\r\n", peak_count);
 800232c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002330:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 8002334:	4954      	ldr	r1, [pc, #336]	; (8002488 <debug_harmonic_analysis+0x378>)
 8002336:	4618      	mov	r0, r3
 8002338:	f009 f8b8 	bl	800b4ac <siprintf>
    send_msg(msg);
 800233c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002340:	4618      	mov	r0, r3
 8002342:	f000 f92d 	bl	80025a0 <send_msg>

    // Show ALL candidates with detailed scoring
    for (int i = 0; i < peak_count; i++) {
 8002346:	2300      	movs	r3, #0
 8002348:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
 800234c:	e114      	b.n	8002578 <debug_harmonic_analysis+0x468>
        float32_t candidate = peaks[i].frequency;
 800234e:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002352:	f5a3 7118 	sub.w	r1, r3, #608	; 0x260
 8002356:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800235a:	4613      	mov	r3, r2
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	4413      	add	r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	440b      	add	r3, r1
 8002364:	3308      	adds	r3, #8
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
        int harmonic_count = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
        int subharmonic_count = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244

        // Check for subharmonics
        for (int div = 2; div <= 4; div++) {
 8002378:	2302      	movs	r3, #2
 800237a:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
 800237e:	e05a      	b.n	8002436 <debug_harmonic_analysis+0x326>
            float32_t subharmonic_freq = candidate / (float32_t)div;
 8002380:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8002384:	ee07 3a90 	vmov	s15, r3
 8002388:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800238c:	edd7 6a84 	vldr	s13, [r7, #528]	; 0x210
 8002390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002394:	edc7 7a81 	vstr	s15, [r7, #516]	; 0x204
            if (subharmonic_freq < 100.0f) continue;
 8002398:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 800239c:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800248c <debug_harmonic_analysis+0x37c>
 80023a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a8:	d43f      	bmi.n	800242a <debug_harmonic_analysis+0x31a>

            for (int j = 0; j < peak_count; j++) {
 80023aa:	2300      	movs	r3, #0
 80023ac:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
 80023b0:	e034      	b.n	800241c <debug_harmonic_analysis+0x30c>
                if (i == j) continue;
 80023b2:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 80023b6:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d028      	beq.n	8002410 <debug_harmonic_analysis+0x300>
                float32_t diff = fabsf(peaks[j].frequency - subharmonic_freq);
 80023be:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80023c2:	f5a3 7118 	sub.w	r1, r3, #608	; 0x260
 80023c6:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 80023ca:	4613      	mov	r3, r2
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	4413      	add	r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	440b      	add	r3, r1
 80023d4:	3308      	adds	r3, #8
 80023d6:	ed93 7a00 	vldr	s14, [r3]
 80023da:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 80023de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023e2:	eef0 7ae7 	vabs.f32	s15, s15
 80023e6:	edc7 7a80 	vstr	s15, [r7, #512]	; 0x200
                if (diff < subharmonic_freq * 0.15f) {
 80023ea:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 80023ee:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002494 <debug_harmonic_analysis+0x384>
 80023f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f6:	ed97 7a80 	vldr	s14, [r7, #512]	; 0x200
 80023fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002402:	d506      	bpl.n	8002412 <debug_harmonic_analysis+0x302>
                    subharmonic_count++;
 8002404:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8002408:	3301      	adds	r3, #1
 800240a:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
                    break;
 800240e:	e00d      	b.n	800242c <debug_harmonic_analysis+0x31c>
                if (i == j) continue;
 8002410:	bf00      	nop
            for (int j = 0; j < peak_count; j++) {
 8002412:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8002416:	3301      	adds	r3, #1
 8002418:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
 800241c:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 8002420:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8002424:	429a      	cmp	r2, r3
 8002426:	dbc4      	blt.n	80023b2 <debug_harmonic_analysis+0x2a2>
 8002428:	e000      	b.n	800242c <debug_harmonic_analysis+0x31c>
            if (subharmonic_freq < 100.0f) continue;
 800242a:	bf00      	nop
        for (int div = 2; div <= 4; div++) {
 800242c:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8002430:	3301      	adds	r3, #1
 8002432:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
 8002436:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800243a:	2b04      	cmp	r3, #4
 800243c:	dda0      	ble.n	8002380 <debug_harmonic_analysis+0x270>
                }
            }
        }

        // Check for harmonics
        for (int h = 2; h <= 5; h++) {
 800243e:	2302      	movs	r3, #2
 8002440:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
 8002444:	e063      	b.n	800250e <debug_harmonic_analysis+0x3fe>
            float32_t harmonic_freq = candidate * h;
 8002446:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002452:	ed97 7a84 	vldr	s14, [r7, #528]	; 0x210
 8002456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800245a:	edc7 7a83 	vstr	s15, [r7, #524]	; 0x20c
            if (harmonic_freq > 1200.0f) continue;
 800245e:	edd7 7a83 	vldr	s15, [r7, #524]	; 0x20c
 8002462:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002490 <debug_harmonic_analysis+0x380>
 8002466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800246a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246e:	dc48      	bgt.n	8002502 <debug_harmonic_analysis+0x3f2>

            for (int j = 0; j < peak_count; j++) {
 8002470:	2300      	movs	r3, #0
 8002472:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8002476:	e03d      	b.n	80024f4 <debug_harmonic_analysis+0x3e4>
 8002478:	0800d7c0 	.word	0x0800d7c0
 800247c:	20061840 	.word	0x20061840
 8002480:	472c4400 	.word	0x472c4400
 8002484:	44800000 	.word	0x44800000
 8002488:	0800d7e4 	.word	0x0800d7e4
 800248c:	42c80000 	.word	0x42c80000
 8002490:	44960000 	.word	0x44960000
 8002494:	3e19999a 	.word	0x3e19999a
                float32_t diff = fabsf(peaks[j].frequency - harmonic_freq);
 8002498:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800249c:	f5a3 7118 	sub.w	r1, r3, #608	; 0x260
 80024a0:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 80024a4:	4613      	mov	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4413      	add	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	3308      	adds	r3, #8
 80024b0:	ed93 7a00 	vldr	s14, [r3]
 80024b4:	edd7 7a83 	vldr	s15, [r7, #524]	; 0x20c
 80024b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024bc:	eef0 7ae7 	vabs.f32	s15, s15
 80024c0:	edc7 7a82 	vstr	s15, [r7, #520]	; 0x208
                if (diff < candidate * 0.15f) {
 80024c4:	edd7 7a84 	vldr	s15, [r7, #528]	; 0x210
 80024c8:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 8002494 <debug_harmonic_analysis+0x384>
 80024cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d0:	ed97 7a82 	vldr	s14, [r7, #520]	; 0x208
 80024d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024dc:	d505      	bpl.n	80024ea <debug_harmonic_analysis+0x3da>
                    harmonic_count++;
 80024de:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80024e2:	3301      	adds	r3, #1
 80024e4:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
                    break;
 80024e8:	e00c      	b.n	8002504 <debug_harmonic_analysis+0x3f4>
            for (int j = 0; j < peak_count; j++) {
 80024ea:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80024ee:	3301      	adds	r3, #1
 80024f0:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 80024f4:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 80024f8:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 80024fc:	429a      	cmp	r2, r3
 80024fe:	dbcb      	blt.n	8002498 <debug_harmonic_analysis+0x388>
 8002500:	e000      	b.n	8002504 <debug_harmonic_analysis+0x3f4>
            if (harmonic_freq > 1200.0f) continue;
 8002502:	bf00      	nop
        for (int h = 2; h <= 5; h++) {
 8002504:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8002508:	3301      	adds	r3, #1
 800250a:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
 800250e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8002512:	2b05      	cmp	r3, #5
 8002514:	dd97      	ble.n	8002446 <debug_harmonic_analysis+0x336>
                }
            }
        }

        sprintf(msg, "  %.1f Hz: mag %.0f, %dH/%dS\r\n",
 8002516:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 800251a:	f7fe f83d 	bl	8000598 <__aeabi_f2d>
 800251e:	4604      	mov	r4, r0
 8002520:	460d      	mov	r5, r1
                candidate, peaks[i].magnitude, harmonic_count, subharmonic_count);
 8002522:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002526:	f5a3 7118 	sub.w	r1, r3, #608	; 0x260
 800252a:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	440b      	add	r3, r1
 8002538:	3304      	adds	r3, #4
 800253a:	681b      	ldr	r3, [r3, #0]
        sprintf(msg, "  %.1f Hz: mag %.0f, %dH/%dS\r\n",
 800253c:	4618      	mov	r0, r3
 800253e:	f7fe f82b 	bl	8000598 <__aeabi_f2d>
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	f507 70b4 	add.w	r0, r7, #360	; 0x168
 800254a:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800254e:	9103      	str	r1, [sp, #12]
 8002550:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8002554:	9102      	str	r1, [sp, #8]
 8002556:	e9cd 2300 	strd	r2, r3, [sp]
 800255a:	4622      	mov	r2, r4
 800255c:	462b      	mov	r3, r5
 800255e:	490e      	ldr	r1, [pc, #56]	; (8002598 <debug_harmonic_analysis+0x488>)
 8002560:	f008 ffa4 	bl	800b4ac <siprintf>
        send_msg(msg);
 8002564:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002568:	4618      	mov	r0, r3
 800256a:	f000 f819 	bl	80025a0 <send_msg>
    for (int i = 0; i < peak_count; i++) {
 800256e:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8002572:	3301      	adds	r3, #1
 8002574:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
 8002578:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 800257c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8002580:	429a      	cmp	r2, r3
 8002582:	f6ff aee4 	blt.w	800234e <debug_harmonic_analysis+0x23e>
    }
    send_msg("==============================\r\n\n");
 8002586:	4805      	ldr	r0, [pc, #20]	; (800259c <debug_harmonic_analysis+0x48c>)
 8002588:	f000 f80a 	bl	80025a0 <send_msg>
}
 800258c:	bf00      	nop
 800258e:	f507 7718 	add.w	r7, r7, #608	; 0x260
 8002592:	46bd      	mov	sp, r7
 8002594:	bdb0      	pop	{r4, r5, r7, pc}
 8002596:	bf00      	nop
 8002598:	0800d80c 	.word	0x0800d80c
 800259c:	0800d82c 	.word	0x0800d82c

080025a0 <send_msg>:



// Wrapper for UART send messages
void send_msg(char* msg){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7fd fe89 	bl	80002c0 <strlen>
 80025ae:	4603      	mov	r3, r0
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4803      	ldr	r0, [pc, #12]	; (80025c8 <send_msg+0x28>)
 80025ba:	f005 f813 	bl	80075e4 <HAL_UART_Transmit>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200003a0 	.word	0x200003a0

080025cc <HAL_UART_RxCpltCallback>:

// ADD UART RECEIVE CALLBACK:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a17      	ldr	r2, [pc, #92]	; (8002638 <HAL_UART_RxCpltCallback+0x6c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d128      	bne.n	8002630 <HAL_UART_RxCpltCallback+0x64>
    {
        uint8_t c = uart_rx_buffer[0];
 80025de:	4b17      	ldr	r3, [pc, #92]	; (800263c <HAL_UART_RxCpltCallback+0x70>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	73fb      	strb	r3, [r7, #15]

        if (c == '\r' || c == '\n') {
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b0d      	cmp	r3, #13
 80025e8:	d002      	beq.n	80025f0 <HAL_UART_RxCpltCallback+0x24>
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	2b0a      	cmp	r3, #10
 80025ee:	d10c      	bne.n	800260a <HAL_UART_RxCpltCallback+0x3e>
            uart_line[uart_pos] = '\0';    // terminate string
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <HAL_UART_RxCpltCallback+0x74>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b13      	ldr	r3, [pc, #76]	; (8002644 <HAL_UART_RxCpltCallback+0x78>)
 80025f8:	2100      	movs	r1, #0
 80025fa:	5499      	strb	r1, [r3, r2]
            uart_cmd_ready = true;
 80025fc:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_UART_RxCpltCallback+0x7c>)
 80025fe:	2201      	movs	r2, #1
 8002600:	701a      	strb	r2, [r3, #0]
            uart_pos = 0;                  // reset for next command
 8002602:	4b0f      	ldr	r3, [pc, #60]	; (8002640 <HAL_UART_RxCpltCallback+0x74>)
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]
 8002608:	e00d      	b.n	8002626 <HAL_UART_RxCpltCallback+0x5a>
        }
        else if (uart_pos < sizeof(uart_line) - 1) {
 800260a:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <HAL_UART_RxCpltCallback+0x74>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b1e      	cmp	r3, #30
 8002610:	d809      	bhi.n	8002626 <HAL_UART_RxCpltCallback+0x5a>
            uart_line[uart_pos++] = c;     // store character
 8002612:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_UART_RxCpltCallback+0x74>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	1c5a      	adds	r2, r3, #1
 8002618:	b2d1      	uxtb	r1, r2
 800261a:	4a09      	ldr	r2, [pc, #36]	; (8002640 <HAL_UART_RxCpltCallback+0x74>)
 800261c:	7011      	strb	r1, [r2, #0]
 800261e:	4619      	mov	r1, r3
 8002620:	4a08      	ldr	r2, [pc, #32]	; (8002644 <HAL_UART_RxCpltCallback+0x78>)
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	5453      	strb	r3, [r2, r1]
        }

        HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1);  // restart interrupt
 8002626:	2201      	movs	r2, #1
 8002628:	4904      	ldr	r1, [pc, #16]	; (800263c <HAL_UART_RxCpltCallback+0x70>)
 800262a:	4808      	ldr	r0, [pc, #32]	; (800264c <HAL_UART_RxCpltCallback+0x80>)
 800262c:	f005 f86a 	bl	8007704 <HAL_UART_Receive_IT>
    }
}
 8002630:	bf00      	nop
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40013800 	.word	0x40013800
 800263c:	2005f7f8 	.word	0x2005f7f8
 8002640:	2005f83c 	.word	0x2005f83c
 8002644:	2005f81c 	.word	0x2005f81c
 8002648:	2005f818 	.word	0x2005f818
 800264c:	200003a0 	.word	0x200003a0

08002650 <process_uart_command>:

// FUNCTION TO PROCESS UART COMMANDS:
void process_uart_command(char* cmd) {
 8002650:	b580      	push	{r7, lr}
 8002652:	b092      	sub	sp, #72	; 0x48
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
    // Remove newline characters
    int len = strlen(cmd);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7fd fe31 	bl	80002c0 <strlen>
 800265e:	4603      	mov	r3, r0
 8002660:	647b      	str	r3, [r7, #68]	; 0x44
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8002662:	e008      	b.n	8002676 <process_uart_command+0x26>
        cmd[len-1] = '\0';
 8002664:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002666:	3b01      	subs	r3, #1
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	4413      	add	r3, r2
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
        len--;
 8002670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002672:	3b01      	subs	r3, #1
 8002674:	647b      	str	r3, [r7, #68]	; 0x44
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8002676:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002678:	2b00      	cmp	r3, #0
 800267a:	dd0d      	ble.n	8002698 <process_uart_command+0x48>
 800267c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800267e:	3b01      	subs	r3, #1
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	4413      	add	r3, r2
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b0d      	cmp	r3, #13
 8002688:	d0ec      	beq.n	8002664 <process_uart_command+0x14>
 800268a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800268c:	3b01      	subs	r3, #1
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	4413      	add	r3, r2
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b0a      	cmp	r3, #10
 8002696:	d0e5      	beq.n	8002664 <process_uart_command+0x14>
    }

    if (strcmp(cmd, "start") == 0 || strcmp(cmd, "s") == 0) {
 8002698:	4939      	ldr	r1, [pc, #228]	; (8002780 <process_uart_command+0x130>)
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7fd fdb0 	bl	8000200 <strcmp>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d006      	beq.n	80026b4 <process_uart_command+0x64>
 80026a6:	4937      	ldr	r1, [pc, #220]	; (8002784 <process_uart_command+0x134>)
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7fd fda9 	bl	8000200 <strcmp>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10a      	bne.n	80026ca <process_uart_command+0x7a>
        if (gameState == IDLE) {
 80026b4:	4b34      	ldr	r3, [pc, #208]	; (8002788 <process_uart_command+0x138>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d15d      	bne.n	8002778 <process_uart_command+0x128>
            send_msg("\nStarting game...\r\n");
 80026bc:	4833      	ldr	r0, [pc, #204]	; (800278c <process_uart_command+0x13c>)
 80026be:	f7ff ff6f 	bl	80025a0 <send_msg>
            gameState = PLAY_TONE;
 80026c2:	4b31      	ldr	r3, [pc, #196]	; (8002788 <process_uart_command+0x138>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
        if (gameState == IDLE) {
 80026c8:	e056      	b.n	8002778 <process_uart_command+0x128>
        }
    }
    else if (strcmp(cmd, "record") == 0 || strcmp(cmd, "r") == 0) {
 80026ca:	4931      	ldr	r1, [pc, #196]	; (8002790 <process_uart_command+0x140>)
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7fd fd97 	bl	8000200 <strcmp>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d006      	beq.n	80026e6 <process_uart_command+0x96>
 80026d8:	492e      	ldr	r1, [pc, #184]	; (8002794 <process_uart_command+0x144>)
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7fd fd90 	bl	8000200 <strcmp>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d120      	bne.n	8002728 <process_uart_command+0xd8>
        if (gameState == WAIT_FOR_RECORD) {
 80026e6:	4b28      	ldr	r3, [pc, #160]	; (8002788 <process_uart_command+0x138>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d144      	bne.n	8002778 <process_uart_command+0x128>
            send_msg("Starting recording...\r\n");
 80026ee:	482a      	ldr	r0, [pc, #168]	; (8002798 <process_uart_command+0x148>)
 80026f0:	f7ff ff56 	bl	80025a0 <send_msg>
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80026f4:	2201      	movs	r2, #1
 80026f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026fa:	4828      	ldr	r0, [pc, #160]	; (800279c <process_uart_command+0x14c>)
 80026fc:	f002 fd96 	bl	800522c <HAL_GPIO_WritePin>
            if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, dfsdmBuffer, RECORD_LEN) != HAL_OK) {
 8002700:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8002704:	4926      	ldr	r1, [pc, #152]	; (80027a0 <process_uart_command+0x150>)
 8002706:	4827      	ldr	r0, [pc, #156]	; (80027a4 <process_uart_command+0x154>)
 8002708:	f001 fefc 	bl	8004504 <HAL_DFSDM_FilterRegularStart_DMA>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d006      	beq.n	8002720 <process_uart_command+0xd0>
                send_msg("Error starting recording!\r\n");
 8002712:	4825      	ldr	r0, [pc, #148]	; (80027a8 <process_uart_command+0x158>)
 8002714:	f7ff ff44 	bl	80025a0 <send_msg>
                gameState = IDLE;
 8002718:	4b1b      	ldr	r3, [pc, #108]	; (8002788 <process_uart_command+0x138>)
 800271a:	2200      	movs	r2, #0
 800271c:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 800271e:	e02b      	b.n	8002778 <process_uart_command+0x128>
            } else {
                gameState = RECORD_SOUND;
 8002720:	4b19      	ldr	r3, [pc, #100]	; (8002788 <process_uart_command+0x138>)
 8002722:	2203      	movs	r2, #3
 8002724:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 8002726:	e027      	b.n	8002778 <process_uart_command+0x128>
            }
        }
    }
    else if (strcmp(cmd, "help") == 0 || strcmp(cmd, "h") == 0) {
 8002728:	4920      	ldr	r1, [pc, #128]	; (80027ac <process_uart_command+0x15c>)
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7fd fd68 	bl	8000200 <strcmp>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d006      	beq.n	8002744 <process_uart_command+0xf4>
 8002736:	491e      	ldr	r1, [pc, #120]	; (80027b0 <process_uart_command+0x160>)
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7fd fd61 	bl	8000200 <strcmp>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10c      	bne.n	800275e <process_uart_command+0x10e>
        send_msg("Available commands:\r\n");
 8002744:	481b      	ldr	r0, [pc, #108]	; (80027b4 <process_uart_command+0x164>)
 8002746:	f7ff ff2b 	bl	80025a0 <send_msg>
        send_msg("start/s - Start the game\r\n");
 800274a:	481b      	ldr	r0, [pc, #108]	; (80027b8 <process_uart_command+0x168>)
 800274c:	f7ff ff28 	bl	80025a0 <send_msg>
        send_msg("record/r - Start recording (when prompted)\r\n");
 8002750:	481a      	ldr	r0, [pc, #104]	; (80027bc <process_uart_command+0x16c>)
 8002752:	f7ff ff25 	bl	80025a0 <send_msg>
        send_msg("help/h - Show this help\r\n");
 8002756:	481a      	ldr	r0, [pc, #104]	; (80027c0 <process_uart_command+0x170>)
 8002758:	f7ff ff22 	bl	80025a0 <send_msg>
 800275c:	e00c      	b.n	8002778 <process_uart_command+0x128>
    }
    else {
        char msg[60];
        sprintf(msg, "Unknown command: '%s'. Type 'help' for commands.\r\n", cmd);
 800275e:	f107 0308 	add.w	r3, r7, #8
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	4917      	ldr	r1, [pc, #92]	; (80027c4 <process_uart_command+0x174>)
 8002766:	4618      	mov	r0, r3
 8002768:	f008 fea0 	bl	800b4ac <siprintf>
        send_msg(msg);
 800276c:	f107 0308 	add.w	r3, r7, #8
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff15 	bl	80025a0 <send_msg>
    }
}
 8002776:	bf00      	nop
 8002778:	bf00      	nop
 800277a:	3748      	adds	r7, #72	; 0x48
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	0800d850 	.word	0x0800d850
 8002784:	0800d858 	.word	0x0800d858
 8002788:	20000000 	.word	0x20000000
 800278c:	0800d85c 	.word	0x0800d85c
 8002790:	0800d870 	.word	0x0800d870
 8002794:	0800d878 	.word	0x0800d878
 8002798:	0800d87c 	.word	0x0800d87c
 800279c:	48000400 	.word	0x48000400
 80027a0:	2002000c 	.word	0x2002000c
 80027a4:	20000268 	.word	0x20000268
 80027a8:	0800d894 	.word	0x0800d894
 80027ac:	0800d8b0 	.word	0x0800d8b0
 80027b0:	0800d8b8 	.word	0x0800d8b8
 80027b4:	0800d8bc 	.word	0x0800d8bc
 80027b8:	0800d8d4 	.word	0x0800d8d4
 80027bc:	0800d8f0 	.word	0x0800d8f0
 80027c0:	0800d920 	.word	0x0800d920
 80027c4:	0800d93c 	.word	0x0800d93c

080027c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027cc:	b0b0      	sub	sp, #192	; 0xc0
 80027ce:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027d0:	f000 ffe5 	bl	800379e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027d4:	f000 f9b0 	bl	8002b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027d8:	f000 fb64 	bl	8002ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 80027dc:	f000 fb30 	bl	8002e40 <MX_DMA_Init>
  MX_DAC1_Init();
 80027e0:	f000 f9fc 	bl	8002bdc <MX_DAC1_Init>
  MX_TIM2_Init();
 80027e4:	f000 fa92 	bl	8002d0c <MX_TIM2_Init>
  MX_DFSDM1_Init();
 80027e8:	f000 fa2c 	bl	8002c44 <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 80027ec:	f000 fadc 	bl	8002da8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 80027f0:	48b6      	ldr	r0, [pc, #728]	; (8002acc <main+0x304>)
 80027f2:	f004 fa57 	bl	8006ca4 <HAL_TIM_Base_Start>

  // Initialize FFT
  if (arm_rfft_fast_init_f32(&fftInstance, FFT_LENGTH) != ARM_MATH_SUCCESS) {
 80027f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027fa:	48b5      	ldr	r0, [pc, #724]	; (8002ad0 <main+0x308>)
 80027fc:	f007 f8c2 	bl	8009984 <arm_rfft_fast_init_f32>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <main+0x42>
      Error_Handler();
 8002806:	f000 fc31 	bl	800306c <Error_Handler>
  }


  //for the random frequency:
  srand(HAL_GetTick());
 800280a:	f001 f831 	bl	8003870 <HAL_GetTick>
 800280e:	4603      	mov	r3, r0
 8002810:	4618      	mov	r0, r3
 8002812:	f008 f8c9 	bl	800a9a8 <srand>

  // START UART RECEPTION - ADD THIS LINE:
  HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1); //This tells the UART peripheral: "When you receive 1 byte, trigger an interrupt"
 8002816:	2201      	movs	r2, #1
 8002818:	49ae      	ldr	r1, [pc, #696]	; (8002ad4 <main+0x30c>)
 800281a:	48af      	ldr	r0, [pc, #700]	; (8002ad8 <main+0x310>)
 800281c:	f004 ff72 	bl	8007704 <HAL_UART_Receive_IT>

  send_msg("Pitch Matching Game Initialized!\r\n");
 8002820:	48ae      	ldr	r0, [pc, #696]	; (8002adc <main+0x314>)
 8002822:	f7ff febd 	bl	80025a0 <send_msg>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (uart_cmd_ready) {
 8002826:	4bae      	ldr	r3, [pc, #696]	; (8002ae0 <main+0x318>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	d005      	beq.n	800283c <main+0x74>
	  process_uart_command(uart_line);
 8002830:	48ac      	ldr	r0, [pc, #688]	; (8002ae4 <main+0x31c>)
 8002832:	f7ff ff0d 	bl	8002650 <process_uart_command>
	  uart_cmd_ready = false;
 8002836:	4baa      	ldr	r3, [pc, #680]	; (8002ae0 <main+0x318>)
 8002838:	2200      	movs	r2, #0
 800283a:	701a      	strb	r2, [r3, #0]
	}
	switch(gameState) {
 800283c:	4baa      	ldr	r3, [pc, #680]	; (8002ae8 <main+0x320>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b06      	cmp	r3, #6
 8002842:	f200 813e 	bhi.w	8002ac2 <main+0x2fa>
 8002846:	a201      	add	r2, pc, #4	; (adr r2, 800284c <main+0x84>)
 8002848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284c:	08002869 	.word	0x08002869
 8002850:	08002871 	.word	0x08002871
 8002854:	080028bb 	.word	0x080028bb
 8002858:	080028c3 	.word	0x080028c3
 800285c:	080028cb 	.word	0x080028cb
 8002860:	08002927 	.word	0x08002927
 8002864:	080029ab 	.word	0x080029ab
		case IDLE: {
			HAL_Delay(10);
 8002868:	200a      	movs	r0, #10
 800286a:	f001 f80d 	bl	8003888 <HAL_Delay>
      // waiting for user input via UART
			break;
 800286e:	e12c      	b.n	8002aca <main+0x302>
    }
		case PLAY_TONE: {
			// Play the target frequency tone
			set_random_frequency();
 8002870:	f7fe fcf2 	bl	8001258 <set_random_frequency>
			play_sound();
 8002874:	f7fe fc9c 	bl	80011b0 <play_sound>
			send_msg("Listen to the target tone: ");
 8002878:	489c      	ldr	r0, [pc, #624]	; (8002aec <main+0x324>)
 800287a:	f7ff fe91 	bl	80025a0 <send_msg>
			char freq_msg[50];
			sprintf(freq_msg, "%.2f Hz\r\n", real_freq);
 800287e:	4b9c      	ldr	r3, [pc, #624]	; (8002af0 <main+0x328>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fd fe88 	bl	8000598 <__aeabi_f2d>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	1d38      	adds	r0, r7, #4
 800288e:	4999      	ldr	r1, [pc, #612]	; (8002af4 <main+0x32c>)
 8002890:	f008 fe0c 	bl	800b4ac <siprintf>
			send_msg(freq_msg);
 8002894:	1d3b      	adds	r3, r7, #4
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff fe82 	bl	80025a0 <send_msg>
			HAL_Delay(800);  // Play tone for 800ms
 800289c:	f44f 7048 	mov.w	r0, #800	; 0x320
 80028a0:	f000 fff2 	bl	8003888 <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80028a4:	2100      	movs	r1, #0
 80028a6:	4894      	ldr	r0, [pc, #592]	; (8002af8 <main+0x330>)
 80028a8:	f001 fa12 	bl	8003cd0 <HAL_DAC_Stop_DMA>
			send_msg("Now try to match the pitch! Send 'record' or 'r' to start recording.\r\n");
 80028ac:	4893      	ldr	r0, [pc, #588]	; (8002afc <main+0x334>)
 80028ae:	f7ff fe77 	bl	80025a0 <send_msg>
			gameState = WAIT_FOR_RECORD;
 80028b2:	4b8d      	ldr	r3, [pc, #564]	; (8002ae8 <main+0x320>)
 80028b4:	2202      	movs	r2, #2
 80028b6:	701a      	strb	r2, [r3, #0]
			break;
 80028b8:	e107      	b.n	8002aca <main+0x302>
		}
			
		case WAIT_FOR_RECORD: {
			// waiting for user input via UART
			HAL_Delay(10);
 80028ba:	200a      	movs	r0, #10
 80028bc:	f000 ffe4 	bl	8003888 <HAL_Delay>
			break;
 80028c0:	e103      	b.n	8002aca <main+0x302>
		}
			
		case RECORD_SOUND:
			// Recording is in progress (handled by interrupt)
			HAL_Delay(10);
 80028c2:	200a      	movs	r0, #10
 80028c4:	f000 ffe0 	bl	8003888 <HAL_Delay>
			break;
 80028c8:	e0ff      	b.n	8002aca <main+0x302>
			
		case ANALYZE_RECORDING:
			// Analyze the recorded audio frequency
			send_msg("Analyzing recording with FFT...\r\n");
 80028ca:	488d      	ldr	r0, [pc, #564]	; (8002b00 <main+0x338>)
 80028cc:	f7ff fe68 	bl	80025a0 <send_msg>
			// Perform frequency analysis
			recorded_freq = analyze_frequency(dfsdmBuffer, RECORD_LEN);
 80028d0:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 80028d4:	488b      	ldr	r0, [pc, #556]	; (8002b04 <main+0x33c>)
 80028d6:	f7fe fd31 	bl	800133c <analyze_frequency>
 80028da:	eef0 7a40 	vmov.f32	s15, s0
 80028de:	4b8a      	ldr	r3, [pc, #552]	; (8002b08 <main+0x340>)
 80028e0:	edc3 7a00 	vstr	s15, [r3]
			debug_harmonic_analysis();
 80028e4:	f7ff fc14 	bl	8002110 <debug_harmonic_analysis>

			if (recorded_freq > 0.0f) {
 80028e8:	4b87      	ldr	r3, [pc, #540]	; (8002b08 <main+0x340>)
 80028ea:	edd3 7a00 	vldr	s15, [r3]
 80028ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f6:	dd0f      	ble.n	8002918 <main+0x150>
				char result_msg[100];
				sprintf(result_msg, "Detected frequency: %.2f Hz\r\n", recorded_freq);
 80028f8:	4b83      	ldr	r3, [pc, #524]	; (8002b08 <main+0x340>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fd fe4b 	bl	8000598 <__aeabi_f2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	1d38      	adds	r0, r7, #4
 8002908:	4980      	ldr	r1, [pc, #512]	; (8002b0c <main+0x344>)
 800290a:	f008 fdcf 	bl	800b4ac <siprintf>
				send_msg(result_msg);
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff fe45 	bl	80025a0 <send_msg>
 8002916:	e002      	b.n	800291e <main+0x156>
			} else {
				send_msg("No clear frequency detected. Try singing louder!\r\n");
 8002918:	487d      	ldr	r0, [pc, #500]	; (8002b10 <main+0x348>)
 800291a:	f7ff fe41 	bl	80025a0 <send_msg>
			}
			gameState = PLAYBACK_SOUND;
 800291e:	4b72      	ldr	r3, [pc, #456]	; (8002ae8 <main+0x320>)
 8002920:	2205      	movs	r2, #5
 8002922:	701a      	strb	r2, [r3, #0]

			break;
 8002924:	e0d1      	b.n	8002aca <main+0x302>
			
		case PLAYBACK_SOUND:
			// Play back the recorded sound
			__HAL_TIM_DISABLE(&htim2);
 8002926:	4b69      	ldr	r3, [pc, #420]	; (8002acc <main+0x304>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6a1a      	ldr	r2, [r3, #32]
 800292c:	f241 1311 	movw	r3, #4369	; 0x1111
 8002930:	4013      	ands	r3, r2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10f      	bne.n	8002956 <main+0x18e>
 8002936:	4b65      	ldr	r3, [pc, #404]	; (8002acc <main+0x304>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6a1a      	ldr	r2, [r3, #32]
 800293c:	f240 4344 	movw	r3, #1092	; 0x444
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d107      	bne.n	8002956 <main+0x18e>
 8002946:	4b61      	ldr	r3, [pc, #388]	; (8002acc <main+0x304>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4b5f      	ldr	r3, [pc, #380]	; (8002acc <main+0x304>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0201 	bic.w	r2, r2, #1
 8002954:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_AUTORELOAD(&htim2, 2750); //set back tim2 to 2750
 8002956:	4b5d      	ldr	r3, [pc, #372]	; (8002acc <main+0x304>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f640 22be 	movw	r2, #2750	; 0xabe
 800295e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002960:	4b5a      	ldr	r3, [pc, #360]	; (8002acc <main+0x304>)
 8002962:	f640 22be 	movw	r2, #2750	; 0xabe
 8002966:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002968:	4b58      	ldr	r3, [pc, #352]	; (8002acc <main+0x304>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2200      	movs	r2, #0
 800296e:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_ENABLE(&htim2);
 8002970:	4b56      	ldr	r3, [pc, #344]	; (8002acc <main+0x304>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	4b55      	ldr	r3, [pc, #340]	; (8002acc <main+0x304>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacBuffer, RECORD_LEN, DAC_ALIGN_12B_R);
 8002980:	2300      	movs	r3, #0
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8002988:	4a62      	ldr	r2, [pc, #392]	; (8002b14 <main+0x34c>)
 800298a:	2100      	movs	r1, #0
 800298c:	485a      	ldr	r0, [pc, #360]	; (8002af8 <main+0x330>)
 800298e:	f001 f8d3 	bl	8003b38 <HAL_DAC_Start_DMA>
			HAL_Delay(2000);  // Play for 2 seconds
 8002992:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002996:	f000 ff77 	bl	8003888 <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800299a:	2100      	movs	r1, #0
 800299c:	4856      	ldr	r0, [pc, #344]	; (8002af8 <main+0x330>)
 800299e:	f001 f997 	bl	8003cd0 <HAL_DAC_Stop_DMA>
			gameState = SHOW_RESULT;
 80029a2:	4b51      	ldr	r3, [pc, #324]	; (8002ae8 <main+0x320>)
 80029a4:	2206      	movs	r2, #6
 80029a6:	701a      	strb	r2, [r3, #0]
			break;
 80029a8:	e08f      	b.n	8002aca <main+0x302>
			
		case SHOW_RESULT: {
			// Compare frequencies and show result
			if (recorded_freq > 0.0f) {
 80029aa:	4b57      	ldr	r3, [pc, #348]	; (8002b08 <main+0x340>)
 80029ac:	edd3 7a00 	vldr	s15, [r3]
 80029b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b8:	dd79      	ble.n	8002aae <main+0x2e6>
				float32_t diff = fabsf(recorded_freq - real_freq);
 80029ba:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <main+0x340>)
 80029bc:	ed93 7a00 	vldr	s14, [r3]
 80029c0:	4b4b      	ldr	r3, [pc, #300]	; (8002af0 <main+0x328>)
 80029c2:	edd3 7a00 	vldr	s15, [r3]
 80029c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ca:	eef0 7ae7 	vabs.f32	s15, s15
 80029ce:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
				float32_t ratio = (recorded_freq < real_freq) ? recorded_freq/real_freq : real_freq/recorded_freq;
 80029d2:	4b4d      	ldr	r3, [pc, #308]	; (8002b08 <main+0x340>)
 80029d4:	ed93 7a00 	vldr	s14, [r3]
 80029d8:	4b45      	ldr	r3, [pc, #276]	; (8002af0 <main+0x328>)
 80029da:	edd3 7a00 	vldr	s15, [r3]
 80029de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e6:	d508      	bpl.n	80029fa <main+0x232>
 80029e8:	4b47      	ldr	r3, [pc, #284]	; (8002b08 <main+0x340>)
 80029ea:	edd3 6a00 	vldr	s13, [r3]
 80029ee:	4b40      	ldr	r3, [pc, #256]	; (8002af0 <main+0x328>)
 80029f0:	ed93 7a00 	vldr	s14, [r3]
 80029f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029f8:	e007      	b.n	8002a0a <main+0x242>
 80029fa:	4b3d      	ldr	r3, [pc, #244]	; (8002af0 <main+0x328>)
 80029fc:	edd3 6a00 	vldr	s13, [r3]
 8002a00:	4b41      	ldr	r3, [pc, #260]	; (8002b08 <main+0x340>)
 8002a02:	ed93 7a00 	vldr	s14, [r3]
 8002a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a0a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
				float32_t accuracy = ratio * 100.0f;
 8002a0e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a12:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002b18 <main+0x350>
 8002a16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a1a:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

				char result_msg[150];
				sprintf(result_msg, "Target: %.2f Hz | Your pitch: %.2f Hz | Difference: %.2f Hz | Accuracy: %.2f%% \r\n",
 8002a1e:	4b34      	ldr	r3, [pc, #208]	; (8002af0 <main+0x328>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fd fdb8 	bl	8000598 <__aeabi_f2d>
 8002a28:	4682      	mov	sl, r0
 8002a2a:	468b      	mov	fp, r1
 8002a2c:	4b36      	ldr	r3, [pc, #216]	; (8002b08 <main+0x340>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fd fdb1 	bl	8000598 <__aeabi_f2d>
 8002a36:	4604      	mov	r4, r0
 8002a38:	460d      	mov	r5, r1
 8002a3a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8002a3e:	f7fd fdab 	bl	8000598 <__aeabi_f2d>
 8002a42:	4680      	mov	r8, r0
 8002a44:	4689      	mov	r9, r1
 8002a46:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002a4a:	f7fd fda5 	bl	8000598 <__aeabi_f2d>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	1d38      	adds	r0, r7, #4
 8002a54:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a58:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002a5c:	e9cd 4500 	strd	r4, r5, [sp]
 8002a60:	4652      	mov	r2, sl
 8002a62:	465b      	mov	r3, fp
 8002a64:	492d      	ldr	r1, [pc, #180]	; (8002b1c <main+0x354>)
 8002a66:	f008 fd21 	bl	800b4ac <siprintf>
						real_freq, recorded_freq, diff, accuracy);
				send_msg(result_msg);
 8002a6a:	1d3b      	adds	r3, r7, #4
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fd97 	bl	80025a0 <send_msg>

				if (diff <= 10.0f) {  // 10Hz tolerance
 8002a72:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a76:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a82:	d803      	bhi.n	8002a8c <main+0x2c4>
					send_msg("Excellent match! \r\n");
 8002a84:	4826      	ldr	r0, [pc, #152]	; (8002b20 <main+0x358>)
 8002a86:	f7ff fd8b 	bl	80025a0 <send_msg>
 8002a8a:	e013      	b.n	8002ab4 <main+0x2ec>
				} else if (diff <= 50.0f) {
 8002a8c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a90:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002b24 <main+0x35c>
 8002a94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a9c:	d803      	bhi.n	8002aa6 <main+0x2de>
					send_msg("Good effort! \r\n");
 8002a9e:	4822      	ldr	r0, [pc, #136]	; (8002b28 <main+0x360>)
 8002aa0:	f7ff fd7e 	bl	80025a0 <send_msg>
 8002aa4:	e006      	b.n	8002ab4 <main+0x2ec>
				} else {
					send_msg("Keep practicing! \r\n");
 8002aa6:	4821      	ldr	r0, [pc, #132]	; (8002b2c <main+0x364>)
 8002aa8:	f7ff fd7a 	bl	80025a0 <send_msg>
 8002aac:	e002      	b.n	8002ab4 <main+0x2ec>
				}
			} else {
				send_msg("Could not detect your pitch. Try again!\r\n");
 8002aae:	4820      	ldr	r0, [pc, #128]	; (8002b30 <main+0x368>)
 8002ab0:	f7ff fd76 	bl	80025a0 <send_msg>
			}

			send_msg("Type 'start' or 's' to play again.\r\n");
 8002ab4:	481f      	ldr	r0, [pc, #124]	; (8002b34 <main+0x36c>)
 8002ab6:	f7ff fd73 	bl	80025a0 <send_msg>
      
			// go back to IDLE state
			gameState = IDLE;
 8002aba:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <main+0x320>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	701a      	strb	r2, [r3, #0]
			break;
 8002ac0:	e003      	b.n	8002aca <main+0x302>
		}
			
		default:
			gameState = IDLE;
 8002ac2:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <main+0x320>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
			break;
 8002ac8:	bf00      	nop
	if (uart_cmd_ready) {
 8002aca:	e6ac      	b.n	8002826 <main+0x5e>
 8002acc:	20000354 	.word	0x20000354
 8002ad0:	20062040 	.word	0x20062040
 8002ad4:	2005f7f8 	.word	0x2005f7f8
 8002ad8:	200003a0 	.word	0x200003a0
 8002adc:	0800d970 	.word	0x0800d970
 8002ae0:	2005f818 	.word	0x2005f818
 8002ae4:	2005f81c 	.word	0x2005f81c
 8002ae8:	20000000 	.word	0x20000000
 8002aec:	0800d994 	.word	0x0800d994
 8002af0:	2005f7b0 	.word	0x2005f7b0
 8002af4:	0800d9b0 	.word	0x0800d9b0
 8002af8:	200001f4 	.word	0x200001f4
 8002afc:	0800d9bc 	.word	0x0800d9bc
 8002b00:	0800da04 	.word	0x0800da04
 8002b04:	2002000c 	.word	0x2002000c
 8002b08:	2005f7b4 	.word	0x2005f7b4
 8002b0c:	0800da28 	.word	0x0800da28
 8002b10:	0800da48 	.word	0x0800da48
 8002b14:	2000043c 	.word	0x2000043c
 8002b18:	42c80000 	.word	0x42c80000
 8002b1c:	0800da7c 	.word	0x0800da7c
 8002b20:	0800dad0 	.word	0x0800dad0
 8002b24:	42480000 	.word	0x42480000
 8002b28:	0800dae8 	.word	0x0800dae8
 8002b2c:	0800dafc 	.word	0x0800dafc
 8002b30:	0800db14 	.word	0x0800db14
 8002b34:	0800db40 	.word	0x0800db40

08002b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b096      	sub	sp, #88	; 0x58
 8002b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b3e:	f107 0314 	add.w	r3, r7, #20
 8002b42:	2244      	movs	r2, #68	; 0x44
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f008 fd13 	bl	800b572 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b4c:	463b      	mov	r3, r7
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	605a      	str	r2, [r3, #4]
 8002b54:	609a      	str	r2, [r3, #8]
 8002b56:	60da      	str	r2, [r3, #12]
 8002b58:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	f002 fbb6 	bl	80052cc <HAL_PWREx_ControlVoltageScaling>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8002b66:	f000 fa81 	bl	800306c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002b6a:	2310      	movs	r3, #16
 8002b6c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002b76:	2360      	movs	r3, #96	; 0x60
 8002b78:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b82:	2301      	movs	r3, #1
 8002b84:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8002b86:	233c      	movs	r3, #60	; 0x3c
 8002b88:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b92:	2302      	movs	r3, #2
 8002b94:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b96:	f107 0314 	add.w	r3, r7, #20
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f002 fc3a 	bl	8005414 <HAL_RCC_OscConfig>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002ba6:	f000 fa61 	bl	800306c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002baa:	230f      	movs	r3, #15
 8002bac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002bbe:	463b      	mov	r3, r7
 8002bc0:	2105      	movs	r1, #5
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f003 f840 	bl	8005c48 <HAL_RCC_ClockConfig>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002bce:	f000 fa4d 	bl	800306c <Error_Handler>
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	3758      	adds	r7, #88	; 0x58
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002be2:	463b      	mov	r3, r7
 8002be4:	2228      	movs	r2, #40	; 0x28
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f008 fcc2 	bl	800b572 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002bee:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <MX_DAC1_Init+0x60>)
 8002bf0:	4a13      	ldr	r2, [pc, #76]	; (8002c40 <MX_DAC1_Init+0x64>)
 8002bf2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002bf4:	4811      	ldr	r0, [pc, #68]	; (8002c3c <MX_DAC1_Init+0x60>)
 8002bf6:	f000 ff7c 	bl	8003af2 <HAL_DAC_Init>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002c00:	f000 fa34 	bl	800306c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002c04:	2300      	movs	r3, #0
 8002c06:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8002c08:	230a      	movs	r3, #10
 8002c0a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8002c0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c10:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002c12:	2300      	movs	r3, #0
 8002c14:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8002c16:	2300      	movs	r3, #0
 8002c18:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002c1e:	463b      	mov	r3, r7
 8002c20:	2200      	movs	r2, #0
 8002c22:	4619      	mov	r1, r3
 8002c24:	4805      	ldr	r0, [pc, #20]	; (8002c3c <MX_DAC1_Init+0x60>)
 8002c26:	f001 f8b7 	bl	8003d98 <HAL_DAC_ConfigChannel>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8002c30:	f000 fa1c 	bl	800306c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002c34:	bf00      	nop
 8002c36:	3728      	adds	r7, #40	; 0x28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	200001f4 	.word	0x200001f4
 8002c40:	40007400 	.word	0x40007400

08002c44 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8002c48:	4b2b      	ldr	r3, [pc, #172]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c4a:	4a2c      	ldr	r2, [pc, #176]	; (8002cfc <MX_DFSDM1_Init+0xb8>)
 8002c4c:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8002c4e:	4b2a      	ldr	r3, [pc, #168]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8002c54:	4b28      	ldr	r3, [pc, #160]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8002c5a:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 8002c60:	4b25      	ldr	r3, [pc, #148]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 8002c66:	4b24      	ldr	r3, [pc, #144]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c68:	2237      	movs	r2, #55	; 0x37
 8002c6a:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8002c6c:	4b22      	ldr	r3, [pc, #136]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c6e:	2201      	movs	r2, #1
 8002c70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8002c72:	4821      	ldr	r0, [pc, #132]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002c74:	f001 fb26 	bl	80042c4 <HAL_DFSDM_FilterInit>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 8002c7e:	f000 f9f5 	bl	800306c <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8002c82:	4b1f      	ldr	r3, [pc, #124]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002c84:	4a1f      	ldr	r2, [pc, #124]	; (8002d04 <MX_DFSDM1_Init+0xc0>)
 8002c86:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8002c88:	4b1d      	ldr	r3, [pc, #116]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8002c8e:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 8002c94:	4b1a      	ldr	r3, [pc, #104]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002c96:	2232      	movs	r2, #50	; 0x32
 8002c98:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8002c9a:	4b19      	ldr	r3, [pc, #100]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002ca0:	4b17      	ldr	r3, [pc, #92]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8002ca6:	4b16      	ldr	r3, [pc, #88]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8002cac:	4b14      	ldr	r3, [pc, #80]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8002cb2:	4b13      	ldr	r3, [pc, #76]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002cb4:	2204      	movs	r2, #4
 8002cb6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8002cc4:	4b0e      	ldr	r3, [pc, #56]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8002cca:	4b0d      	ldr	r3, [pc, #52]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8002cd0:	480b      	ldr	r0, [pc, #44]	; (8002d00 <MX_DFSDM1_Init+0xbc>)
 8002cd2:	f001 fa37 	bl	8004144 <HAL_DFSDM_ChannelInit>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 8002cdc:	f000 f9c6 	bl	800306c <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	4909      	ldr	r1, [pc, #36]	; (8002d08 <MX_DFSDM1_Init+0xc4>)
 8002ce4:	4804      	ldr	r0, [pc, #16]	; (8002cf8 <MX_DFSDM1_Init+0xb4>)
 8002ce6:	f001 fbc7 	bl	8004478 <HAL_DFSDM_FilterConfigRegChannel>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 8002cf0:	f000 f9bc 	bl	800306c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8002cf4:	bf00      	nop
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000268 	.word	0x20000268
 8002cfc:	40016100 	.word	0x40016100
 8002d00:	200002bc 	.word	0x200002bc
 8002d04:	40016040 	.word	0x40016040
 8002d08:	00020004 	.word	0x00020004

08002d0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d12:	f107 0310 	add.w	r3, r7, #16
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d2a:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d30:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002d32:	4b1c      	ldr	r3, [pc, #112]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d38:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 8002d3e:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d40:	f640 22be 	movw	r2, #2750	; 0xabe
 8002d44:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d46:	4b17      	ldr	r3, [pc, #92]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d52:	4814      	ldr	r0, [pc, #80]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d54:	f003 ff4e 	bl	8006bf4 <HAL_TIM_Base_Init>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002d5e:	f000 f985 	bl	800306c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d68:	f107 0310 	add.w	r3, r7, #16
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	480d      	ldr	r0, [pc, #52]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d70:	f004 f907 	bl	8006f82 <HAL_TIM_ConfigClockSource>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002d7a:	f000 f977 	bl	800306c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002d7e:	2320      	movs	r3, #32
 8002d80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d86:	1d3b      	adds	r3, r7, #4
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4806      	ldr	r0, [pc, #24]	; (8002da4 <MX_TIM2_Init+0x98>)
 8002d8c:	f004 fb34 	bl	80073f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002d96:	f000 f969 	bl	800306c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d9a:	bf00      	nop
 8002d9c:	3720      	adds	r7, #32
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000354 	.word	0x20000354

08002da8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dac:	4b22      	ldr	r3, [pc, #136]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dae:	4a23      	ldr	r2, [pc, #140]	; (8002e3c <MX_USART1_UART_Init+0x94>)
 8002db0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002db2:	4b21      	ldr	r3, [pc, #132]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002db4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002db8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002dba:	4b1f      	ldr	r3, [pc, #124]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002dc0:	4b1d      	ldr	r3, [pc, #116]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002dc6:	4b1c      	ldr	r3, [pc, #112]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002dcc:	4b1a      	ldr	r3, [pc, #104]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dce:	220c      	movs	r2, #12
 8002dd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dd2:	4b19      	ldr	r3, [pc, #100]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dd8:	4b17      	ldr	r3, [pc, #92]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dde:	4b16      	ldr	r3, [pc, #88]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002de4:	4b14      	ldr	r3, [pc, #80]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dea:	4b13      	ldr	r3, [pc, #76]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002df0:	4811      	ldr	r0, [pc, #68]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002df2:	f004 fba7 	bl	8007544 <HAL_UART_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002dfc:	f000 f936 	bl	800306c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e00:	2100      	movs	r1, #0
 8002e02:	480d      	ldr	r0, [pc, #52]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002e04:	f006 fc2b 	bl	800965e <HAL_UARTEx_SetTxFifoThreshold>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002e0e:	f000 f92d 	bl	800306c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e12:	2100      	movs	r1, #0
 8002e14:	4808      	ldr	r0, [pc, #32]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002e16:	f006 fc60 	bl	80096da <HAL_UARTEx_SetRxFifoThreshold>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002e20:	f000 f924 	bl	800306c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002e24:	4804      	ldr	r0, [pc, #16]	; (8002e38 <MX_USART1_UART_Init+0x90>)
 8002e26:	f006 fbe1 	bl	80095ec <HAL_UARTEx_DisableFifoMode>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002e30:	f000 f91c 	bl	800306c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e34:	bf00      	nop
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	200003a0 	.word	0x200003a0
 8002e3c:	40013800 	.word	0x40013800

08002e40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002e46:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <MX_DMA_Init+0x60>)
 8002e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e4a:	4a15      	ldr	r2, [pc, #84]	; (8002ea0 <MX_DMA_Init+0x60>)
 8002e4c:	f043 0304 	orr.w	r3, r3, #4
 8002e50:	6493      	str	r3, [r2, #72]	; 0x48
 8002e52:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <MX_DMA_Init+0x60>)
 8002e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e5e:	4b10      	ldr	r3, [pc, #64]	; (8002ea0 <MX_DMA_Init+0x60>)
 8002e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e62:	4a0f      	ldr	r2, [pc, #60]	; (8002ea0 <MX_DMA_Init+0x60>)
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	6493      	str	r3, [r2, #72]	; 0x48
 8002e6a:	4b0d      	ldr	r3, [pc, #52]	; (8002ea0 <MX_DMA_Init+0x60>)
 8002e6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2100      	movs	r1, #0
 8002e7a:	200b      	movs	r0, #11
 8002e7c:	f000 fe03 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e80:	200b      	movs	r0, #11
 8002e82:	f000 fe1c 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	200c      	movs	r0, #12
 8002e8c:	f000 fdfb 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002e90:	200c      	movs	r0, #12
 8002e92:	f000 fe14 	bl	8003abe <HAL_NVIC_EnableIRQ>

}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000

08002ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b08a      	sub	sp, #40	; 0x28
 8002ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eaa:	f107 0314 	add.w	r3, r7, #20
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	605a      	str	r2, [r3, #4]
 8002eb4:	609a      	str	r2, [r3, #8]
 8002eb6:	60da      	str	r2, [r3, #12]
 8002eb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eba:	4b2f      	ldr	r3, [pc, #188]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ebe:	4a2e      	ldr	r2, [pc, #184]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ec0:	f043 0304 	orr.w	r3, r3, #4
 8002ec4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ec6:	4b2c      	ldr	r3, [pc, #176]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed2:	4b29      	ldr	r3, [pc, #164]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed6:	4a28      	ldr	r2, [pc, #160]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ed8:	f043 0301 	orr.w	r3, r3, #1
 8002edc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ede:	4b26      	ldr	r3, [pc, #152]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002eea:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eee:	4a22      	ldr	r2, [pc, #136]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ef0:	f043 0310 	orr.w	r3, r3, #16
 8002ef4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ef6:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002efa:	f003 0310 	and.w	r3, r3, #16
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f02:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f06:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002f08:	f043 0302 	orr.w	r3, r3, #2
 8002f0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f0e:	4b1a      	ldr	r3, [pc, #104]	; (8002f78 <MX_GPIO_Init+0xd4>)
 8002f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	607b      	str	r3, [r7, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002f20:	4816      	ldr	r0, [pc, #88]	; (8002f7c <MX_GPIO_Init+0xd8>)
 8002f22:	f002 f983 	bl	800522c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 8002f26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f2c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 8002f36:	f107 0314 	add.w	r3, r7, #20
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4810      	ldr	r0, [pc, #64]	; (8002f80 <MX_GPIO_Init+0xdc>)
 8002f3e:	f001 ffe3 	bl	8004f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002f42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f50:	2300      	movs	r3, #0
 8002f52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f54:	f107 0314 	add.w	r3, r7, #20
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4808      	ldr	r0, [pc, #32]	; (8002f7c <MX_GPIO_Init+0xd8>)
 8002f5c:	f001 ffd4 	bl	8004f08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002f60:	2200      	movs	r2, #0
 8002f62:	2100      	movs	r1, #0
 8002f64:	2028      	movs	r0, #40	; 0x28
 8002f66:	f000 fd8e 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002f6a:	2028      	movs	r0, #40	; 0x28
 8002f6c:	f000 fda7 	bl	8003abe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f70:	bf00      	nop
 8002f72:	3728      	adds	r7, #40	; 0x28
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	48000400 	.word	0x48000400
 8002f80:	48000800 	.word	0x48000800

08002f84 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	80fb      	strh	r3, [r7, #6]
	// Button functionality removed - using UART commands instead
	// This callback can be left empty or removed
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
	...

08002f9c <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
	// Stop DFSDM first!
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8002fa4:	4829      	ldr	r0, [pc, #164]	; (800304c <HAL_DFSDM_FilterRegConvCpltCallback+0xb0>)
 8002fa6:	f001 fb2f 	bl	8004608 <HAL_DFSDM_FilterRegularStop_DMA>

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002faa:	2200      	movs	r2, #0
 8002fac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002fb0:	4827      	ldr	r0, [pc, #156]	; (8003050 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 8002fb2:	f002 f93b 	bl	800522c <HAL_GPIO_WritePin>
	send_msg("Recording complete!\r\n");
 8002fb6:	4827      	ldr	r0, [pc, #156]	; (8003054 <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 8002fb8:	f7ff faf2 	bl	80025a0 <send_msg>

	for (int i = 0; i < RECORD_LEN; i++) {
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61fb      	str	r3, [r7, #28]
 8002fc0:	e033      	b.n	800302a <HAL_DFSDM_FilterRegConvCpltCallback+0x8e>
		raw = dfsdmBuffer[i] >> 8;  // 24-bit signed sample
 8002fc2:	4a25      	ldr	r2, [pc, #148]	; (8003058 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>)
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fca:	121b      	asrs	r3, r3, #8
 8002fcc:	4a23      	ldr	r2, [pc, #140]	; (800305c <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8002fce:	6013      	str	r3, [r2, #0]
		int32_t rawclip = raw;
 8002fd0:	4b22      	ldr	r3, [pc, #136]	; (800305c <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	61bb      	str	r3, [r7, #24]

		// Clip typical mic's amplitude (found ranges via mic testing)
		// This controls how buzzy/clear the audio is
		// Increasing fosr makes it more speady
		int max = 2500; //2500
 8002fd6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002fda:	617b      	str	r3, [r7, #20]
		int min = -1000; //-1000
 8002fdc:	4b20      	ldr	r3, [pc, #128]	; (8003060 <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 8002fde:	613b      	str	r3, [r7, #16]
		int diff = max - min;
 8002fe0:	697a      	ldr	r2, [r7, #20]
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	60fb      	str	r3, [r7, #12]
		if (raw >= max) rawclip = max;
 8002fe8:	4b1c      	ldr	r3, [pc, #112]	; (800305c <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	dc01      	bgt.n	8002ff6 <HAL_DFSDM_FilterRegConvCpltCallback+0x5a>
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	61bb      	str	r3, [r7, #24]
		if (raw <= min) rawclip = min;
 8002ff6:	4b19      	ldr	r3, [pc, #100]	; (800305c <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	db01      	blt.n	8003004 <HAL_DFSDM_FilterRegConvCpltCallback+0x68>
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	61bb      	str	r3, [r7, #24]
		rawclip += (-min);  // shift to stay in positive range
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	61bb      	str	r3, [r7, #24]

		dacBuffer[i] = (uint16_t)((rawclip * 4095) / diff); // scale to 12-bit DAC
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4613      	mov	r3, r2
 8003010:	031b      	lsls	r3, r3, #12
 8003012:	1a9a      	subs	r2, r3, r2
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	fb92 f3f3 	sdiv	r3, r2, r3
 800301a:	b299      	uxth	r1, r3
 800301c:	4a11      	ldr	r2, [pc, #68]	; (8003064 <HAL_DFSDM_FilterRegConvCpltCallback+0xc8>)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < RECORD_LEN; i++) {
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	3301      	adds	r3, #1
 8003028:	61fb      	str	r3, [r7, #28]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8003030:	4293      	cmp	r3, r2
 8003032:	ddc6      	ble.n	8002fc2 <HAL_DFSDM_FilterRegConvCpltCallback+0x26>
	}
	
	// Move to analyze state
	if (gameState == RECORD_SOUND) {
 8003034:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d102      	bne.n	8003042 <HAL_DFSDM_FilterRegConvCpltCallback+0xa6>
		gameState = ANALYZE_RECORDING;
 800303c:	4b0a      	ldr	r3, [pc, #40]	; (8003068 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 800303e:	2204      	movs	r2, #4
 8003040:	701a      	strb	r2, [r3, #0]
	}

}
 8003042:	bf00      	nop
 8003044:	3720      	adds	r7, #32
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	20000268 	.word	0x20000268
 8003050:	48000400 	.word	0x48000400
 8003054:	0800db68 	.word	0x0800db68
 8003058:	2002000c 	.word	0x2002000c
 800305c:	2005f7b8 	.word	0x2005f7b8
 8003060:	fffffc18 	.word	0xfffffc18
 8003064:	2000043c 	.word	0x2000043c
 8003068:	20000000 	.word	0x20000000

0800306c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003070:	b672      	cpsid	i
}
 8003072:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003074:	e7fe      	b.n	8003074 <Error_Handler+0x8>
	...

08003078 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800307e:	4b0f      	ldr	r3, [pc, #60]	; (80030bc <HAL_MspInit+0x44>)
 8003080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003082:	4a0e      	ldr	r2, [pc, #56]	; (80030bc <HAL_MspInit+0x44>)
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	6613      	str	r3, [r2, #96]	; 0x60
 800308a:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <HAL_MspInit+0x44>)
 800308c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	607b      	str	r3, [r7, #4]
 8003094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003096:	4b09      	ldr	r3, [pc, #36]	; (80030bc <HAL_MspInit+0x44>)
 8003098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309a:	4a08      	ldr	r2, [pc, #32]	; (80030bc <HAL_MspInit+0x44>)
 800309c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030a0:	6593      	str	r3, [r2, #88]	; 0x58
 80030a2:	4b06      	ldr	r3, [pc, #24]	; (80030bc <HAL_MspInit+0x44>)
 80030a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	40021000 	.word	0x40021000

080030c0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08a      	sub	sp, #40	; 0x28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	605a      	str	r2, [r3, #4]
 80030d2:	609a      	str	r2, [r3, #8]
 80030d4:	60da      	str	r2, [r3, #12]
 80030d6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2b      	ldr	r2, [pc, #172]	; (800318c <HAL_DAC_MspInit+0xcc>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d14f      	bne.n	8003182 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80030e2:	4b2b      	ldr	r3, [pc, #172]	; (8003190 <HAL_DAC_MspInit+0xd0>)
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	4a2a      	ldr	r2, [pc, #168]	; (8003190 <HAL_DAC_MspInit+0xd0>)
 80030e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80030ec:	6593      	str	r3, [r2, #88]	; 0x58
 80030ee:	4b28      	ldr	r3, [pc, #160]	; (8003190 <HAL_DAC_MspInit+0xd0>)
 80030f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030f6:	613b      	str	r3, [r7, #16]
 80030f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030fa:	4b25      	ldr	r3, [pc, #148]	; (8003190 <HAL_DAC_MspInit+0xd0>)
 80030fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fe:	4a24      	ldr	r2, [pc, #144]	; (8003190 <HAL_DAC_MspInit+0xd0>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003106:	4b22      	ldr	r3, [pc, #136]	; (8003190 <HAL_DAC_MspInit+0xd0>)
 8003108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003112:	2310      	movs	r3, #16
 8003114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003116:	2303      	movs	r3, #3
 8003118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800311e:	f107 0314 	add.w	r3, r7, #20
 8003122:	4619      	mov	r1, r3
 8003124:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003128:	f001 feee 	bl	8004f08 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 800312c:	4b19      	ldr	r3, [pc, #100]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 800312e:	4a1a      	ldr	r2, [pc, #104]	; (8003198 <HAL_DAC_MspInit+0xd8>)
 8003130:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8003132:	4b18      	ldr	r3, [pc, #96]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 8003134:	2206      	movs	r2, #6
 8003136:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003138:	4b16      	ldr	r3, [pc, #88]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 800313a:	2210      	movs	r2, #16
 800313c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 8003140:	2200      	movs	r2, #0
 8003142:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003144:	4b13      	ldr	r3, [pc, #76]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 8003146:	2280      	movs	r2, #128	; 0x80
 8003148:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800314a:	4b12      	ldr	r3, [pc, #72]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 800314c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003150:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003152:	4b10      	ldr	r3, [pc, #64]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 8003154:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003158:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800315a:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 800315c:	2220      	movs	r2, #32
 800315e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003160:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 8003162:	2200      	movs	r2, #0
 8003164:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003166:	480b      	ldr	r0, [pc, #44]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 8003168:	f001 fba0 	bl	80048ac <HAL_DMA_Init>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8003172:	f7ff ff7b 	bl	800306c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a06      	ldr	r2, [pc, #24]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	4a05      	ldr	r2, [pc, #20]	; (8003194 <HAL_DAC_MspInit+0xd4>)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003182:	bf00      	nop
 8003184:	3728      	adds	r7, #40	; 0x28
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40007400 	.word	0x40007400
 8003190:	40021000 	.word	0x40021000
 8003194:	20000208 	.word	0x20000208
 8003198:	40020008 	.word	0x40020008

0800319c <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b0ae      	sub	sp, #184	; 0xb8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031b4:	f107 0310 	add.w	r3, r7, #16
 80031b8:	2294      	movs	r2, #148	; 0x94
 80031ba:	2100      	movs	r1, #0
 80031bc:	4618      	mov	r0, r3
 80031be:	f008 f9d8 	bl	800b572 <memset>
  if(DFSDM1_Init == 0)
 80031c2:	4b45      	ldr	r3, [pc, #276]	; (80032d8 <HAL_DFSDM_FilterMspInit+0x13c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d14b      	bne.n	8003262 <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80031ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031d6:	f107 0310 	add.w	r3, r7, #16
 80031da:	4618      	mov	r0, r3
 80031dc:	f002 fff2 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 80031e6:	f7ff ff41 	bl	800306c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80031ea:	4b3c      	ldr	r3, [pc, #240]	; (80032dc <HAL_DFSDM_FilterMspInit+0x140>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3301      	adds	r3, #1
 80031f0:	4a3a      	ldr	r2, [pc, #232]	; (80032dc <HAL_DFSDM_FilterMspInit+0x140>)
 80031f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80031f4:	4b39      	ldr	r3, [pc, #228]	; (80032dc <HAL_DFSDM_FilterMspInit+0x140>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d10b      	bne.n	8003214 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80031fc:	4b38      	ldr	r3, [pc, #224]	; (80032e0 <HAL_DFSDM_FilterMspInit+0x144>)
 80031fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003200:	4a37      	ldr	r2, [pc, #220]	; (80032e0 <HAL_DFSDM_FilterMspInit+0x144>)
 8003202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003206:	6613      	str	r3, [r2, #96]	; 0x60
 8003208:	4b35      	ldr	r3, [pc, #212]	; (80032e0 <HAL_DFSDM_FilterMspInit+0x144>)
 800320a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800320c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003214:	4b32      	ldr	r3, [pc, #200]	; (80032e0 <HAL_DFSDM_FilterMspInit+0x144>)
 8003216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003218:	4a31      	ldr	r2, [pc, #196]	; (80032e0 <HAL_DFSDM_FilterMspInit+0x144>)
 800321a:	f043 0310 	orr.w	r3, r3, #16
 800321e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003220:	4b2f      	ldr	r3, [pc, #188]	; (80032e0 <HAL_DFSDM_FilterMspInit+0x144>)
 8003222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003224:	f003 0310 	and.w	r3, r3, #16
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 800322c:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003230:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003234:	2302      	movs	r3, #2
 8003236:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323a:	2300      	movs	r3, #0
 800323c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003240:	2300      	movs	r3, #0
 8003242:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003246:	2306      	movs	r3, #6
 8003248:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800324c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003250:	4619      	mov	r1, r3
 8003252:	4824      	ldr	r0, [pc, #144]	; (80032e4 <HAL_DFSDM_FilterMspInit+0x148>)
 8003254:	f001 fe58 	bl	8004f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003258:	4b1f      	ldr	r3, [pc, #124]	; (80032d8 <HAL_DFSDM_FilterMspInit+0x13c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	3301      	adds	r3, #1
 800325e:	4a1e      	ldr	r2, [pc, #120]	; (80032d8 <HAL_DFSDM_FilterMspInit+0x13c>)
 8003260:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a20      	ldr	r2, [pc, #128]	; (80032e8 <HAL_DFSDM_FilterMspInit+0x14c>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d130      	bne.n	80032ce <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 800326c:	4b1f      	ldr	r3, [pc, #124]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 800326e:	4a20      	ldr	r2, [pc, #128]	; (80032f0 <HAL_DFSDM_FilterMspInit+0x154>)
 8003270:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8003272:	4b1e      	ldr	r3, [pc, #120]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 8003274:	2256      	movs	r2, #86	; 0x56
 8003276:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003278:	4b1c      	ldr	r3, [pc, #112]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 800327a:	2200      	movs	r2, #0
 800327c:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800327e:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 8003280:	2200      	movs	r2, #0
 8003282:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8003284:	4b19      	ldr	r3, [pc, #100]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 8003286:	2280      	movs	r2, #128	; 0x80
 8003288:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800328a:	4b18      	ldr	r3, [pc, #96]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 800328c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003290:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003292:	4b16      	ldr	r3, [pc, #88]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 8003294:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003298:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 800329a:	4b14      	ldr	r3, [pc, #80]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 800329c:	2200      	movs	r2, #0
 800329e:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80032a0:	4b12      	ldr	r3, [pc, #72]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80032a6:	4811      	ldr	r0, [pc, #68]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 80032a8:	f001 fb00 	bl	80048ac <HAL_DMA_Init>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 80032b2:	f7ff fedb 	bl	800306c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a0c      	ldr	r2, [pc, #48]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 80032ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80032bc:	4a0b      	ldr	r2, [pc, #44]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a09      	ldr	r2, [pc, #36]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 80032c6:	629a      	str	r2, [r3, #40]	; 0x28
 80032c8:	4a08      	ldr	r2, [pc, #32]	; (80032ec <HAL_DFSDM_FilterMspInit+0x150>)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 80032ce:	bf00      	nop
 80032d0:	37b8      	adds	r7, #184	; 0xb8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	2006206c 	.word	0x2006206c
 80032dc:	20062068 	.word	0x20062068
 80032e0:	40021000 	.word	0x40021000
 80032e4:	48001000 	.word	0x48001000
 80032e8:	40016100 	.word	0x40016100
 80032ec:	200002f4 	.word	0x200002f4
 80032f0:	4002001c 	.word	0x4002001c

080032f4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b0ae      	sub	sp, #184	; 0xb8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032fc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	60da      	str	r2, [r3, #12]
 800330a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800330c:	f107 0310 	add.w	r3, r7, #16
 8003310:	2294      	movs	r2, #148	; 0x94
 8003312:	2100      	movs	r1, #0
 8003314:	4618      	mov	r0, r3
 8003316:	f008 f92c 	bl	800b572 <memset>
  if(DFSDM1_Init == 0)
 800331a:	4b2a      	ldr	r3, [pc, #168]	; (80033c4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d14b      	bne.n	80033ba <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8003322:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003326:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8003328:	2300      	movs	r3, #0
 800332a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800332e:	f107 0310 	add.w	r3, r7, #16
 8003332:	4618      	mov	r0, r3
 8003334:	f002 ff46 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800333e:	f7ff fe95 	bl	800306c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003342:	4b21      	ldr	r3, [pc, #132]	; (80033c8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3301      	adds	r3, #1
 8003348:	4a1f      	ldr	r2, [pc, #124]	; (80033c8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800334a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800334c:	4b1e      	ldr	r3, [pc, #120]	; (80033c8 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d10b      	bne.n	800336c <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003354:	4b1d      	ldr	r3, [pc, #116]	; (80033cc <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003358:	4a1c      	ldr	r2, [pc, #112]	; (80033cc <HAL_DFSDM_ChannelMspInit+0xd8>)
 800335a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800335e:	6613      	str	r3, [r2, #96]	; 0x60
 8003360:	4b1a      	ldr	r3, [pc, #104]	; (80033cc <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003364:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800336c:	4b17      	ldr	r3, [pc, #92]	; (80033cc <HAL_DFSDM_ChannelMspInit+0xd8>)
 800336e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003370:	4a16      	ldr	r2, [pc, #88]	; (80033cc <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003372:	f043 0310 	orr.w	r3, r3, #16
 8003376:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003378:	4b14      	ldr	r3, [pc, #80]	; (80033cc <HAL_DFSDM_ChannelMspInit+0xd8>)
 800337a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	60bb      	str	r3, [r7, #8]
 8003382:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003384:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003388:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338c:	2302      	movs	r3, #2
 800338e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	2300      	movs	r3, #0
 8003394:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003398:	2300      	movs	r3, #0
 800339a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800339e:	2306      	movs	r3, #6
 80033a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80033a8:	4619      	mov	r1, r3
 80033aa:	4809      	ldr	r0, [pc, #36]	; (80033d0 <HAL_DFSDM_ChannelMspInit+0xdc>)
 80033ac:	f001 fdac 	bl	8004f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	3301      	adds	r3, #1
 80033b6:	4a03      	ldr	r2, [pc, #12]	; (80033c4 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80033b8:	6013      	str	r3, [r2, #0]
  }

}
 80033ba:	bf00      	nop
 80033bc:	37b8      	adds	r7, #184	; 0xb8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	2006206c 	.word	0x2006206c
 80033c8:	20062068 	.word	0x20062068
 80033cc:	40021000 	.word	0x40021000
 80033d0:	48001000 	.word	0x48001000

080033d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e4:	d113      	bne.n	800340e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033e6:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <HAL_TIM_Base_MspInit+0x44>)
 80033e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ea:	4a0b      	ldr	r2, [pc, #44]	; (8003418 <HAL_TIM_Base_MspInit+0x44>)
 80033ec:	f043 0301 	orr.w	r3, r3, #1
 80033f0:	6593      	str	r3, [r2, #88]	; 0x58
 80033f2:	4b09      	ldr	r3, [pc, #36]	; (8003418 <HAL_TIM_Base_MspInit+0x44>)
 80033f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	60fb      	str	r3, [r7, #12]
 80033fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033fe:	2200      	movs	r2, #0
 8003400:	2100      	movs	r1, #0
 8003402:	201c      	movs	r0, #28
 8003404:	f000 fb3f 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003408:	201c      	movs	r0, #28
 800340a:	f000 fb58 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800340e:	bf00      	nop
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40021000 	.word	0x40021000

0800341c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b0ae      	sub	sp, #184	; 0xb8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003424:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	605a      	str	r2, [r3, #4]
 800342e:	609a      	str	r2, [r3, #8]
 8003430:	60da      	str	r2, [r3, #12]
 8003432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003434:	f107 0310 	add.w	r3, r7, #16
 8003438:	2294      	movs	r2, #148	; 0x94
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f008 f898 	bl	800b572 <memset>
  if(huart->Instance==USART1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a25      	ldr	r2, [pc, #148]	; (80034dc <HAL_UART_MspInit+0xc0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d142      	bne.n	80034d2 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800344c:	2301      	movs	r3, #1
 800344e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003450:	2300      	movs	r3, #0
 8003452:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003454:	f107 0310 	add.w	r3, r7, #16
 8003458:	4618      	mov	r0, r3
 800345a:	f002 feb3 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003464:	f7ff fe02 	bl	800306c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003468:	4b1d      	ldr	r3, [pc, #116]	; (80034e0 <HAL_UART_MspInit+0xc4>)
 800346a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800346c:	4a1c      	ldr	r2, [pc, #112]	; (80034e0 <HAL_UART_MspInit+0xc4>)
 800346e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003472:	6613      	str	r3, [r2, #96]	; 0x60
 8003474:	4b1a      	ldr	r3, [pc, #104]	; (80034e0 <HAL_UART_MspInit+0xc4>)
 8003476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003478:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003480:	4b17      	ldr	r3, [pc, #92]	; (80034e0 <HAL_UART_MspInit+0xc4>)
 8003482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003484:	4a16      	ldr	r2, [pc, #88]	; (80034e0 <HAL_UART_MspInit+0xc4>)
 8003486:	f043 0302 	orr.w	r3, r3, #2
 800348a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800348c:	4b14      	ldr	r3, [pc, #80]	; (80034e0 <HAL_UART_MspInit+0xc4>)
 800348e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003498:	23c0      	movs	r3, #192	; 0xc0
 800349a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800349e:	2302      	movs	r3, #2
 80034a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a4:	2300      	movs	r3, #0
 80034a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034aa:	2303      	movs	r3, #3
 80034ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034b0:	2307      	movs	r3, #7
 80034b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80034ba:	4619      	mov	r1, r3
 80034bc:	4809      	ldr	r0, [pc, #36]	; (80034e4 <HAL_UART_MspInit+0xc8>)
 80034be:	f001 fd23 	bl	8004f08 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80034c2:	2200      	movs	r2, #0
 80034c4:	2100      	movs	r1, #0
 80034c6:	2025      	movs	r0, #37	; 0x25
 80034c8:	f000 fadd 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034cc:	2025      	movs	r0, #37	; 0x25
 80034ce:	f000 faf6 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80034d2:	bf00      	nop
 80034d4:	37b8      	adds	r7, #184	; 0xb8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40013800 	.word	0x40013800
 80034e0:	40021000 	.word	0x40021000
 80034e4:	48000400 	.word	0x48000400

080034e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034ec:	e7fe      	b.n	80034ec <NMI_Handler+0x4>

080034ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034ee:	b480      	push	{r7}
 80034f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034f2:	e7fe      	b.n	80034f2 <HardFault_Handler+0x4>

080034f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034f8:	e7fe      	b.n	80034f8 <MemManage_Handler+0x4>

080034fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034fa:	b480      	push	{r7}
 80034fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034fe:	e7fe      	b.n	80034fe <BusFault_Handler+0x4>

08003500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003504:	e7fe      	b.n	8003504 <UsageFault_Handler+0x4>

08003506 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003506:	b480      	push	{r7}
 8003508:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800350a:	bf00      	nop
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003522:	b480      	push	{r7}
 8003524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003534:	f000 f988 	bl	8003848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}

0800353c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003540:	4802      	ldr	r0, [pc, #8]	; (800354c <DMA1_Channel1_IRQHandler+0x10>)
 8003542:	f001 fb91 	bl	8004c68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000208 	.word	0x20000208

08003550 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8003554:	4802      	ldr	r0, [pc, #8]	; (8003560 <DMA1_Channel2_IRQHandler+0x10>)
 8003556:	f001 fb87 	bl	8004c68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200002f4 	.word	0x200002f4

08003564 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003568:	4802      	ldr	r0, [pc, #8]	; (8003574 <TIM2_IRQHandler+0x10>)
 800356a:	f003 fc03 	bl	8006d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800356e:	bf00      	nop
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	20000354 	.word	0x20000354

08003578 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800357c:	4802      	ldr	r0, [pc, #8]	; (8003588 <USART1_IRQHandler+0x10>)
 800357e:	f004 f90d 	bl	800779c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003582:	bf00      	nop
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	200003a0 	.word	0x200003a0

0800358c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 8003590:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003594:	f001 fe62 	bl	800525c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003598:	bf00      	nop
 800359a:	bd80      	pop	{r7, pc}

0800359c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
  return 1;
 80035a0:	2301      	movs	r3, #1
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <_kill>:

int _kill(int pid, int sig)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035b6:	f008 f82f 	bl	800b618 <__errno>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2216      	movs	r2, #22
 80035be:	601a      	str	r2, [r3, #0]
  return -1;
 80035c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <_exit>:

void _exit (int status)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035d4:	f04f 31ff 	mov.w	r1, #4294967295
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f7ff ffe7 	bl	80035ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80035de:	e7fe      	b.n	80035de <_exit+0x12>

080035e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ec:	2300      	movs	r3, #0
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	e00a      	b.n	8003608 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035f2:	f3af 8000 	nop.w
 80035f6:	4601      	mov	r1, r0
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	60ba      	str	r2, [r7, #8]
 80035fe:	b2ca      	uxtb	r2, r1
 8003600:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	3301      	adds	r3, #1
 8003606:	617b      	str	r3, [r7, #20]
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	429a      	cmp	r2, r3
 800360e:	dbf0      	blt.n	80035f2 <_read+0x12>
  }

  return len;
 8003610:	687b      	ldr	r3, [r7, #4]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b086      	sub	sp, #24
 800361e:	af00      	add	r7, sp, #0
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	e009      	b.n	8003640 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	1c5a      	adds	r2, r3, #1
 8003630:	60ba      	str	r2, [r7, #8]
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	3301      	adds	r3, #1
 800363e:	617b      	str	r3, [r7, #20]
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	429a      	cmp	r2, r3
 8003646:	dbf1      	blt.n	800362c <_write+0x12>
  }
  return len;
 8003648:	687b      	ldr	r3, [r7, #4]
}
 800364a:	4618      	mov	r0, r3
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <_close>:

int _close(int file)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800365a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800365e:	4618      	mov	r0, r3
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800367a:	605a      	str	r2, [r3, #4]
  return 0;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <_isatty>:

int _isatty(int file)
{
 800368a:	b480      	push	{r7}
 800368c:	b083      	sub	sp, #12
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003692:	2301      	movs	r3, #1
}
 8003694:	4618      	mov	r0, r3
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
	...

080036bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036c4:	4a14      	ldr	r2, [pc, #80]	; (8003718 <_sbrk+0x5c>)
 80036c6:	4b15      	ldr	r3, [pc, #84]	; (800371c <_sbrk+0x60>)
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036d0:	4b13      	ldr	r3, [pc, #76]	; (8003720 <_sbrk+0x64>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d102      	bne.n	80036de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036d8:	4b11      	ldr	r3, [pc, #68]	; (8003720 <_sbrk+0x64>)
 80036da:	4a12      	ldr	r2, [pc, #72]	; (8003724 <_sbrk+0x68>)
 80036dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036de:	4b10      	ldr	r3, [pc, #64]	; (8003720 <_sbrk+0x64>)
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4413      	add	r3, r2
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d207      	bcs.n	80036fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036ec:	f007 ff94 	bl	800b618 <__errno>
 80036f0:	4603      	mov	r3, r0
 80036f2:	220c      	movs	r2, #12
 80036f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036f6:	f04f 33ff 	mov.w	r3, #4294967295
 80036fa:	e009      	b.n	8003710 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036fc:	4b08      	ldr	r3, [pc, #32]	; (8003720 <_sbrk+0x64>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003702:	4b07      	ldr	r3, [pc, #28]	; (8003720 <_sbrk+0x64>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4413      	add	r3, r2
 800370a:	4a05      	ldr	r2, [pc, #20]	; (8003720 <_sbrk+0x64>)
 800370c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800370e:	68fb      	ldr	r3, [r7, #12]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3718      	adds	r7, #24
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	200a0000 	.word	0x200a0000
 800371c:	00000400 	.word	0x00000400
 8003720:	20062070 	.word	0x20062070
 8003724:	200621e8 	.word	0x200621e8

08003728 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800372c:	4b06      	ldr	r3, [pc, #24]	; (8003748 <SystemInit+0x20>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	4a05      	ldr	r2, [pc, #20]	; (8003748 <SystemInit+0x20>)
 8003734:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003738:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800373c:	bf00      	nop
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	e000ed00 	.word	0xe000ed00

0800374c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800374c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003784 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003750:	f7ff ffea 	bl	8003728 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003754:	480c      	ldr	r0, [pc, #48]	; (8003788 <LoopForever+0x6>)
  ldr r1, =_edata
 8003756:	490d      	ldr	r1, [pc, #52]	; (800378c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003758:	4a0d      	ldr	r2, [pc, #52]	; (8003790 <LoopForever+0xe>)
  movs r3, #0
 800375a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800375c:	e002      	b.n	8003764 <LoopCopyDataInit>

0800375e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800375e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003762:	3304      	adds	r3, #4

08003764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003768:	d3f9      	bcc.n	800375e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800376a:	4a0a      	ldr	r2, [pc, #40]	; (8003794 <LoopForever+0x12>)
  ldr r4, =_ebss
 800376c:	4c0a      	ldr	r4, [pc, #40]	; (8003798 <LoopForever+0x16>)
  movs r3, #0
 800376e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003770:	e001      	b.n	8003776 <LoopFillZerobss>

08003772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003774:	3204      	adds	r2, #4

08003776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003778:	d3fb      	bcc.n	8003772 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800377a:	f007 ff53 	bl	800b624 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800377e:	f7ff f823 	bl	80027c8 <main>

08003782 <LoopForever>:

LoopForever:
    b LoopForever
 8003782:	e7fe      	b.n	8003782 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003784:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800378c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003790:	080217b8 	.word	0x080217b8
  ldr r2, =_sbss
 8003794:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003798:	200621e8 	.word	0x200621e8

0800379c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800379c:	e7fe      	b.n	800379c <ADC1_IRQHandler>

0800379e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80037a4:	2300      	movs	r3, #0
 80037a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037a8:	2003      	movs	r0, #3
 80037aa:	f000 f961 	bl	8003a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037ae:	2000      	movs	r0, #0
 80037b0:	f000 f80e 	bl	80037d0 <HAL_InitTick>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	71fb      	strb	r3, [r7, #7]
 80037be:	e001      	b.n	80037c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037c0:	f7ff fc5a 	bl	8003078 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037c4:	79fb      	ldrb	r3, [r7, #7]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80037d8:	2300      	movs	r3, #0
 80037da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80037dc:	4b17      	ldr	r3, [pc, #92]	; (800383c <HAL_InitTick+0x6c>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d023      	beq.n	800382c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80037e4:	4b16      	ldr	r3, [pc, #88]	; (8003840 <HAL_InitTick+0x70>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b14      	ldr	r3, [pc, #80]	; (800383c <HAL_InitTick+0x6c>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	4619      	mov	r1, r3
 80037ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 f96d 	bl	8003ada <HAL_SYSTICK_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10f      	bne.n	8003826 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b0f      	cmp	r3, #15
 800380a:	d809      	bhi.n	8003820 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800380c:	2200      	movs	r2, #0
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	f04f 30ff 	mov.w	r0, #4294967295
 8003814:	f000 f937 	bl	8003a86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003818:	4a0a      	ldr	r2, [pc, #40]	; (8003844 <HAL_InitTick+0x74>)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6013      	str	r3, [r2, #0]
 800381e:	e007      	b.n	8003830 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
 8003824:	e004      	b.n	8003830 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	73fb      	strb	r3, [r7, #15]
 800382a:	e001      	b.n	8003830 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003830:	7bfb      	ldrb	r3, [r7, #15]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	2000000c 	.word	0x2000000c
 8003840:	20000004 	.word	0x20000004
 8003844:	20000008 	.word	0x20000008

08003848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800384c:	4b06      	ldr	r3, [pc, #24]	; (8003868 <HAL_IncTick+0x20>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	461a      	mov	r2, r3
 8003852:	4b06      	ldr	r3, [pc, #24]	; (800386c <HAL_IncTick+0x24>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4413      	add	r3, r2
 8003858:	4a04      	ldr	r2, [pc, #16]	; (800386c <HAL_IncTick+0x24>)
 800385a:	6013      	str	r3, [r2, #0]
}
 800385c:	bf00      	nop
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	2000000c 	.word	0x2000000c
 800386c:	20062074 	.word	0x20062074

08003870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  return uwTick;
 8003874:	4b03      	ldr	r3, [pc, #12]	; (8003884 <HAL_GetTick+0x14>)
 8003876:	681b      	ldr	r3, [r3, #0]
}
 8003878:	4618      	mov	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	20062074 	.word	0x20062074

08003888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003890:	f7ff ffee 	bl	8003870 <HAL_GetTick>
 8003894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d005      	beq.n	80038ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80038a2:	4b0a      	ldr	r3, [pc, #40]	; (80038cc <HAL_Delay+0x44>)
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	461a      	mov	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4413      	add	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038ae:	bf00      	nop
 80038b0:	f7ff ffde 	bl	8003870 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d8f7      	bhi.n	80038b0 <HAL_Delay+0x28>
  {
  }
}
 80038c0:	bf00      	nop
 80038c2:	bf00      	nop
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	2000000c 	.word	0x2000000c

080038d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038e0:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038ec:	4013      	ands	r3, r2
 80038ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003902:	4a04      	ldr	r2, [pc, #16]	; (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	60d3      	str	r3, [r2, #12]
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800391c:	4b04      	ldr	r3, [pc, #16]	; (8003930 <__NVIC_GetPriorityGrouping+0x18>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	0a1b      	lsrs	r3, r3, #8
 8003922:	f003 0307 	and.w	r3, r3, #7
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	2b00      	cmp	r3, #0
 8003944:	db0b      	blt.n	800395e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	f003 021f 	and.w	r2, r3, #31
 800394c:	4907      	ldr	r1, [pc, #28]	; (800396c <__NVIC_EnableIRQ+0x38>)
 800394e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	2001      	movs	r0, #1
 8003956:	fa00 f202 	lsl.w	r2, r0, r2
 800395a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	e000e100 	.word	0xe000e100

08003970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	2b00      	cmp	r3, #0
 8003982:	db0a      	blt.n	800399a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	490c      	ldr	r1, [pc, #48]	; (80039bc <__NVIC_SetPriority+0x4c>)
 800398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398e:	0112      	lsls	r2, r2, #4
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	440b      	add	r3, r1
 8003994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003998:	e00a      	b.n	80039b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4908      	ldr	r1, [pc, #32]	; (80039c0 <__NVIC_SetPriority+0x50>)
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	3b04      	subs	r3, #4
 80039a8:	0112      	lsls	r2, r2, #4
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	440b      	add	r3, r1
 80039ae:	761a      	strb	r2, [r3, #24]
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	e000e100 	.word	0xe000e100
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b089      	sub	sp, #36	; 0x24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f1c3 0307 	rsb	r3, r3, #7
 80039de:	2b04      	cmp	r3, #4
 80039e0:	bf28      	it	cs
 80039e2:	2304      	movcs	r3, #4
 80039e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	3304      	adds	r3, #4
 80039ea:	2b06      	cmp	r3, #6
 80039ec:	d902      	bls.n	80039f4 <NVIC_EncodePriority+0x30>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3b03      	subs	r3, #3
 80039f2:	e000      	b.n	80039f6 <NVIC_EncodePriority+0x32>
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f8:	f04f 32ff 	mov.w	r2, #4294967295
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43da      	mvns	r2, r3
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	401a      	ands	r2, r3
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	fa01 f303 	lsl.w	r3, r1, r3
 8003a16:	43d9      	mvns	r1, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a1c:	4313      	orrs	r3, r2
         );
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3724      	adds	r7, #36	; 0x24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
	...

08003a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a3c:	d301      	bcc.n	8003a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00f      	b.n	8003a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a42:	4a0a      	ldr	r2, [pc, #40]	; (8003a6c <SysTick_Config+0x40>)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a4a:	210f      	movs	r1, #15
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f7ff ff8e 	bl	8003970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <SysTick_Config+0x40>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a5a:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <SysTick_Config+0x40>)
 8003a5c:	2207      	movs	r2, #7
 8003a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	e000e010 	.word	0xe000e010

08003a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff ff29 	bl	80038d0 <__NVIC_SetPriorityGrouping>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a98:	f7ff ff3e 	bl	8003918 <__NVIC_GetPriorityGrouping>
 8003a9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	6978      	ldr	r0, [r7, #20]
 8003aa4:	f7ff ff8e 	bl	80039c4 <NVIC_EncodePriority>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff ff5d 	bl	8003970 <__NVIC_SetPriority>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff31 	bl	8003934 <__NVIC_EnableIRQ>
}
 8003ad2:	bf00      	nop
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff ffa2 	bl	8003a2c <SysTick_Config>
 8003ae8:	4603      	mov	r3, r0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b082      	sub	sp, #8
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e014      	b.n	8003b2e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	791b      	ldrb	r3, [r3, #4]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d105      	bne.n	8003b1a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff fad3 	bl	80030c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
	...

08003b38 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	795b      	ldrb	r3, [r3, #5]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <HAL_DAC_Start_DMA+0x1e>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e0ab      	b.n	8003cae <HAL_DAC_Start_DMA+0x176>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d12f      	bne.n	8003bc8 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	; (8003cb8 <HAL_DAC_Start_DMA+0x180>)
 8003b6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	4a51      	ldr	r2, [pc, #324]	; (8003cbc <HAL_DAC_Start_DMA+0x184>)
 8003b76:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	4a50      	ldr	r2, [pc, #320]	; (8003cc0 <HAL_DAC_Start_DMA+0x188>)
 8003b7e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b8e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d013      	beq.n	8003bbe <HAL_DAC_Start_DMA+0x86>
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d845      	bhi.n	8003c28 <HAL_DAC_Start_DMA+0xf0>
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d003      	beq.n	8003baa <HAL_DAC_Start_DMA+0x72>
 8003ba2:	6a3b      	ldr	r3, [r7, #32]
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	d005      	beq.n	8003bb4 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003ba8:	e03e      	b.n	8003c28 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	3308      	adds	r3, #8
 8003bb0:	613b      	str	r3, [r7, #16]
        break;
 8003bb2:	e03c      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	330c      	adds	r3, #12
 8003bba:	613b      	str	r3, [r7, #16]
        break;
 8003bbc:	e037      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3310      	adds	r3, #16
 8003bc4:	613b      	str	r3, [r7, #16]
        break;
 8003bc6:	e032      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	4a3d      	ldr	r2, [pc, #244]	; (8003cc4 <HAL_DAC_Start_DMA+0x18c>)
 8003bce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	4a3c      	ldr	r2, [pc, #240]	; (8003cc8 <HAL_DAC_Start_DMA+0x190>)
 8003bd6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4a3b      	ldr	r2, [pc, #236]	; (8003ccc <HAL_DAC_Start_DMA+0x194>)
 8003bde:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003bee:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	2b08      	cmp	r3, #8
 8003bf4:	d013      	beq.n	8003c1e <HAL_DAC_Start_DMA+0xe6>
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d817      	bhi.n	8003c2c <HAL_DAC_Start_DMA+0xf4>
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d003      	beq.n	8003c0a <HAL_DAC_Start_DMA+0xd2>
 8003c02:	6a3b      	ldr	r3, [r7, #32]
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d005      	beq.n	8003c14 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003c08:	e010      	b.n	8003c2c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3314      	adds	r3, #20
 8003c10:	613b      	str	r3, [r7, #16]
        break;
 8003c12:	e00c      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	3318      	adds	r3, #24
 8003c1a:	613b      	str	r3, [r7, #16]
        break;
 8003c1c:	e007      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	331c      	adds	r3, #28
 8003c24:	613b      	str	r3, [r7, #16]
        break;
 8003c26:	e002      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
        break;
 8003c28:	bf00      	nop
 8003c2a:	e000      	b.n	8003c2e <HAL_DAC_Start_DMA+0xf6>
        break;
 8003c2c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d111      	bne.n	8003c58 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c42:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6898      	ldr	r0, [r3, #8]
 8003c48:	6879      	ldr	r1, [r7, #4]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	f000 fed5 	bl	80049fc <HAL_DMA_Start_IT>
 8003c52:	4603      	mov	r3, r0
 8003c54:	75fb      	strb	r3, [r7, #23]
 8003c56:	e010      	b.n	8003c7a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003c66:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	68d8      	ldr	r0, [r3, #12]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	f000 fec3 	bl	80049fc <HAL_DMA_Start_IT>
 8003c76:	4603      	mov	r3, r0
 8003c78:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003c80:	7dfb      	ldrb	r3, [r7, #23]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10c      	bne.n	8003ca0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6819      	ldr	r1, [r3, #0]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2201      	movs	r2, #1
 8003c94:	409a      	lsls	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e005      	b.n	8003cac <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	f043 0204 	orr.w	r2, r3, #4
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	08004031 	.word	0x08004031
 8003cbc:	08004053 	.word	0x08004053
 8003cc0:	0800406f 	.word	0x0800406f
 8003cc4:	080040d9 	.word	0x080040d9
 8003cc8:	080040fb 	.word	0x080040fb
 8003ccc:	08004117 	.word	0x08004117

08003cd0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6819      	ldr	r1, [r3, #0]
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	f003 0310 	and.w	r3, r3, #16
 8003ce6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	400a      	ands	r2, r1
 8003cf6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6819      	ldr	r1, [r3, #0]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2201      	movs	r2, #1
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	400a      	ands	r2, r1
 8003d12:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10d      	bne.n	8003d36 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 fee7 	bl	8004af2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	e00c      	b.n	8003d50 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 fed9 	bl	8004af2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003d4e:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003da4:	2300      	movs	r3, #0
 8003da6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	795b      	ldrb	r3, [r3, #5]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_DAC_ConfigChannel+0x1c>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e137      	b.n	8004024 <HAL_DAC_ConfigChannel+0x28c>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2201      	movs	r2, #1
 8003db8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b04      	cmp	r3, #4
 8003dc6:	f040 8081 	bne.w	8003ecc <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003dca:	f7ff fd51 	bl	8003870 <HAL_GetTick>
 8003dce:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d140      	bne.n	8003e58 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003dd6:	e018      	b.n	8003e0a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003dd8:	f7ff fd4a 	bl	8003870 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d911      	bls.n	8003e0a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00a      	beq.n	8003e0a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	f043 0208 	orr.w	r2, r3, #8
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2203      	movs	r2, #3
 8003e04:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e10c      	b.n	8004024 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1df      	bne.n	8003dd8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003e18:	2001      	movs	r0, #1
 8003e1a:	f7ff fd35 	bl	8003888 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68ba      	ldr	r2, [r7, #8]
 8003e24:	69d2      	ldr	r2, [r2, #28]
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
 8003e28:	e023      	b.n	8003e72 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003e2a:	f7ff fd21 	bl	8003870 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d90f      	bls.n	8003e58 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	da0a      	bge.n	8003e58 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	f043 0208 	orr.w	r2, r3, #8
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2203      	movs	r2, #3
 8003e52:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e0e5      	b.n	8004024 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	dbe3      	blt.n	8003e2a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003e62:	2001      	movs	r0, #1
 8003e64:	f7ff fd10 	bl	8003888 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	69d2      	ldr	r2, [r2, #28]
 8003e70:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003e82:	fa01 f303 	lsl.w	r3, r1, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	ea02 0103 	and.w	r1, r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	6a1a      	ldr	r2, [r3, #32]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f003 0310 	and.w	r3, r3, #16
 8003e96:	409a      	lsls	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f003 0310 	and.w	r3, r3, #16
 8003eac:	21ff      	movs	r1, #255	; 0xff
 8003eae:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	ea02 0103 	and.w	r1, r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f003 0310 	and.w	r3, r3, #16
 8003ec2:	409a      	lsls	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d11d      	bne.n	8003f10 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eda:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f003 0310 	and.w	r3, r3, #16
 8003ee2:	221f      	movs	r2, #31
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	69fa      	ldr	r2, [r7, #28]
 8003eec:	4013      	ands	r3, r2
 8003eee:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	69fa      	ldr	r2, [r7, #28]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	69fa      	ldr	r2, [r7, #28]
 8003f0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f16:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f003 0310 	and.w	r3, r3, #16
 8003f1e:	2207      	movs	r2, #7
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	43db      	mvns	r3, r3
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	431a      	orrs	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f003 0310 	and.w	r3, r3, #16
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	69fa      	ldr	r2, [r7, #28]
 8003f56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6819      	ldr	r1, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f003 0310 	and.w	r3, r3, #16
 8003f64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43da      	mvns	r2, r3
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	400a      	ands	r2, r1
 8003f74:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	69fa      	ldr	r2, [r7, #28]
 8003f90:	4013      	ands	r3, r2
 8003f92:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa6:	69fa      	ldr	r2, [r7, #28]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb4:	d104      	bne.n	8003fc0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fbc:	61fb      	str	r3, [r7, #28]
 8003fbe:	e018      	b.n	8003ff2 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d104      	bne.n	8003fd2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	e00f      	b.n	8003ff2 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003fd2:	f001 ffff 	bl	8005fd4 <HAL_RCC_GetHCLKFreq>
 8003fd6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	4a14      	ldr	r2, [pc, #80]	; (800402c <HAL_DAC_ConfigChannel+0x294>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d904      	bls.n	8003fea <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fe6:	61fb      	str	r3, [r7, #28]
 8003fe8:	e003      	b.n	8003ff2 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003ff0:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	69fa      	ldr	r2, [r7, #28]
 8003ff8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6819      	ldr	r1, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f003 0310 	and.w	r3, r3, #16
 8004006:	22c0      	movs	r2, #192	; 0xc0
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	43da      	mvns	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	400a      	ands	r2, r1
 8004014:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3720      	adds	r7, #32
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	04c4b400 	.word	0x04c4b400

08004030 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f7ff fe8b 	bl	8003d5a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2201      	movs	r2, #1
 8004048:	711a      	strb	r2, [r3, #4]
}
 800404a:	bf00      	nop
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004060:	68f8      	ldr	r0, [r7, #12]
 8004062:	f7ff fe84 	bl	8003d6e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004066:	bf00      	nop
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b084      	sub	sp, #16
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	f043 0204 	orr.w	r2, r3, #4
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f7ff fe7a 	bl	8003d82 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2201      	movs	r2, #1
 8004092:	711a      	strb	r2, [r3, #4]
}
 8004094:	bf00      	nop
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f7ff ffd8 	bl	800409c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2201      	movs	r2, #1
 80040f0:	711a      	strb	r2, [r3, #4]
}
 80040f2:	bf00      	nop
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b084      	sub	sp, #16
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004106:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f7ff ffd1 	bl	80040b0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800410e:	bf00      	nop
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b084      	sub	sp, #16
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004122:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	f043 0204 	orr.w	r2, r3, #4
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f7ff ffc7 	bl	80040c4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2201      	movs	r2, #1
 800413a:	711a      	strb	r2, [r3, #4]
}
 800413c:	bf00      	nop
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e0ac      	b.n	80042b0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f000 fab6 	bl	80046cc <DFSDM_GetChannelFromInstance>
 8004160:	4603      	mov	r3, r0
 8004162:	4a55      	ldr	r2, [pc, #340]	; (80042b8 <HAL_DFSDM_ChannelInit+0x174>)
 8004164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e09f      	b.n	80042b0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff f8bf 	bl	80032f4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8004176:	4b51      	ldr	r3, [pc, #324]	; (80042bc <HAL_DFSDM_ChannelInit+0x178>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	4a4f      	ldr	r2, [pc, #316]	; (80042bc <HAL_DFSDM_ChannelInit+0x178>)
 800417e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004180:	4b4e      	ldr	r3, [pc, #312]	; (80042bc <HAL_DFSDM_ChannelInit+0x178>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d125      	bne.n	80041d4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004188:	4b4d      	ldr	r3, [pc, #308]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a4c      	ldr	r2, [pc, #304]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800418e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004192:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004194:	4b4a      	ldr	r3, [pc, #296]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	4948      	ldr	r1, [pc, #288]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80041a2:	4b47      	ldr	r3, [pc, #284]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a46      	ldr	r2, [pc, #280]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80041a8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80041ac:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	791b      	ldrb	r3, [r3, #4]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d108      	bne.n	80041c8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80041b6:	4b42      	ldr	r3, [pc, #264]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	3b01      	subs	r3, #1
 80041c0:	041b      	lsls	r3, r3, #16
 80041c2:	493f      	ldr	r1, [pc, #252]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80041c8:	4b3d      	ldr	r3, [pc, #244]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a3c      	ldr	r2, [pc, #240]	; (80042c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80041ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80041d2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80041e2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6819      	ldr	r1, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80041f2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80041f8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 020f 	bic.w	r2, r2, #15
 8004210:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6819      	ldr	r1, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004220:	431a      	orrs	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689a      	ldr	r2, [r3, #8]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8004238:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	6899      	ldr	r1, [r3, #8]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004248:	3b01      	subs	r3, #1
 800424a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f002 0207 	and.w	r2, r2, #7
 8004264:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6859      	ldr	r1, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004276:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004278:	431a      	orrs	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004290:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 fa14 	bl	80046cc <DFSDM_GetChannelFromInstance>
 80042a4:	4602      	mov	r2, r0
 80042a6:	4904      	ldr	r1, [pc, #16]	; (80042b8 <HAL_DFSDM_ChannelInit+0x174>)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	2006207c 	.word	0x2006207c
 80042bc:	20062078 	.word	0x20062078
 80042c0:	40016000 	.word	0x40016000

080042c4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e0ca      	b.n	800446c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a66      	ldr	r2, [pc, #408]	; (8004474 <HAL_DFSDM_FilterInit+0x1b0>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d109      	bne.n	80042f4 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d003      	beq.n	80042f0 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e0bb      	b.n	800446c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f7fe ff45 	bl	800319c <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8004320:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	7a1b      	ldrb	r3, [r3, #8]
 8004326:	2b01      	cmp	r3, #1
 8004328:	d108      	bne.n	800433c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	e007      	b.n	800434c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800434a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	7a5b      	ldrb	r3, [r3, #9]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d108      	bne.n	8004366 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	e007      	b.n	8004376 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8004374:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6812      	ldr	r2, [r2, #0]
 8004380:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004384:	f023 0308 	bic.w	r3, r3, #8
 8004388:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d108      	bne.n	80043a4 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6819      	ldr	r1, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	695a      	ldr	r2, [r3, #20]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	7c1b      	ldrb	r3, [r3, #16]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d108      	bne.n	80043be <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0210 	orr.w	r2, r2, #16
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	e007      	b.n	80043ce <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0210 	bic.w	r2, r2, #16
 80043cc:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	7c5b      	ldrb	r3, [r3, #17]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d108      	bne.n	80043e8 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f042 0220 	orr.w	r2, r2, #32
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	e007      	b.n	80043f8 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0220 	bic.w	r2, r2, #32
 80043f6:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8004406:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 800440a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6959      	ldr	r1, [r3, #20]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	3b01      	subs	r3, #1
 800441c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800441e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004426:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68da      	ldr	r2, [r3, #12]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699a      	ldr	r2, [r3, #24]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	7c1a      	ldrb	r2, [r3, #16]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f042 0201 	orr.w	r2, r2, #1
 8004460:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40016100 	.word	0x40016100

08004478 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d02e      	beq.n	80044f0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004498:	2bff      	cmp	r3, #255	; 0xff
 800449a:	d029      	beq.n	80044f0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	6812      	ldr	r2, [r2, #0]
 80044a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80044aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044ae:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d10d      	bne.n	80044d2 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80044c4:	431a      	orrs	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	e00a      	b.n	80044e8 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6819      	ldr	r1, [r3, #0]
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	021b      	lsls	r3, r3, #8
 80044dc:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	631a      	str	r2, [r3, #48]	; 0x30
 80044ee:	e001      	b.n	80044f4 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80044f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	371c      	adds	r7, #28
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
	...

08004504 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004510:	2300      	movs	r3, #0
 8004512:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d102      	bne.n	8004526 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	75fb      	strb	r3, [r7, #23]
 8004524:	e064      	b.n	80045f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004530:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004534:	d002      	beq.n	800453c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	75fb      	strb	r3, [r7, #23]
 800453a:	e059      	b.n	80045f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10e      	bne.n	8004562 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10a      	bne.n	8004562 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004550:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004552:	2b00      	cmp	r3, #0
 8004554:	d105      	bne.n	8004562 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d002      	beq.n	8004562 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	75fb      	strb	r3, [r7, #23]
 8004560:	e046      	b.n	80045f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10b      	bne.n	8004582 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800456e:	2b00      	cmp	r3, #0
 8004570:	d107      	bne.n	8004582 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004576:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004578:	2b20      	cmp	r3, #32
 800457a:	d102      	bne.n	8004582 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	75fb      	strb	r3, [r7, #23]
 8004580:	e036      	b.n	80045f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004588:	2b01      	cmp	r3, #1
 800458a:	d004      	beq.n	8004596 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8004592:	2b03      	cmp	r3, #3
 8004594:	d12a      	bne.n	80045ec <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459a:	4a18      	ldr	r2, [pc, #96]	; (80045fc <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 800459c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	4a17      	ldr	r2, [pc, #92]	; (8004600 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80045a4:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045aa:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80045ac:	2b20      	cmp	r3, #32
 80045ae:	d101      	bne.n	80045b4 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80045b0:	4a14      	ldr	r2, [pc, #80]	; (8004604 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80045b2:	e000      	b.n	80045b6 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80045b4:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ba:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	331c      	adds	r3, #28
 80045c6:	4619      	mov	r1, r3
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f000 fa16 	bl	80049fc <HAL_DMA_Start_IT>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d006      	beq.n	80045e4 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	22ff      	movs	r2, #255	; 0xff
 80045da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80045e2:	e005      	b.n	80045f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f8bd 	bl	8004764 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80045ea:	e001      	b.n	80045f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80045f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	0800468d 	.word	0x0800468d
 8004600:	080046a9 	.word	0x080046a9
 8004604:	08004671 	.word	0x08004671

08004608 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800461a:	2b02      	cmp	r3, #2
 800461c:	d007      	beq.n	800462e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004624:	2b04      	cmp	r3, #4
 8004626:	d002      	beq.n	800462e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
 800462c:	e007      	b.n	800463e <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004632:	4618      	mov	r0, r3
 8004634:	f000 fa5d 	bl	8004af2 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f8e9 	bl	8004810 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 800463e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004640:	4618      	mov	r0, r3
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7ff ffe2 	bl	8004648 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8004684:	bf00      	nop
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004698:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f7fe fc7e 	bl	8002f9c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80046a0:	bf00      	nop
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2203      	movs	r2, #3
 80046ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f7ff ffcd 	bl	800465c <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80046c2:	bf00      	nop
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a1c      	ldr	r2, [pc, #112]	; (8004748 <DFSDM_GetChannelFromInstance+0x7c>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d102      	bne.n	80046e2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	e02b      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a19      	ldr	r2, [pc, #100]	; (800474c <DFSDM_GetChannelFromInstance+0x80>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d102      	bne.n	80046f0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80046ea:	2301      	movs	r3, #1
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	e024      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a17      	ldr	r2, [pc, #92]	; (8004750 <DFSDM_GetChannelFromInstance+0x84>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d102      	bne.n	80046fe <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80046f8:	2302      	movs	r3, #2
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	e01d      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a14      	ldr	r2, [pc, #80]	; (8004754 <DFSDM_GetChannelFromInstance+0x88>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d102      	bne.n	800470c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004706:	2304      	movs	r3, #4
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	e016      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a12      	ldr	r2, [pc, #72]	; (8004758 <DFSDM_GetChannelFromInstance+0x8c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d102      	bne.n	800471a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004714:	2305      	movs	r3, #5
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	e00f      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a0f      	ldr	r2, [pc, #60]	; (800475c <DFSDM_GetChannelFromInstance+0x90>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d102      	bne.n	8004728 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004722:	2306      	movs	r3, #6
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	e008      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a0d      	ldr	r2, [pc, #52]	; (8004760 <DFSDM_GetChannelFromInstance+0x94>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d102      	bne.n	8004736 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004730:	2307      	movs	r3, #7
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	e001      	b.n	800473a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004736:	2303      	movs	r3, #3
 8004738:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800473a:	68fb      	ldr	r3, [r7, #12]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3714      	adds	r7, #20
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	40016000 	.word	0x40016000
 800474c:	40016020 	.word	0x40016020
 8004750:	40016040 	.word	0x40016040
 8004754:	40016080 	.word	0x40016080
 8004758:	400160a0 	.word	0x400160a0
 800475c:	400160c0 	.word	0x400160c0
 8004760:	400160e0 	.word	0x400160e0

08004764 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004770:	2b00      	cmp	r3, #0
 8004772:	d108      	bne.n	8004786 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	e033      	b.n	80047ee <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0201 	bic.w	r2, r2, #1
 8004794:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80047a4:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f042 0201 	orr.w	r2, r2, #1
 80047b4:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80047bc:	2b03      	cmp	r3, #3
 80047be:	d116      	bne.n	80047ee <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d107      	bne.n	80047d8 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0202 	orr.w	r2, r2, #2
 80047d6:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d102      	bne.n	80047e8 <DFSDM_RegConvStart+0x84>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e6:	e000      	b.n	80047ea <DFSDM_RegConvStart+0x86>
 80047e8:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <DFSDM_RegConvStart+0x98>
 80047f8:	2202      	movs	r2, #2
 80047fa:	e000      	b.n	80047fe <DFSDM_RegConvStart+0x9a>
 80047fc:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800482c:	2b01      	cmp	r3, #1
 800482e:	d107      	bne.n	8004840 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800483e:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004856:	2b04      	cmp	r3, #4
 8004858:	d116      	bne.n	8004888 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485e:	2b00      	cmp	r3, #0
 8004860:	d107      	bne.n	8004872 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0202 	orr.w	r2, r2, #2
 8004870:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8004878:	2b01      	cmp	r3, #1
 800487a:	d102      	bne.n	8004882 <DFSDM_RegConvStop+0x72>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004880:	e000      	b.n	8004884 <DFSDM_RegConvStop+0x74>
 8004882:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 800488e:	2b02      	cmp	r3, #2
 8004890:	d101      	bne.n	8004896 <DFSDM_RegConvStop+0x86>
 8004892:	2201      	movs	r2, #1
 8004894:	e000      	b.n	8004898 <DFSDM_RegConvStop+0x88>
 8004896:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
	...

080048ac <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e08d      	b.n	80049da <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	461a      	mov	r2, r3
 80048c4:	4b47      	ldr	r3, [pc, #284]	; (80049e4 <HAL_DMA_Init+0x138>)
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d80f      	bhi.n	80048ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	461a      	mov	r2, r3
 80048d0:	4b45      	ldr	r3, [pc, #276]	; (80049e8 <HAL_DMA_Init+0x13c>)
 80048d2:	4413      	add	r3, r2
 80048d4:	4a45      	ldr	r2, [pc, #276]	; (80049ec <HAL_DMA_Init+0x140>)
 80048d6:	fba2 2303 	umull	r2, r3, r2, r3
 80048da:	091b      	lsrs	r3, r3, #4
 80048dc:	009a      	lsls	r2, r3, #2
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a42      	ldr	r2, [pc, #264]	; (80049f0 <HAL_DMA_Init+0x144>)
 80048e6:	641a      	str	r2, [r3, #64]	; 0x40
 80048e8:	e00e      	b.n	8004908 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	4b40      	ldr	r3, [pc, #256]	; (80049f4 <HAL_DMA_Init+0x148>)
 80048f2:	4413      	add	r3, r2
 80048f4:	4a3d      	ldr	r2, [pc, #244]	; (80049ec <HAL_DMA_Init+0x140>)
 80048f6:	fba2 2303 	umull	r2, r3, r2, r3
 80048fa:	091b      	lsrs	r3, r3, #4
 80048fc:	009a      	lsls	r2, r3, #2
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a3c      	ldr	r2, [pc, #240]	; (80049f8 <HAL_DMA_Init+0x14c>)
 8004906:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800491e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004922:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800492c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004938:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004944:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	4313      	orrs	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 fa72 	bl	8004e44 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004968:	d102      	bne.n	8004970 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004978:	b2d2      	uxtb	r2, r2
 800497a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004984:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d010      	beq.n	80049b0 <HAL_DMA_Init+0x104>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b04      	cmp	r3, #4
 8004994:	d80c      	bhi.n	80049b0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 fa92 	bl	8004ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a0:	2200      	movs	r2, #0
 80049a2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80049ac:	605a      	str	r2, [r3, #4]
 80049ae:	e008      	b.n	80049c2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	40020407 	.word	0x40020407
 80049e8:	bffdfff8 	.word	0xbffdfff8
 80049ec:	cccccccd 	.word	0xcccccccd
 80049f0:	40020000 	.word	0x40020000
 80049f4:	bffdfbf8 	.word	0xbffdfbf8
 80049f8:	40020400 	.word	0x40020400

080049fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
 8004a08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_DMA_Start_IT+0x20>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e066      	b.n	8004aea <HAL_DMA_Start_IT+0xee>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d155      	bne.n	8004adc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 0201 	bic.w	r2, r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	68b9      	ldr	r1, [r7, #8]
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 f9b6 	bl	8004dc6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d008      	beq.n	8004a74 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 020e 	orr.w	r2, r2, #14
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	e00f      	b.n	8004a94 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 0204 	bic.w	r2, r2, #4
 8004a82:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 020a 	orr.w	r2, r2, #10
 8004a92:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ab0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d007      	beq.n	8004aca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ac8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 0201 	orr.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	e005      	b.n	8004ae8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004ae8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3718      	adds	r7, #24
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b085      	sub	sp, #20
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004afa:	2300      	movs	r3, #0
 8004afc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d008      	beq.n	8004b1c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2204      	movs	r2, #4
 8004b0e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e040      	b.n	8004b9e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 020e 	bic.w	r2, r2, #14
 8004b2a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b3a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0201 	bic.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b50:	f003 021c 	and.w	r2, r3, #28
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b58:	2101      	movs	r1, #1
 8004b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004b5e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b68:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00c      	beq.n	8004b8c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b80:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004b8a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b084      	sub	sp, #16
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d005      	beq.n	8004bce <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2204      	movs	r2, #4
 8004bc6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	73fb      	strb	r3, [r7, #15]
 8004bcc:	e047      	b.n	8004c5e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 020e 	bic.w	r2, r2, #14
 8004bdc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0201 	bic.w	r2, r2, #1
 8004bec:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004bfc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	f003 021c 	and.w	r2, r3, #28
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	2101      	movs	r1, #1
 8004c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004c10:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004c1a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00c      	beq.n	8004c3e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c32:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c3c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d003      	beq.n	8004c5e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	4798      	blx	r3
    }
  }
  return status;
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c84:	f003 031c 	and.w	r3, r3, #28
 8004c88:	2204      	movs	r2, #4
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d026      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0x7a>
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f003 0304 	and.w	r3, r3, #4
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d021      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0320 	and.w	r3, r3, #32
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d107      	bne.n	8004cbc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0204 	bic.w	r2, r2, #4
 8004cba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc0:	f003 021c 	and.w	r2, r3, #28
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc8:	2104      	movs	r1, #4
 8004cca:	fa01 f202 	lsl.w	r2, r1, r2
 8004cce:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d071      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004ce0:	e06c      	b.n	8004dbc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce6:	f003 031c 	and.w	r3, r3, #28
 8004cea:	2202      	movs	r2, #2
 8004cec:	409a      	lsls	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d02e      	beq.n	8004d54 <HAL_DMA_IRQHandler+0xec>
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d029      	beq.n	8004d54 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0320 	and.w	r3, r3, #32
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10b      	bne.n	8004d26 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 020a 	bic.w	r2, r2, #10
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2a:	f003 021c 	and.w	r2, r3, #28
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d32:	2102      	movs	r1, #2
 8004d34:	fa01 f202 	lsl.w	r2, r1, r2
 8004d38:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d038      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004d52:	e033      	b.n	8004dbc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d58:	f003 031c 	and.w	r3, r3, #28
 8004d5c:	2208      	movs	r2, #8
 8004d5e:	409a      	lsls	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d02a      	beq.n	8004dbe <HAL_DMA_IRQHandler+0x156>
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	f003 0308 	and.w	r3, r3, #8
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d025      	beq.n	8004dbe <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 020e 	bic.w	r2, r2, #14
 8004d80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	f003 021c 	and.w	r2, r3, #28
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	2101      	movs	r1, #1
 8004d90:	fa01 f202 	lsl.w	r2, r1, r2
 8004d94:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d004      	beq.n	8004dbe <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
}
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b085      	sub	sp, #20
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	60f8      	str	r0, [r7, #12]
 8004dce:	60b9      	str	r1, [r7, #8]
 8004dd0:	607a      	str	r2, [r7, #4]
 8004dd2:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ddc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004dee:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df4:	f003 021c 	and.w	r2, r3, #28
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	2101      	movs	r1, #1
 8004dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8004e02:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	2b10      	cmp	r3, #16
 8004e12:	d108      	bne.n	8004e26 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e24:	e007      	b.n	8004e36 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	60da      	str	r2, [r3, #12]
}
 8004e36:	bf00      	nop
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
	...

08004e44 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	4b17      	ldr	r3, [pc, #92]	; (8004eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d80a      	bhi.n	8004e6e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5c:	089b      	lsrs	r3, r3, #2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e64:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6493      	str	r3, [r2, #72]	; 0x48
 8004e6c:	e007      	b.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e72:	089b      	lsrs	r3, r3, #2
 8004e74:	009a      	lsls	r2, r3, #2
 8004e76:	4b0f      	ldr	r3, [pc, #60]	; (8004eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004e78:	4413      	add	r3, r2
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	3b08      	subs	r3, #8
 8004e86:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004e88:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8c:	091b      	lsrs	r3, r3, #4
 8004e8e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a0a      	ldr	r2, [pc, #40]	; (8004ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004e94:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f003 031f 	and.w	r3, r3, #31
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	409a      	lsls	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004ea4:	bf00      	nop
 8004ea6:	3714      	adds	r7, #20
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	40020407 	.word	0x40020407
 8004eb4:	4002081c 	.word	0x4002081c
 8004eb8:	cccccccd 	.word	0xcccccccd
 8004ebc:	40020880 	.word	0x40020880

08004ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004ed4:	4413      	add	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a08      	ldr	r2, [pc, #32]	; (8004f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004ee2:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	f003 0303 	and.w	r3, r3, #3
 8004eec:	2201      	movs	r2, #1
 8004eee:	409a      	lsls	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	1000823f 	.word	0x1000823f
 8004f04:	40020940 	.word	0x40020940

08004f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f12:	2300      	movs	r3, #0
 8004f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f16:	e166      	b.n	80051e6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	2101      	movs	r1, #1
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	fa01 f303 	lsl.w	r3, r1, r3
 8004f24:	4013      	ands	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 8158 	beq.w	80051e0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d005      	beq.n	8004f48 <HAL_GPIO_Init+0x40>
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d130      	bne.n	8004faa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	2203      	movs	r2, #3
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	43db      	mvns	r3, r3
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	68da      	ldr	r2, [r3, #12]
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f7e:	2201      	movs	r2, #1
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	fa02 f303 	lsl.w	r3, r2, r3
 8004f86:	43db      	mvns	r3, r3
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	091b      	lsrs	r3, r3, #4
 8004f94:	f003 0201 	and.w	r2, r3, #1
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	2b03      	cmp	r3, #3
 8004fb4:	d017      	beq.n	8004fe6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	2203      	movs	r2, #3
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	43db      	mvns	r3, r3
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	689a      	ldr	r2, [r3, #8]
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d123      	bne.n	800503a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	08da      	lsrs	r2, r3, #3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	3208      	adds	r2, #8
 8004ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	220f      	movs	r2, #15
 800500a:	fa02 f303 	lsl.w	r3, r2, r3
 800500e:	43db      	mvns	r3, r3
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	4013      	ands	r3, r2
 8005014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	691a      	ldr	r2, [r3, #16]
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	08da      	lsrs	r2, r3, #3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3208      	adds	r2, #8
 8005034:	6939      	ldr	r1, [r7, #16]
 8005036:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	005b      	lsls	r3, r3, #1
 8005044:	2203      	movs	r2, #3
 8005046:	fa02 f303 	lsl.w	r3, r2, r3
 800504a:	43db      	mvns	r3, r3
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4013      	ands	r3, r2
 8005050:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f003 0203 	and.w	r2, r3, #3
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	693a      	ldr	r2, [r7, #16]
 8005064:	4313      	orrs	r3, r2
 8005066:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005076:	2b00      	cmp	r3, #0
 8005078:	f000 80b2 	beq.w	80051e0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800507c:	4b61      	ldr	r3, [pc, #388]	; (8005204 <HAL_GPIO_Init+0x2fc>)
 800507e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005080:	4a60      	ldr	r2, [pc, #384]	; (8005204 <HAL_GPIO_Init+0x2fc>)
 8005082:	f043 0301 	orr.w	r3, r3, #1
 8005086:	6613      	str	r3, [r2, #96]	; 0x60
 8005088:	4b5e      	ldr	r3, [pc, #376]	; (8005204 <HAL_GPIO_Init+0x2fc>)
 800508a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	60bb      	str	r3, [r7, #8]
 8005092:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005094:	4a5c      	ldr	r2, [pc, #368]	; (8005208 <HAL_GPIO_Init+0x300>)
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	089b      	lsrs	r3, r3, #2
 800509a:	3302      	adds	r3, #2
 800509c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	220f      	movs	r2, #15
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	43db      	mvns	r3, r3
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	4013      	ands	r3, r2
 80050b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80050be:	d02b      	beq.n	8005118 <HAL_GPIO_Init+0x210>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a52      	ldr	r2, [pc, #328]	; (800520c <HAL_GPIO_Init+0x304>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d025      	beq.n	8005114 <HAL_GPIO_Init+0x20c>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a51      	ldr	r2, [pc, #324]	; (8005210 <HAL_GPIO_Init+0x308>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d01f      	beq.n	8005110 <HAL_GPIO_Init+0x208>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a50      	ldr	r2, [pc, #320]	; (8005214 <HAL_GPIO_Init+0x30c>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d019      	beq.n	800510c <HAL_GPIO_Init+0x204>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a4f      	ldr	r2, [pc, #316]	; (8005218 <HAL_GPIO_Init+0x310>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d013      	beq.n	8005108 <HAL_GPIO_Init+0x200>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a4e      	ldr	r2, [pc, #312]	; (800521c <HAL_GPIO_Init+0x314>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d00d      	beq.n	8005104 <HAL_GPIO_Init+0x1fc>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a4d      	ldr	r2, [pc, #308]	; (8005220 <HAL_GPIO_Init+0x318>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d007      	beq.n	8005100 <HAL_GPIO_Init+0x1f8>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a4c      	ldr	r2, [pc, #304]	; (8005224 <HAL_GPIO_Init+0x31c>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d101      	bne.n	80050fc <HAL_GPIO_Init+0x1f4>
 80050f8:	2307      	movs	r3, #7
 80050fa:	e00e      	b.n	800511a <HAL_GPIO_Init+0x212>
 80050fc:	2308      	movs	r3, #8
 80050fe:	e00c      	b.n	800511a <HAL_GPIO_Init+0x212>
 8005100:	2306      	movs	r3, #6
 8005102:	e00a      	b.n	800511a <HAL_GPIO_Init+0x212>
 8005104:	2305      	movs	r3, #5
 8005106:	e008      	b.n	800511a <HAL_GPIO_Init+0x212>
 8005108:	2304      	movs	r3, #4
 800510a:	e006      	b.n	800511a <HAL_GPIO_Init+0x212>
 800510c:	2303      	movs	r3, #3
 800510e:	e004      	b.n	800511a <HAL_GPIO_Init+0x212>
 8005110:	2302      	movs	r3, #2
 8005112:	e002      	b.n	800511a <HAL_GPIO_Init+0x212>
 8005114:	2301      	movs	r3, #1
 8005116:	e000      	b.n	800511a <HAL_GPIO_Init+0x212>
 8005118:	2300      	movs	r3, #0
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	f002 0203 	and.w	r2, r2, #3
 8005120:	0092      	lsls	r2, r2, #2
 8005122:	4093      	lsls	r3, r2
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800512a:	4937      	ldr	r1, [pc, #220]	; (8005208 <HAL_GPIO_Init+0x300>)
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	089b      	lsrs	r3, r3, #2
 8005130:	3302      	adds	r3, #2
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005138:	4b3b      	ldr	r3, [pc, #236]	; (8005228 <HAL_GPIO_Init+0x320>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	43db      	mvns	r3, r3
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	4013      	ands	r3, r2
 8005146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800515c:	4a32      	ldr	r2, [pc, #200]	; (8005228 <HAL_GPIO_Init+0x320>)
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005162:	4b31      	ldr	r3, [pc, #196]	; (8005228 <HAL_GPIO_Init+0x320>)
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	43db      	mvns	r3, r3
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	4013      	ands	r3, r2
 8005170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	4313      	orrs	r3, r2
 8005184:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005186:	4a28      	ldr	r2, [pc, #160]	; (8005228 <HAL_GPIO_Init+0x320>)
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800518c:	4b26      	ldr	r3, [pc, #152]	; (8005228 <HAL_GPIO_Init+0x320>)
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	43db      	mvns	r3, r3
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	4013      	ands	r3, r2
 800519a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d003      	beq.n	80051b0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051b0:	4a1d      	ldr	r2, [pc, #116]	; (8005228 <HAL_GPIO_Init+0x320>)
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80051b6:	4b1c      	ldr	r3, [pc, #112]	; (8005228 <HAL_GPIO_Init+0x320>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	43db      	mvns	r3, r3
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4013      	ands	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80051da:	4a13      	ldr	r2, [pc, #76]	; (8005228 <HAL_GPIO_Init+0x320>)
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	3301      	adds	r3, #1
 80051e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	fa22 f303 	lsr.w	r3, r2, r3
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f47f ae91 	bne.w	8004f18 <HAL_GPIO_Init+0x10>
  }
}
 80051f6:	bf00      	nop
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	40021000 	.word	0x40021000
 8005208:	40010000 	.word	0x40010000
 800520c:	48000400 	.word	0x48000400
 8005210:	48000800 	.word	0x48000800
 8005214:	48000c00 	.word	0x48000c00
 8005218:	48001000 	.word	0x48001000
 800521c:	48001400 	.word	0x48001400
 8005220:	48001800 	.word	0x48001800
 8005224:	48001c00 	.word	0x48001c00
 8005228:	40010400 	.word	0x40010400

0800522c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	460b      	mov	r3, r1
 8005236:	807b      	strh	r3, [r7, #2]
 8005238:	4613      	mov	r3, r2
 800523a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800523c:	787b      	ldrb	r3, [r7, #1]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005242:	887a      	ldrh	r2, [r7, #2]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005248:	e002      	b.n	8005250 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800524a:	887a      	ldrh	r2, [r7, #2]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005266:	4b08      	ldr	r3, [pc, #32]	; (8005288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005268:	695a      	ldr	r2, [r3, #20]
 800526a:	88fb      	ldrh	r3, [r7, #6]
 800526c:	4013      	ands	r3, r2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d006      	beq.n	8005280 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005272:	4a05      	ldr	r2, [pc, #20]	; (8005288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005274:	88fb      	ldrh	r3, [r7, #6]
 8005276:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	4618      	mov	r0, r3
 800527c:	f7fd fe82 	bl	8002f84 <HAL_GPIO_EXTI_Callback>
  }
}
 8005280:	bf00      	nop
 8005282:	3708      	adds	r7, #8
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	40010400 	.word	0x40010400

0800528c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800528c:	b480      	push	{r7}
 800528e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005290:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800529c:	d102      	bne.n	80052a4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800529e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052a2:	e00b      	b.n	80052bc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80052a4:	4b08      	ldr	r3, [pc, #32]	; (80052c8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80052a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052b2:	d102      	bne.n	80052ba <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80052b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052b8:	e000      	b.n	80052bc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80052ba:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80052bc:	4618      	mov	r0, r3
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40007000 	.word	0x40007000

080052cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d141      	bne.n	800535e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80052da:	4b4b      	ldr	r3, [pc, #300]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80052e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052e6:	d131      	bne.n	800534c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052e8:	4b47      	ldr	r3, [pc, #284]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052ee:	4a46      	ldr	r2, [pc, #280]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80052f8:	4b43      	ldr	r3, [pc, #268]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005300:	4a41      	ldr	r2, [pc, #260]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005302:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005306:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005308:	4b40      	ldr	r3, [pc, #256]	; (800540c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2232      	movs	r2, #50	; 0x32
 800530e:	fb02 f303 	mul.w	r3, r2, r3
 8005312:	4a3f      	ldr	r2, [pc, #252]	; (8005410 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005314:	fba2 2303 	umull	r2, r3, r2, r3
 8005318:	0c9b      	lsrs	r3, r3, #18
 800531a:	3301      	adds	r3, #1
 800531c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800531e:	e002      	b.n	8005326 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	3b01      	subs	r3, #1
 8005324:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005326:	4b38      	ldr	r3, [pc, #224]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800532e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005332:	d102      	bne.n	800533a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1f2      	bne.n	8005320 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800533a:	4b33      	ldr	r3, [pc, #204]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005342:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005346:	d158      	bne.n	80053fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e057      	b.n	80053fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800534c:	4b2e      	ldr	r3, [pc, #184]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800534e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005352:	4a2d      	ldr	r2, [pc, #180]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005354:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005358:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800535c:	e04d      	b.n	80053fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005364:	d141      	bne.n	80053ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005366:	4b28      	ldr	r3, [pc, #160]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800536e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005372:	d131      	bne.n	80053d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005374:	4b24      	ldr	r3, [pc, #144]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005376:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800537a:	4a23      	ldr	r2, [pc, #140]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800537c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005380:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005384:	4b20      	ldr	r3, [pc, #128]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800538c:	4a1e      	ldr	r2, [pc, #120]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800538e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005392:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005394:	4b1d      	ldr	r3, [pc, #116]	; (800540c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2232      	movs	r2, #50	; 0x32
 800539a:	fb02 f303 	mul.w	r3, r2, r3
 800539e:	4a1c      	ldr	r2, [pc, #112]	; (8005410 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80053a0:	fba2 2303 	umull	r2, r3, r2, r3
 80053a4:	0c9b      	lsrs	r3, r3, #18
 80053a6:	3301      	adds	r3, #1
 80053a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053aa:	e002      	b.n	80053b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	3b01      	subs	r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053b2:	4b15      	ldr	r3, [pc, #84]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053be:	d102      	bne.n	80053c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1f2      	bne.n	80053ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053c6:	4b10      	ldr	r3, [pc, #64]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053d2:	d112      	bne.n	80053fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e011      	b.n	80053fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053d8:	4b0b      	ldr	r3, [pc, #44]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053de:	4a0a      	ldr	r2, [pc, #40]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80053e8:	e007      	b.n	80053fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80053ea:	4b07      	ldr	r3, [pc, #28]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80053f2:	4a05      	ldr	r2, [pc, #20]	; (8005408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053f8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3714      	adds	r7, #20
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr
 8005408:	40007000 	.word	0x40007000
 800540c:	20000004 	.word	0x20000004
 8005410:	431bde83 	.word	0x431bde83

08005414 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b088      	sub	sp, #32
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d102      	bne.n	8005428 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	f000 bc08 	b.w	8005c38 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005428:	4b96      	ldr	r3, [pc, #600]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f003 030c 	and.w	r3, r3, #12
 8005430:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005432:	4b94      	ldr	r3, [pc, #592]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 80e4 	beq.w	8005612 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d007      	beq.n	8005460 <HAL_RCC_OscConfig+0x4c>
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	2b0c      	cmp	r3, #12
 8005454:	f040 808b 	bne.w	800556e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b01      	cmp	r3, #1
 800545c:	f040 8087 	bne.w	800556e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005460:	4b88      	ldr	r3, [pc, #544]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <HAL_RCC_OscConfig+0x64>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e3df      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a1a      	ldr	r2, [r3, #32]
 800547c:	4b81      	ldr	r3, [pc, #516]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d004      	beq.n	8005492 <HAL_RCC_OscConfig+0x7e>
 8005488:	4b7e      	ldr	r3, [pc, #504]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005490:	e005      	b.n	800549e <HAL_RCC_OscConfig+0x8a>
 8005492:	4b7c      	ldr	r3, [pc, #496]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005494:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005498:	091b      	lsrs	r3, r3, #4
 800549a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800549e:	4293      	cmp	r3, r2
 80054a0:	d223      	bcs.n	80054ea <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 fdcc 	bl	8006044 <RCC_SetFlashLatencyFromMSIRange>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e3c0      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054b6:	4b73      	ldr	r3, [pc, #460]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a72      	ldr	r2, [pc, #456]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054bc:	f043 0308 	orr.w	r3, r3, #8
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	4b70      	ldr	r3, [pc, #448]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	496d      	ldr	r1, [pc, #436]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054d4:	4b6b      	ldr	r3, [pc, #428]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	021b      	lsls	r3, r3, #8
 80054e2:	4968      	ldr	r1, [pc, #416]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	604b      	str	r3, [r1, #4]
 80054e8:	e025      	b.n	8005536 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054ea:	4b66      	ldr	r3, [pc, #408]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a65      	ldr	r2, [pc, #404]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054f0:	f043 0308 	orr.w	r3, r3, #8
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	4b63      	ldr	r3, [pc, #396]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	4960      	ldr	r1, [pc, #384]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005504:	4313      	orrs	r3, r2
 8005506:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005508:	4b5e      	ldr	r3, [pc, #376]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	69db      	ldr	r3, [r3, #28]
 8005514:	021b      	lsls	r3, r3, #8
 8005516:	495b      	ldr	r1, [pc, #364]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005518:	4313      	orrs	r3, r2
 800551a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d109      	bne.n	8005536 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	4618      	mov	r0, r3
 8005528:	f000 fd8c 	bl	8006044 <RCC_SetFlashLatencyFromMSIRange>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e380      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005536:	f000 fcc1 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 800553a:	4602      	mov	r2, r0
 800553c:	4b51      	ldr	r3, [pc, #324]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	091b      	lsrs	r3, r3, #4
 8005542:	f003 030f 	and.w	r3, r3, #15
 8005546:	4950      	ldr	r1, [pc, #320]	; (8005688 <HAL_RCC_OscConfig+0x274>)
 8005548:	5ccb      	ldrb	r3, [r1, r3]
 800554a:	f003 031f 	and.w	r3, r3, #31
 800554e:	fa22 f303 	lsr.w	r3, r2, r3
 8005552:	4a4e      	ldr	r2, [pc, #312]	; (800568c <HAL_RCC_OscConfig+0x278>)
 8005554:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005556:	4b4e      	ldr	r3, [pc, #312]	; (8005690 <HAL_RCC_OscConfig+0x27c>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4618      	mov	r0, r3
 800555c:	f7fe f938 	bl	80037d0 <HAL_InitTick>
 8005560:	4603      	mov	r3, r0
 8005562:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d052      	beq.n	8005610 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800556a:	7bfb      	ldrb	r3, [r7, #15]
 800556c:	e364      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d032      	beq.n	80055dc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005576:	4b43      	ldr	r3, [pc, #268]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a42      	ldr	r2, [pc, #264]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800557c:	f043 0301 	orr.w	r3, r3, #1
 8005580:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005582:	f7fe f975 	bl	8003870 <HAL_GetTick>
 8005586:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005588:	e008      	b.n	800559c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800558a:	f7fe f971 	bl	8003870 <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d901      	bls.n	800559c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e34d      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800559c:	4b39      	ldr	r3, [pc, #228]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0f0      	beq.n	800558a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055a8:	4b36      	ldr	r3, [pc, #216]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a35      	ldr	r2, [pc, #212]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055ae:	f043 0308 	orr.w	r3, r3, #8
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	4b33      	ldr	r3, [pc, #204]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	4930      	ldr	r1, [pc, #192]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055c6:	4b2f      	ldr	r3, [pc, #188]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	021b      	lsls	r3, r3, #8
 80055d4:	492b      	ldr	r1, [pc, #172]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	604b      	str	r3, [r1, #4]
 80055da:	e01a      	b.n	8005612 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80055dc:	4b29      	ldr	r3, [pc, #164]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a28      	ldr	r2, [pc, #160]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 80055e2:	f023 0301 	bic.w	r3, r3, #1
 80055e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055e8:	f7fe f942 	bl	8003870 <HAL_GetTick>
 80055ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055ee:	e008      	b.n	8005602 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055f0:	f7fe f93e 	bl	8003870 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d901      	bls.n	8005602 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e31a      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005602:	4b20      	ldr	r3, [pc, #128]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1f0      	bne.n	80055f0 <HAL_RCC_OscConfig+0x1dc>
 800560e:	e000      	b.n	8005612 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005610:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b00      	cmp	r3, #0
 800561c:	d073      	beq.n	8005706 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d005      	beq.n	8005630 <HAL_RCC_OscConfig+0x21c>
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	2b0c      	cmp	r3, #12
 8005628:	d10e      	bne.n	8005648 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	2b03      	cmp	r3, #3
 800562e:	d10b      	bne.n	8005648 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005630:	4b14      	ldr	r3, [pc, #80]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d063      	beq.n	8005704 <HAL_RCC_OscConfig+0x2f0>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d15f      	bne.n	8005704 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e2f7      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005650:	d106      	bne.n	8005660 <HAL_RCC_OscConfig+0x24c>
 8005652:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a0b      	ldr	r2, [pc, #44]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800565c:	6013      	str	r3, [r2, #0]
 800565e:	e025      	b.n	80056ac <HAL_RCC_OscConfig+0x298>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005668:	d114      	bne.n	8005694 <HAL_RCC_OscConfig+0x280>
 800566a:	4b06      	ldr	r3, [pc, #24]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a05      	ldr	r2, [pc, #20]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005674:	6013      	str	r3, [r2, #0]
 8005676:	4b03      	ldr	r3, [pc, #12]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a02      	ldr	r2, [pc, #8]	; (8005684 <HAL_RCC_OscConfig+0x270>)
 800567c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005680:	6013      	str	r3, [r2, #0]
 8005682:	e013      	b.n	80056ac <HAL_RCC_OscConfig+0x298>
 8005684:	40021000 	.word	0x40021000
 8005688:	0800db80 	.word	0x0800db80
 800568c:	20000004 	.word	0x20000004
 8005690:	20000008 	.word	0x20000008
 8005694:	4ba0      	ldr	r3, [pc, #640]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a9f      	ldr	r2, [pc, #636]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800569a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800569e:	6013      	str	r3, [r2, #0]
 80056a0:	4b9d      	ldr	r3, [pc, #628]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a9c      	ldr	r2, [pc, #624]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80056a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d013      	beq.n	80056dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b4:	f7fe f8dc 	bl	8003870 <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056ba:	e008      	b.n	80056ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056bc:	f7fe f8d8 	bl	8003870 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b64      	cmp	r3, #100	; 0x64
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e2b4      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056ce:	4b92      	ldr	r3, [pc, #584]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d0f0      	beq.n	80056bc <HAL_RCC_OscConfig+0x2a8>
 80056da:	e014      	b.n	8005706 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056dc:	f7fe f8c8 	bl	8003870 <HAL_GetTick>
 80056e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056e2:	e008      	b.n	80056f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e4:	f7fe f8c4 	bl	8003870 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b64      	cmp	r3, #100	; 0x64
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e2a0      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056f6:	4b88      	ldr	r3, [pc, #544]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1f0      	bne.n	80056e4 <HAL_RCC_OscConfig+0x2d0>
 8005702:	e000      	b.n	8005706 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d060      	beq.n	80057d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2b04      	cmp	r3, #4
 8005716:	d005      	beq.n	8005724 <HAL_RCC_OscConfig+0x310>
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	2b0c      	cmp	r3, #12
 800571c:	d119      	bne.n	8005752 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	2b02      	cmp	r3, #2
 8005722:	d116      	bne.n	8005752 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005724:	4b7c      	ldr	r3, [pc, #496]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800572c:	2b00      	cmp	r3, #0
 800572e:	d005      	beq.n	800573c <HAL_RCC_OscConfig+0x328>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e27d      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800573c:	4b76      	ldr	r3, [pc, #472]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	061b      	lsls	r3, r3, #24
 800574a:	4973      	ldr	r1, [pc, #460]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800574c:	4313      	orrs	r3, r2
 800574e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005750:	e040      	b.n	80057d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d023      	beq.n	80057a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800575a:	4b6f      	ldr	r3, [pc, #444]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a6e      	ldr	r2, [pc, #440]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005764:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005766:	f7fe f883 	bl	8003870 <HAL_GetTick>
 800576a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800576c:	e008      	b.n	8005780 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800576e:	f7fe f87f 	bl	8003870 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e25b      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005780:	4b65      	ldr	r3, [pc, #404]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005788:	2b00      	cmp	r3, #0
 800578a:	d0f0      	beq.n	800576e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800578c:	4b62      	ldr	r3, [pc, #392]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	061b      	lsls	r3, r3, #24
 800579a:	495f      	ldr	r1, [pc, #380]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800579c:	4313      	orrs	r3, r2
 800579e:	604b      	str	r3, [r1, #4]
 80057a0:	e018      	b.n	80057d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057a2:	4b5d      	ldr	r3, [pc, #372]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a5c      	ldr	r2, [pc, #368]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80057a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ae:	f7fe f85f 	bl	8003870 <HAL_GetTick>
 80057b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057b4:	e008      	b.n	80057c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b6:	f7fe f85b 	bl	8003870 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d901      	bls.n	80057c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e237      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057c8:	4b53      	ldr	r3, [pc, #332]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d1f0      	bne.n	80057b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d03c      	beq.n	800585a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01c      	beq.n	8005822 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057e8:	4b4b      	ldr	r3, [pc, #300]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80057ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057ee:	4a4a      	ldr	r2, [pc, #296]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80057f0:	f043 0301 	orr.w	r3, r3, #1
 80057f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f8:	f7fe f83a 	bl	8003870 <HAL_GetTick>
 80057fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057fe:	e008      	b.n	8005812 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005800:	f7fe f836 	bl	8003870 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	2b02      	cmp	r3, #2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e212      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005812:	4b41      	ldr	r3, [pc, #260]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005814:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d0ef      	beq.n	8005800 <HAL_RCC_OscConfig+0x3ec>
 8005820:	e01b      	b.n	800585a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005822:	4b3d      	ldr	r3, [pc, #244]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005824:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005828:	4a3b      	ldr	r2, [pc, #236]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800582a:	f023 0301 	bic.w	r3, r3, #1
 800582e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005832:	f7fe f81d 	bl	8003870 <HAL_GetTick>
 8005836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005838:	e008      	b.n	800584c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800583a:	f7fe f819 	bl	8003870 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	2b02      	cmp	r3, #2
 8005846:	d901      	bls.n	800584c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e1f5      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800584c:	4b32      	ldr	r3, [pc, #200]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800584e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1ef      	bne.n	800583a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0304 	and.w	r3, r3, #4
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 80a6 	beq.w	80059b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005868:	2300      	movs	r3, #0
 800586a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800586c:	4b2a      	ldr	r3, [pc, #168]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800586e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d10d      	bne.n	8005894 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005878:	4b27      	ldr	r3, [pc, #156]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800587a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587c:	4a26      	ldr	r2, [pc, #152]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800587e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005882:	6593      	str	r3, [r2, #88]	; 0x58
 8005884:	4b24      	ldr	r3, [pc, #144]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800588c:	60bb      	str	r3, [r7, #8]
 800588e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005890:	2301      	movs	r3, #1
 8005892:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005894:	4b21      	ldr	r3, [pc, #132]	; (800591c <HAL_RCC_OscConfig+0x508>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589c:	2b00      	cmp	r3, #0
 800589e:	d118      	bne.n	80058d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058a0:	4b1e      	ldr	r3, [pc, #120]	; (800591c <HAL_RCC_OscConfig+0x508>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a1d      	ldr	r2, [pc, #116]	; (800591c <HAL_RCC_OscConfig+0x508>)
 80058a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ac:	f7fd ffe0 	bl	8003870 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058b4:	f7fd ffdc 	bl	8003870 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e1b8      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058c6:	4b15      	ldr	r3, [pc, #84]	; (800591c <HAL_RCC_OscConfig+0x508>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0f0      	beq.n	80058b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d108      	bne.n	80058ec <HAL_RCC_OscConfig+0x4d8>
 80058da:	4b0f      	ldr	r3, [pc, #60]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80058dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e0:	4a0d      	ldr	r2, [pc, #52]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80058e2:	f043 0301 	orr.w	r3, r3, #1
 80058e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058ea:	e029      	b.n	8005940 <HAL_RCC_OscConfig+0x52c>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	2b05      	cmp	r3, #5
 80058f2:	d115      	bne.n	8005920 <HAL_RCC_OscConfig+0x50c>
 80058f4:	4b08      	ldr	r3, [pc, #32]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80058f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058fa:	4a07      	ldr	r2, [pc, #28]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 80058fc:	f043 0304 	orr.w	r3, r3, #4
 8005900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005904:	4b04      	ldr	r3, [pc, #16]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 8005906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800590a:	4a03      	ldr	r2, [pc, #12]	; (8005918 <HAL_RCC_OscConfig+0x504>)
 800590c:	f043 0301 	orr.w	r3, r3, #1
 8005910:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005914:	e014      	b.n	8005940 <HAL_RCC_OscConfig+0x52c>
 8005916:	bf00      	nop
 8005918:	40021000 	.word	0x40021000
 800591c:	40007000 	.word	0x40007000
 8005920:	4b9d      	ldr	r3, [pc, #628]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005926:	4a9c      	ldr	r2, [pc, #624]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005928:	f023 0301 	bic.w	r3, r3, #1
 800592c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005930:	4b99      	ldr	r3, [pc, #612]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005936:	4a98      	ldr	r2, [pc, #608]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005938:	f023 0304 	bic.w	r3, r3, #4
 800593c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d016      	beq.n	8005976 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005948:	f7fd ff92 	bl	8003870 <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800594e:	e00a      	b.n	8005966 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005950:	f7fd ff8e 	bl	8003870 <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	f241 3288 	movw	r2, #5000	; 0x1388
 800595e:	4293      	cmp	r3, r2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e168      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005966:	4b8c      	ldr	r3, [pc, #560]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d0ed      	beq.n	8005950 <HAL_RCC_OscConfig+0x53c>
 8005974:	e015      	b.n	80059a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005976:	f7fd ff7b 	bl	8003870 <HAL_GetTick>
 800597a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800597c:	e00a      	b.n	8005994 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597e:	f7fd ff77 	bl	8003870 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	; 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e151      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005994:	4b80      	ldr	r3, [pc, #512]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1ed      	bne.n	800597e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059a2:	7ffb      	ldrb	r3, [r7, #31]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d105      	bne.n	80059b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059a8:	4b7b      	ldr	r3, [pc, #492]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 80059aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ac:	4a7a      	ldr	r2, [pc, #488]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 80059ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0320 	and.w	r3, r3, #32
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d03c      	beq.n	8005a3a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d01c      	beq.n	8005a02 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059c8:	4b73      	ldr	r3, [pc, #460]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 80059ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059ce:	4a72      	ldr	r2, [pc, #456]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 80059d0:	f043 0301 	orr.w	r3, r3, #1
 80059d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059d8:	f7fd ff4a 	bl	8003870 <HAL_GetTick>
 80059dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059e0:	f7fd ff46 	bl	8003870 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e122      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80059f2:	4b69      	ldr	r3, [pc, #420]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 80059f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d0ef      	beq.n	80059e0 <HAL_RCC_OscConfig+0x5cc>
 8005a00:	e01b      	b.n	8005a3a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a02:	4b65      	ldr	r3, [pc, #404]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005a04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a08:	4a63      	ldr	r2, [pc, #396]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005a0a:	f023 0301 	bic.w	r3, r3, #1
 8005a0e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a12:	f7fd ff2d 	bl	8003870 <HAL_GetTick>
 8005a16:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a18:	e008      	b.n	8005a2c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a1a:	f7fd ff29 	bl	8003870 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d901      	bls.n	8005a2c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e105      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a2c:	4b5a      	ldr	r3, [pc, #360]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005a2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1ef      	bne.n	8005a1a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 80f9 	beq.w	8005c36 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	f040 80cf 	bne.w	8005bec <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005a4e:	4b52      	ldr	r3, [pc, #328]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 0203 	and.w	r2, r3, #3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d12c      	bne.n	8005abc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d123      	bne.n	8005abc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d11b      	bne.n	8005abc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d113      	bne.n	8005abc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a9e:	085b      	lsrs	r3, r3, #1
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d109      	bne.n	8005abc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	085b      	lsrs	r3, r3, #1
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d071      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	2b0c      	cmp	r3, #12
 8005ac0:	d068      	beq.n	8005b94 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005ac2:	4b35      	ldr	r3, [pc, #212]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d105      	bne.n	8005ada <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005ace:	4b32      	ldr	r3, [pc, #200]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d001      	beq.n	8005ade <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e0ac      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005ade:	4b2e      	ldr	r3, [pc, #184]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a2d      	ldr	r2, [pc, #180]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005ae4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ae8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005aea:	f7fd fec1 	bl	8003870 <HAL_GetTick>
 8005aee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005af0:	e008      	b.n	8005b04 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af2:	f7fd febd 	bl	8003870 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e099      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b04:	4b24      	ldr	r3, [pc, #144]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1f0      	bne.n	8005af2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b10:	4b21      	ldr	r3, [pc, #132]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	4b21      	ldr	r3, [pc, #132]	; (8005b9c <HAL_RCC_OscConfig+0x788>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005b20:	3a01      	subs	r2, #1
 8005b22:	0112      	lsls	r2, r2, #4
 8005b24:	4311      	orrs	r1, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b2a:	0212      	lsls	r2, r2, #8
 8005b2c:	4311      	orrs	r1, r2
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b32:	0852      	lsrs	r2, r2, #1
 8005b34:	3a01      	subs	r2, #1
 8005b36:	0552      	lsls	r2, r2, #21
 8005b38:	4311      	orrs	r1, r2
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005b3e:	0852      	lsrs	r2, r2, #1
 8005b40:	3a01      	subs	r2, #1
 8005b42:	0652      	lsls	r2, r2, #25
 8005b44:	4311      	orrs	r1, r2
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b4a:	06d2      	lsls	r2, r2, #27
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	4912      	ldr	r1, [pc, #72]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005b54:	4b10      	ldr	r3, [pc, #64]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a0f      	ldr	r2, [pc, #60]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b60:	4b0d      	ldr	r3, [pc, #52]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	4a0c      	ldr	r2, [pc, #48]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b6c:	f7fd fe80 	bl	8003870 <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b72:	e008      	b.n	8005b86 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b74:	f7fd fe7c 	bl	8003870 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e058      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b86:	4b04      	ldr	r3, [pc, #16]	; (8005b98 <HAL_RCC_OscConfig+0x784>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0f0      	beq.n	8005b74 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b92:	e050      	b.n	8005c36 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e04f      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
 8005b98:	40021000 	.word	0x40021000
 8005b9c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ba0:	4b27      	ldr	r3, [pc, #156]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d144      	bne.n	8005c36 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005bac:	4b24      	ldr	r3, [pc, #144]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a23      	ldr	r2, [pc, #140]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005bb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005bb8:	4b21      	ldr	r3, [pc, #132]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	4a20      	ldr	r2, [pc, #128]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005bbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005bc4:	f7fd fe54 	bl	8003870 <HAL_GetTick>
 8005bc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bca:	e008      	b.n	8005bde <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bcc:	f7fd fe50 	bl	8003870 <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d901      	bls.n	8005bde <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e02c      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bde:	4b18      	ldr	r3, [pc, #96]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0f0      	beq.n	8005bcc <HAL_RCC_OscConfig+0x7b8>
 8005bea:	e024      	b.n	8005c36 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	2b0c      	cmp	r3, #12
 8005bf0:	d01f      	beq.n	8005c32 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf2:	4b13      	ldr	r3, [pc, #76]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a12      	ldr	r2, [pc, #72]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005bf8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfe:	f7fd fe37 	bl	8003870 <HAL_GetTick>
 8005c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c04:	e008      	b.n	8005c18 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c06:	f7fd fe33 	bl	8003870 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d901      	bls.n	8005c18 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e00f      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c18:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1f0      	bne.n	8005c06 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005c24:	4b06      	ldr	r3, [pc, #24]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005c26:	68da      	ldr	r2, [r3, #12]
 8005c28:	4905      	ldr	r1, [pc, #20]	; (8005c40 <HAL_RCC_OscConfig+0x82c>)
 8005c2a:	4b06      	ldr	r3, [pc, #24]	; (8005c44 <HAL_RCC_OscConfig+0x830>)
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	60cb      	str	r3, [r1, #12]
 8005c30:	e001      	b.n	8005c36 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e000      	b.n	8005c38 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3720      	adds	r7, #32
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	40021000 	.word	0x40021000
 8005c44:	feeefffc 	.word	0xfeeefffc

08005c48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b086      	sub	sp, #24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005c52:	2300      	movs	r3, #0
 8005c54:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e11d      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c60:	4b90      	ldr	r3, [pc, #576]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 030f 	and.w	r3, r3, #15
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d910      	bls.n	8005c90 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c6e:	4b8d      	ldr	r3, [pc, #564]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f023 020f 	bic.w	r2, r3, #15
 8005c76:	498b      	ldr	r1, [pc, #556]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c7e:	4b89      	ldr	r3, [pc, #548]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 030f 	and.w	r3, r3, #15
 8005c86:	683a      	ldr	r2, [r7, #0]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e105      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d010      	beq.n	8005cbe <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	4b81      	ldr	r3, [pc, #516]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d908      	bls.n	8005cbe <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cac:	4b7e      	ldr	r3, [pc, #504]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	497b      	ldr	r1, [pc, #492]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d079      	beq.n	8005dbe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b03      	cmp	r3, #3
 8005cd0:	d11e      	bne.n	8005d10 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cd2:	4b75      	ldr	r3, [pc, #468]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e0dc      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005ce2:	f000 fa09 	bl	80060f8 <RCC_GetSysClockFreqFromPLLSource>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	4a70      	ldr	r2, [pc, #448]	; (8005eac <HAL_RCC_ClockConfig+0x264>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d946      	bls.n	8005d7c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005cee:	4b6e      	ldr	r3, [pc, #440]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d140      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005cfa:	4b6b      	ldr	r3, [pc, #428]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d02:	4a69      	ldr	r2, [pc, #420]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d08:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005d0a:	2380      	movs	r3, #128	; 0x80
 8005d0c:	617b      	str	r3, [r7, #20]
 8005d0e:	e035      	b.n	8005d7c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d107      	bne.n	8005d28 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d18:	4b63      	ldr	r3, [pc, #396]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d115      	bne.n	8005d50 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e0b9      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d107      	bne.n	8005d40 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d30:	4b5d      	ldr	r3, [pc, #372]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d109      	bne.n	8005d50 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e0ad      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d40:	4b59      	ldr	r3, [pc, #356]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d101      	bne.n	8005d50 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e0a5      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005d50:	f000 f8b4 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8005d54:	4603      	mov	r3, r0
 8005d56:	4a55      	ldr	r2, [pc, #340]	; (8005eac <HAL_RCC_ClockConfig+0x264>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d90f      	bls.n	8005d7c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005d5c:	4b52      	ldr	r3, [pc, #328]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d109      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d68:	4b4f      	ldr	r3, [pc, #316]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d70:	4a4d      	ldr	r2, [pc, #308]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d76:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005d78:	2380      	movs	r3, #128	; 0x80
 8005d7a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d7c:	4b4a      	ldr	r3, [pc, #296]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f023 0203 	bic.w	r2, r3, #3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	4947      	ldr	r1, [pc, #284]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d8e:	f7fd fd6f 	bl	8003870 <HAL_GetTick>
 8005d92:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d94:	e00a      	b.n	8005dac <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d96:	f7fd fd6b 	bl	8003870 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e077      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dac:	4b3e      	ldr	r3, [pc, #248]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f003 020c 	and.w	r2, r3, #12
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d1eb      	bne.n	8005d96 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	2b80      	cmp	r3, #128	; 0x80
 8005dc2:	d105      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005dc4:	4b38      	ldr	r3, [pc, #224]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	4a37      	ldr	r2, [pc, #220]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005dca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dce:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d010      	beq.n	8005dfe <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	4b31      	ldr	r3, [pc, #196]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d208      	bcs.n	8005dfe <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dec:	4b2e      	ldr	r3, [pc, #184]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	492b      	ldr	r1, [pc, #172]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dfe:	4b29      	ldr	r3, [pc, #164]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d210      	bcs.n	8005e2e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e0c:	4b25      	ldr	r3, [pc, #148]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f023 020f 	bic.w	r2, r3, #15
 8005e14:	4923      	ldr	r1, [pc, #140]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e1c:	4b21      	ldr	r3, [pc, #132]	; (8005ea4 <HAL_RCC_ClockConfig+0x25c>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 030f 	and.w	r3, r3, #15
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d001      	beq.n	8005e2e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e036      	b.n	8005e9c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0304 	and.w	r3, r3, #4
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d008      	beq.n	8005e4c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e3a:	4b1b      	ldr	r3, [pc, #108]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	4918      	ldr	r1, [pc, #96]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0308 	and.w	r3, r3, #8
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d009      	beq.n	8005e6c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e58:	4b13      	ldr	r3, [pc, #76]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	00db      	lsls	r3, r3, #3
 8005e66:	4910      	ldr	r1, [pc, #64]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e6c:	f000 f826 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8005e70:	4602      	mov	r2, r0
 8005e72:	4b0d      	ldr	r3, [pc, #52]	; (8005ea8 <HAL_RCC_ClockConfig+0x260>)
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	091b      	lsrs	r3, r3, #4
 8005e78:	f003 030f 	and.w	r3, r3, #15
 8005e7c:	490c      	ldr	r1, [pc, #48]	; (8005eb0 <HAL_RCC_ClockConfig+0x268>)
 8005e7e:	5ccb      	ldrb	r3, [r1, r3]
 8005e80:	f003 031f 	and.w	r3, r3, #31
 8005e84:	fa22 f303 	lsr.w	r3, r2, r3
 8005e88:	4a0a      	ldr	r2, [pc, #40]	; (8005eb4 <HAL_RCC_ClockConfig+0x26c>)
 8005e8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005e8c:	4b0a      	ldr	r3, [pc, #40]	; (8005eb8 <HAL_RCC_ClockConfig+0x270>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7fd fc9d 	bl	80037d0 <HAL_InitTick>
 8005e96:	4603      	mov	r3, r0
 8005e98:	73fb      	strb	r3, [r7, #15]

  return status;
 8005e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3718      	adds	r7, #24
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	40022000 	.word	0x40022000
 8005ea8:	40021000 	.word	0x40021000
 8005eac:	04c4b400 	.word	0x04c4b400
 8005eb0:	0800db80 	.word	0x0800db80
 8005eb4:	20000004 	.word	0x20000004
 8005eb8:	20000008 	.word	0x20000008

08005ebc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b089      	sub	sp, #36	; 0x24
 8005ec0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	61fb      	str	r3, [r7, #28]
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005eca:	4b3e      	ldr	r3, [pc, #248]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 030c 	and.w	r3, r3, #12
 8005ed2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ed4:	4b3b      	ldr	r3, [pc, #236]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f003 0303 	and.w	r3, r3, #3
 8005edc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d005      	beq.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x34>
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	2b0c      	cmp	r3, #12
 8005ee8:	d121      	bne.n	8005f2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d11e      	bne.n	8005f2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ef0:	4b34      	ldr	r3, [pc, #208]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0308 	and.w	r3, r3, #8
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d107      	bne.n	8005f0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005efc:	4b31      	ldr	r3, [pc, #196]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f02:	0a1b      	lsrs	r3, r3, #8
 8005f04:	f003 030f 	and.w	r3, r3, #15
 8005f08:	61fb      	str	r3, [r7, #28]
 8005f0a:	e005      	b.n	8005f18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005f0c:	4b2d      	ldr	r3, [pc, #180]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	091b      	lsrs	r3, r3, #4
 8005f12:	f003 030f 	and.w	r3, r3, #15
 8005f16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005f18:	4a2b      	ldr	r2, [pc, #172]	; (8005fc8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10d      	bne.n	8005f44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f2c:	e00a      	b.n	8005f44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	2b04      	cmp	r3, #4
 8005f32:	d102      	bne.n	8005f3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f34:	4b25      	ldr	r3, [pc, #148]	; (8005fcc <HAL_RCC_GetSysClockFreq+0x110>)
 8005f36:	61bb      	str	r3, [r7, #24]
 8005f38:	e004      	b.n	8005f44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d101      	bne.n	8005f44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f40:	4b23      	ldr	r3, [pc, #140]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005f42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	2b0c      	cmp	r3, #12
 8005f48:	d134      	bne.n	8005fb4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f4a:	4b1e      	ldr	r3, [pc, #120]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	f003 0303 	and.w	r3, r3, #3
 8005f52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d003      	beq.n	8005f62 <HAL_RCC_GetSysClockFreq+0xa6>
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	2b03      	cmp	r3, #3
 8005f5e:	d003      	beq.n	8005f68 <HAL_RCC_GetSysClockFreq+0xac>
 8005f60:	e005      	b.n	8005f6e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005f62:	4b1a      	ldr	r3, [pc, #104]	; (8005fcc <HAL_RCC_GetSysClockFreq+0x110>)
 8005f64:	617b      	str	r3, [r7, #20]
      break;
 8005f66:	e005      	b.n	8005f74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005f68:	4b19      	ldr	r3, [pc, #100]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005f6a:	617b      	str	r3, [r7, #20]
      break;
 8005f6c:	e002      	b.n	8005f74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	617b      	str	r3, [r7, #20]
      break;
 8005f72:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f74:	4b13      	ldr	r3, [pc, #76]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	091b      	lsrs	r3, r3, #4
 8005f7a:	f003 030f 	and.w	r3, r3, #15
 8005f7e:	3301      	adds	r3, #1
 8005f80:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f82:	4b10      	ldr	r3, [pc, #64]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	0a1b      	lsrs	r3, r3, #8
 8005f88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	fb03 f202 	mul.w	r2, r3, r2
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f98:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f9a:	4b0a      	ldr	r3, [pc, #40]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	0e5b      	lsrs	r3, r3, #25
 8005fa0:	f003 0303 	and.w	r3, r3, #3
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	005b      	lsls	r3, r3, #1
 8005fa8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005fb4:	69bb      	ldr	r3, [r7, #24]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3724      	adds	r7, #36	; 0x24
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40021000 	.word	0x40021000
 8005fc8:	0800db98 	.word	0x0800db98
 8005fcc:	00f42400 	.word	0x00f42400
 8005fd0:	007a1200 	.word	0x007a1200

08005fd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fd8:	4b03      	ldr	r3, [pc, #12]	; (8005fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005fda:	681b      	ldr	r3, [r3, #0]
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	20000004 	.word	0x20000004

08005fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ff0:	f7ff fff0 	bl	8005fd4 <HAL_RCC_GetHCLKFreq>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	4b06      	ldr	r3, [pc, #24]	; (8006010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	0a1b      	lsrs	r3, r3, #8
 8005ffc:	f003 0307 	and.w	r3, r3, #7
 8006000:	4904      	ldr	r1, [pc, #16]	; (8006014 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006002:	5ccb      	ldrb	r3, [r1, r3]
 8006004:	f003 031f 	and.w	r3, r3, #31
 8006008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800600c:	4618      	mov	r0, r3
 800600e:	bd80      	pop	{r7, pc}
 8006010:	40021000 	.word	0x40021000
 8006014:	0800db90 	.word	0x0800db90

08006018 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800601c:	f7ff ffda 	bl	8005fd4 <HAL_RCC_GetHCLKFreq>
 8006020:	4602      	mov	r2, r0
 8006022:	4b06      	ldr	r3, [pc, #24]	; (800603c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	0adb      	lsrs	r3, r3, #11
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	4904      	ldr	r1, [pc, #16]	; (8006040 <HAL_RCC_GetPCLK2Freq+0x28>)
 800602e:	5ccb      	ldrb	r3, [r1, r3]
 8006030:	f003 031f 	and.w	r3, r3, #31
 8006034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006038:	4618      	mov	r0, r3
 800603a:	bd80      	pop	{r7, pc}
 800603c:	40021000 	.word	0x40021000
 8006040:	0800db90 	.word	0x0800db90

08006044 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800604c:	2300      	movs	r3, #0
 800604e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006050:	4b27      	ldr	r3, [pc, #156]	; (80060f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800605c:	f7ff f916 	bl	800528c <HAL_PWREx_GetVoltageRange>
 8006060:	6178      	str	r0, [r7, #20]
 8006062:	e014      	b.n	800608e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006064:	4b22      	ldr	r3, [pc, #136]	; (80060f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006068:	4a21      	ldr	r2, [pc, #132]	; (80060f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800606a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800606e:	6593      	str	r3, [r2, #88]	; 0x58
 8006070:	4b1f      	ldr	r3, [pc, #124]	; (80060f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006078:	60fb      	str	r3, [r7, #12]
 800607a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800607c:	f7ff f906 	bl	800528c <HAL_PWREx_GetVoltageRange>
 8006080:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006082:	4b1b      	ldr	r3, [pc, #108]	; (80060f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006086:	4a1a      	ldr	r2, [pc, #104]	; (80060f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800608c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006094:	d10b      	bne.n	80060ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b80      	cmp	r3, #128	; 0x80
 800609a:	d913      	bls.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2ba0      	cmp	r3, #160	; 0xa0
 80060a0:	d902      	bls.n	80060a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80060a2:	2302      	movs	r3, #2
 80060a4:	613b      	str	r3, [r7, #16]
 80060a6:	e00d      	b.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80060a8:	2301      	movs	r3, #1
 80060aa:	613b      	str	r3, [r7, #16]
 80060ac:	e00a      	b.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b7f      	cmp	r3, #127	; 0x7f
 80060b2:	d902      	bls.n	80060ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80060b4:	2302      	movs	r3, #2
 80060b6:	613b      	str	r3, [r7, #16]
 80060b8:	e004      	b.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2b70      	cmp	r3, #112	; 0x70
 80060be:	d101      	bne.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80060c0:	2301      	movs	r3, #1
 80060c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80060c4:	4b0b      	ldr	r3, [pc, #44]	; (80060f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f023 020f 	bic.w	r2, r3, #15
 80060cc:	4909      	ldr	r1, [pc, #36]	; (80060f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80060d4:	4b07      	ldr	r3, [pc, #28]	; (80060f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 030f 	and.w	r3, r3, #15
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d001      	beq.n	80060e6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e000      	b.n	80060e8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3718      	adds	r7, #24
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	40021000 	.word	0x40021000
 80060f4:	40022000 	.word	0x40022000

080060f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060fe:	4b2d      	ldr	r3, [pc, #180]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f003 0303 	and.w	r3, r3, #3
 8006106:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b03      	cmp	r3, #3
 800610c:	d00b      	beq.n	8006126 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2b03      	cmp	r3, #3
 8006112:	d825      	bhi.n	8006160 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d008      	beq.n	800612c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2b02      	cmp	r3, #2
 800611e:	d11f      	bne.n	8006160 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006120:	4b25      	ldr	r3, [pc, #148]	; (80061b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006122:	613b      	str	r3, [r7, #16]
    break;
 8006124:	e01f      	b.n	8006166 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006126:	4b25      	ldr	r3, [pc, #148]	; (80061bc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006128:	613b      	str	r3, [r7, #16]
    break;
 800612a:	e01c      	b.n	8006166 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800612c:	4b21      	ldr	r3, [pc, #132]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0308 	and.w	r3, r3, #8
 8006134:	2b00      	cmp	r3, #0
 8006136:	d107      	bne.n	8006148 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006138:	4b1e      	ldr	r3, [pc, #120]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800613a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800613e:	0a1b      	lsrs	r3, r3, #8
 8006140:	f003 030f 	and.w	r3, r3, #15
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	e005      	b.n	8006154 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006148:	4b1a      	ldr	r3, [pc, #104]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	091b      	lsrs	r3, r3, #4
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006154:	4a1a      	ldr	r2, [pc, #104]	; (80061c0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800615c:	613b      	str	r3, [r7, #16]
    break;
 800615e:	e002      	b.n	8006166 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006160:	2300      	movs	r3, #0
 8006162:	613b      	str	r3, [r7, #16]
    break;
 8006164:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006166:	4b13      	ldr	r3, [pc, #76]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	091b      	lsrs	r3, r3, #4
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	3301      	adds	r3, #1
 8006172:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006174:	4b0f      	ldr	r3, [pc, #60]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	0a1b      	lsrs	r3, r3, #8
 800617a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	fb03 f202 	mul.w	r2, r3, r2
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	fbb2 f3f3 	udiv	r3, r2, r3
 800618a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800618c:	4b09      	ldr	r3, [pc, #36]	; (80061b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	0e5b      	lsrs	r3, r3, #25
 8006192:	f003 0303 	and.w	r3, r3, #3
 8006196:	3301      	adds	r3, #1
 8006198:	005b      	lsls	r3, r3, #1
 800619a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80061a6:	683b      	ldr	r3, [r7, #0]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	371c      	adds	r7, #28
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	40021000 	.word	0x40021000
 80061b8:	00f42400 	.word	0x00f42400
 80061bc:	007a1200 	.word	0x007a1200
 80061c0:	0800db98 	.word	0x0800db98

080061c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061cc:	2300      	movs	r3, #0
 80061ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061d0:	2300      	movs	r3, #0
 80061d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d040      	beq.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061e4:	2b80      	cmp	r3, #128	; 0x80
 80061e6:	d02a      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80061e8:	2b80      	cmp	r3, #128	; 0x80
 80061ea:	d825      	bhi.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80061ec:	2b60      	cmp	r3, #96	; 0x60
 80061ee:	d026      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80061f0:	2b60      	cmp	r3, #96	; 0x60
 80061f2:	d821      	bhi.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80061f4:	2b40      	cmp	r3, #64	; 0x40
 80061f6:	d006      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80061f8:	2b40      	cmp	r3, #64	; 0x40
 80061fa:	d81d      	bhi.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d009      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006200:	2b20      	cmp	r3, #32
 8006202:	d010      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006204:	e018      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006206:	4b89      	ldr	r3, [pc, #548]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	4a88      	ldr	r2, [pc, #544]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800620c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006210:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006212:	e015      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	3304      	adds	r3, #4
 8006218:	2100      	movs	r1, #0
 800621a:	4618      	mov	r0, r3
 800621c:	f000 fb02 	bl	8006824 <RCCEx_PLLSAI1_Config>
 8006220:	4603      	mov	r3, r0
 8006222:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006224:	e00c      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	3320      	adds	r3, #32
 800622a:	2100      	movs	r1, #0
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fbed 	bl	8006a0c <RCCEx_PLLSAI2_Config>
 8006232:	4603      	mov	r3, r0
 8006234:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006236:	e003      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	74fb      	strb	r3, [r7, #19]
      break;
 800623c:	e000      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800623e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006240:	7cfb      	ldrb	r3, [r7, #19]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10b      	bne.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006246:	4b79      	ldr	r3, [pc, #484]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006248:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800624c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006254:	4975      	ldr	r1, [pc, #468]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006256:	4313      	orrs	r3, r2
 8006258:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800625c:	e001      	b.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800625e:	7cfb      	ldrb	r3, [r7, #19]
 8006260:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d047      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006276:	d030      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800627c:	d82a      	bhi.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800627e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006282:	d02a      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006284:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006288:	d824      	bhi.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800628a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800628e:	d008      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006294:	d81e      	bhi.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800629a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800629e:	d010      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80062a0:	e018      	b.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062a2:	4b62      	ldr	r3, [pc, #392]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	4a61      	ldr	r2, [pc, #388]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062ac:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062ae:	e015      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	3304      	adds	r3, #4
 80062b4:	2100      	movs	r1, #0
 80062b6:	4618      	mov	r0, r3
 80062b8:	f000 fab4 	bl	8006824 <RCCEx_PLLSAI1_Config>
 80062bc:	4603      	mov	r3, r0
 80062be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062c0:	e00c      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3320      	adds	r3, #32
 80062c6:	2100      	movs	r1, #0
 80062c8:	4618      	mov	r0, r3
 80062ca:	f000 fb9f 	bl	8006a0c <RCCEx_PLLSAI2_Config>
 80062ce:	4603      	mov	r3, r0
 80062d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062d2:	e003      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	74fb      	strb	r3, [r7, #19]
      break;
 80062d8:	e000      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80062da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062dc:	7cfb      	ldrb	r3, [r7, #19]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10b      	bne.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80062e2:	4b52      	ldr	r3, [pc, #328]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80062e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f0:	494e      	ldr	r1, [pc, #312]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80062f8:	e001      	b.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062fa:	7cfb      	ldrb	r3, [r7, #19]
 80062fc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 809f 	beq.w	800644a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800630c:	2300      	movs	r3, #0
 800630e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006310:	4b46      	ldr	r3, [pc, #280]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800631c:	2301      	movs	r3, #1
 800631e:	e000      	b.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006320:	2300      	movs	r3, #0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00d      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006326:	4b41      	ldr	r3, [pc, #260]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800632a:	4a40      	ldr	r2, [pc, #256]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800632c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006330:	6593      	str	r3, [r2, #88]	; 0x58
 8006332:	4b3e      	ldr	r3, [pc, #248]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800633a:	60bb      	str	r3, [r7, #8]
 800633c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800633e:	2301      	movs	r3, #1
 8006340:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006342:	4b3b      	ldr	r3, [pc, #236]	; (8006430 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a3a      	ldr	r2, [pc, #232]	; (8006430 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800634c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800634e:	f7fd fa8f 	bl	8003870 <HAL_GetTick>
 8006352:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006354:	e009      	b.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006356:	f7fd fa8b 	bl	8003870 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	2b02      	cmp	r3, #2
 8006362:	d902      	bls.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	74fb      	strb	r3, [r7, #19]
        break;
 8006368:	e005      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800636a:	4b31      	ldr	r3, [pc, #196]	; (8006430 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0ef      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006376:	7cfb      	ldrb	r3, [r7, #19]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d15b      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800637c:	4b2b      	ldr	r3, [pc, #172]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800637e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006386:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d01f      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006394:	697a      	ldr	r2, [r7, #20]
 8006396:	429a      	cmp	r2, r3
 8006398:	d019      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800639a:	4b24      	ldr	r3, [pc, #144]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800639c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063a4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063a6:	4b21      	ldr	r3, [pc, #132]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ac:	4a1f      	ldr	r2, [pc, #124]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80063b6:	4b1d      	ldr	r3, [pc, #116]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063bc:	4a1b      	ldr	r2, [pc, #108]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80063c6:	4a19      	ldr	r2, [pc, #100]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d016      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d8:	f7fd fa4a 	bl	8003870 <HAL_GetTick>
 80063dc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063de:	e00b      	b.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e0:	f7fd fa46 	bl	8003870 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d902      	bls.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	74fb      	strb	r3, [r7, #19]
            break;
 80063f6:	e006      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063f8:	4b0c      	ldr	r3, [pc, #48]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063fe:	f003 0302 	and.w	r3, r3, #2
 8006402:	2b00      	cmp	r3, #0
 8006404:	d0ec      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006406:	7cfb      	ldrb	r3, [r7, #19]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10c      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800640c:	4b07      	ldr	r3, [pc, #28]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800640e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006412:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800641c:	4903      	ldr	r1, [pc, #12]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800641e:	4313      	orrs	r3, r2
 8006420:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006424:	e008      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006426:	7cfb      	ldrb	r3, [r7, #19]
 8006428:	74bb      	strb	r3, [r7, #18]
 800642a:	e005      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800642c:	40021000 	.word	0x40021000
 8006430:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006434:	7cfb      	ldrb	r3, [r7, #19]
 8006436:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006438:	7c7b      	ldrb	r3, [r7, #17]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d105      	bne.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800643e:	4ba0      	ldr	r3, [pc, #640]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006442:	4a9f      	ldr	r2, [pc, #636]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006448:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00a      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006456:	4b9a      	ldr	r3, [pc, #616]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800645c:	f023 0203 	bic.w	r2, r3, #3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006464:	4996      	ldr	r1, [pc, #600]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006466:	4313      	orrs	r3, r2
 8006468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00a      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006478:	4b91      	ldr	r3, [pc, #580]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800647a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800647e:	f023 020c 	bic.w	r2, r3, #12
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006486:	498e      	ldr	r1, [pc, #568]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006488:	4313      	orrs	r3, r2
 800648a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0304 	and.w	r3, r3, #4
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800649a:	4b89      	ldr	r3, [pc, #548]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800649c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a8:	4985      	ldr	r1, [pc, #532]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064aa:	4313      	orrs	r3, r2
 80064ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0308 	and.w	r3, r3, #8
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00a      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80064bc:	4b80      	ldr	r3, [pc, #512]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ca:	497d      	ldr	r1, [pc, #500]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0310 	and.w	r3, r3, #16
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80064de:	4b78      	ldr	r3, [pc, #480]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064ec:	4974      	ldr	r1, [pc, #464]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00a      	beq.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006500:	4b6f      	ldr	r3, [pc, #444]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006506:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800650e:	496c      	ldr	r1, [pc, #432]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006510:	4313      	orrs	r3, r2
 8006512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00a      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006522:	4b67      	ldr	r3, [pc, #412]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006528:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006530:	4963      	ldr	r1, [pc, #396]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006532:	4313      	orrs	r3, r2
 8006534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00a      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006544:	4b5e      	ldr	r3, [pc, #376]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800654a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006552:	495b      	ldr	r1, [pc, #364]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006554:	4313      	orrs	r3, r2
 8006556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00a      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006566:	4b56      	ldr	r3, [pc, #344]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800656c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006574:	4952      	ldr	r1, [pc, #328]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006576:	4313      	orrs	r3, r2
 8006578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00a      	beq.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006588:	4b4d      	ldr	r3, [pc, #308]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800658a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006596:	494a      	ldr	r1, [pc, #296]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006598:	4313      	orrs	r3, r2
 800659a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065aa:	4b45      	ldr	r3, [pc, #276]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b8:	4941      	ldr	r1, [pc, #260]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00a      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80065cc:	4b3c      	ldr	r3, [pc, #240]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80065d2:	f023 0203 	bic.w	r2, r3, #3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065da:	4939      	ldr	r1, [pc, #228]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d028      	beq.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065ee:	4b34      	ldr	r3, [pc, #208]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065fc:	4930      	ldr	r1, [pc, #192]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006608:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800660c:	d106      	bne.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800660e:	4b2c      	ldr	r3, [pc, #176]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	4a2b      	ldr	r2, [pc, #172]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006614:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006618:	60d3      	str	r3, [r2, #12]
 800661a:	e011      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006620:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006624:	d10c      	bne.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	3304      	adds	r3, #4
 800662a:	2101      	movs	r1, #1
 800662c:	4618      	mov	r0, r3
 800662e:	f000 f8f9 	bl	8006824 <RCCEx_PLLSAI1_Config>
 8006632:	4603      	mov	r3, r0
 8006634:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006636:	7cfb      	ldrb	r3, [r7, #19]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800663c:	7cfb      	ldrb	r3, [r7, #19]
 800663e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d04d      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006650:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006654:	d108      	bne.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006656:	4b1a      	ldr	r3, [pc, #104]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006658:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800665c:	4a18      	ldr	r2, [pc, #96]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800665e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006662:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006666:	e012      	b.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006668:	4b15      	ldr	r3, [pc, #84]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800666a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800666e:	4a14      	ldr	r2, [pc, #80]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006670:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006674:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006678:	4b11      	ldr	r3, [pc, #68]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800667a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800667e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006686:	490e      	ldr	r1, [pc, #56]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006688:	4313      	orrs	r3, r2
 800668a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006692:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006696:	d106      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006698:	4b09      	ldr	r3, [pc, #36]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	4a08      	ldr	r2, [pc, #32]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800669e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066a2:	60d3      	str	r3, [r2, #12]
 80066a4:	e020      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066ae:	d109      	bne.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80066b0:	4b03      	ldr	r3, [pc, #12]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	4a02      	ldr	r2, [pc, #8]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066ba:	60d3      	str	r3, [r2, #12]
 80066bc:	e014      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80066be:	bf00      	nop
 80066c0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066cc:	d10c      	bne.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	3304      	adds	r3, #4
 80066d2:	2101      	movs	r1, #1
 80066d4:	4618      	mov	r0, r3
 80066d6:	f000 f8a5 	bl	8006824 <RCCEx_PLLSAI1_Config>
 80066da:	4603      	mov	r3, r0
 80066dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066de:	7cfb      	ldrb	r3, [r7, #19]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80066e4:	7cfb      	ldrb	r3, [r7, #19]
 80066e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d028      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066f4:	4b4a      	ldr	r3, [pc, #296]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006702:	4947      	ldr	r1, [pc, #284]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006704:	4313      	orrs	r3, r2
 8006706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800670e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006712:	d106      	bne.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006714:	4b42      	ldr	r3, [pc, #264]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	4a41      	ldr	r2, [pc, #260]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800671a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800671e:	60d3      	str	r3, [r2, #12]
 8006720:	e011      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006726:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800672a:	d10c      	bne.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	3304      	adds	r3, #4
 8006730:	2101      	movs	r1, #1
 8006732:	4618      	mov	r0, r3
 8006734:	f000 f876 	bl	8006824 <RCCEx_PLLSAI1_Config>
 8006738:	4603      	mov	r3, r0
 800673a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800673c:	7cfb      	ldrb	r3, [r7, #19]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006742:	7cfb      	ldrb	r3, [r7, #19]
 8006744:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d01e      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006752:	4b33      	ldr	r3, [pc, #204]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006758:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006762:	492f      	ldr	r1, [pc, #188]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006764:	4313      	orrs	r3, r2
 8006766:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006770:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006774:	d10c      	bne.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	3304      	adds	r3, #4
 800677a:	2102      	movs	r1, #2
 800677c:	4618      	mov	r0, r3
 800677e:	f000 f851 	bl	8006824 <RCCEx_PLLSAI1_Config>
 8006782:	4603      	mov	r3, r0
 8006784:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006786:	7cfb      	ldrb	r3, [r7, #19]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800678c:	7cfb      	ldrb	r3, [r7, #19]
 800678e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00b      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800679c:	4b20      	ldr	r3, [pc, #128]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800679e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067a2:	f023 0204 	bic.w	r2, r3, #4
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067ac:	491c      	ldr	r1, [pc, #112]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00b      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80067c0:	4b17      	ldr	r3, [pc, #92]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067c6:	f023 0218 	bic.w	r2, r3, #24
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d0:	4913      	ldr	r1, [pc, #76]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d017      	beq.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80067e4:	4b0e      	ldr	r3, [pc, #56]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067f4:	490a      	ldr	r1, [pc, #40]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006802:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006806:	d105      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006808:	4b05      	ldr	r3, [pc, #20]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	4a04      	ldr	r2, [pc, #16]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800680e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006812:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006814:	7cbb      	ldrb	r3, [r7, #18]
}
 8006816:	4618      	mov	r0, r3
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	40021000 	.word	0x40021000

08006824 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800682e:	2300      	movs	r3, #0
 8006830:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006832:	4b72      	ldr	r3, [pc, #456]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00e      	beq.n	800685c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800683e:	4b6f      	ldr	r3, [pc, #444]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f003 0203 	and.w	r2, r3, #3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d103      	bne.n	8006856 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
       ||
 8006852:	2b00      	cmp	r3, #0
 8006854:	d142      	bne.n	80068dc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	73fb      	strb	r3, [r7, #15]
 800685a:	e03f      	b.n	80068dc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2b03      	cmp	r3, #3
 8006862:	d018      	beq.n	8006896 <RCCEx_PLLSAI1_Config+0x72>
 8006864:	2b03      	cmp	r3, #3
 8006866:	d825      	bhi.n	80068b4 <RCCEx_PLLSAI1_Config+0x90>
 8006868:	2b01      	cmp	r3, #1
 800686a:	d002      	beq.n	8006872 <RCCEx_PLLSAI1_Config+0x4e>
 800686c:	2b02      	cmp	r3, #2
 800686e:	d009      	beq.n	8006884 <RCCEx_PLLSAI1_Config+0x60>
 8006870:	e020      	b.n	80068b4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006872:	4b62      	ldr	r3, [pc, #392]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0302 	and.w	r3, r3, #2
 800687a:	2b00      	cmp	r3, #0
 800687c:	d11d      	bne.n	80068ba <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006882:	e01a      	b.n	80068ba <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006884:	4b5d      	ldr	r3, [pc, #372]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800688c:	2b00      	cmp	r3, #0
 800688e:	d116      	bne.n	80068be <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006894:	e013      	b.n	80068be <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006896:	4b59      	ldr	r3, [pc, #356]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10f      	bne.n	80068c2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80068a2:	4b56      	ldr	r3, [pc, #344]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d109      	bne.n	80068c2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80068b2:	e006      	b.n	80068c2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	73fb      	strb	r3, [r7, #15]
      break;
 80068b8:	e004      	b.n	80068c4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80068ba:	bf00      	nop
 80068bc:	e002      	b.n	80068c4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80068be:	bf00      	nop
 80068c0:	e000      	b.n	80068c4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80068c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d108      	bne.n	80068dc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80068ca:	4b4c      	ldr	r3, [pc, #304]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f023 0203 	bic.w	r2, r3, #3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4949      	ldr	r1, [pc, #292]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f040 8086 	bne.w	80069f0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80068e4:	4b45      	ldr	r3, [pc, #276]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a44      	ldr	r2, [pc, #272]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80068ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80068ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068f0:	f7fc ffbe 	bl	8003870 <HAL_GetTick>
 80068f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80068f6:	e009      	b.n	800690c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068f8:	f7fc ffba 	bl	8003870 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d902      	bls.n	800690c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	73fb      	strb	r3, [r7, #15]
        break;
 800690a:	e005      	b.n	8006918 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800690c:	4b3b      	ldr	r3, [pc, #236]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1ef      	bne.n	80068f8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d168      	bne.n	80069f0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d113      	bne.n	800694c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006924:	4b35      	ldr	r3, [pc, #212]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006926:	691a      	ldr	r2, [r3, #16]
 8006928:	4b35      	ldr	r3, [pc, #212]	; (8006a00 <RCCEx_PLLSAI1_Config+0x1dc>)
 800692a:	4013      	ands	r3, r2
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	6892      	ldr	r2, [r2, #8]
 8006930:	0211      	lsls	r1, r2, #8
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	68d2      	ldr	r2, [r2, #12]
 8006936:	06d2      	lsls	r2, r2, #27
 8006938:	4311      	orrs	r1, r2
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	6852      	ldr	r2, [r2, #4]
 800693e:	3a01      	subs	r2, #1
 8006940:	0112      	lsls	r2, r2, #4
 8006942:	430a      	orrs	r2, r1
 8006944:	492d      	ldr	r1, [pc, #180]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006946:	4313      	orrs	r3, r2
 8006948:	610b      	str	r3, [r1, #16]
 800694a:	e02d      	b.n	80069a8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d115      	bne.n	800697e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006952:	4b2a      	ldr	r3, [pc, #168]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006954:	691a      	ldr	r2, [r3, #16]
 8006956:	4b2b      	ldr	r3, [pc, #172]	; (8006a04 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006958:	4013      	ands	r3, r2
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	6892      	ldr	r2, [r2, #8]
 800695e:	0211      	lsls	r1, r2, #8
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6912      	ldr	r2, [r2, #16]
 8006964:	0852      	lsrs	r2, r2, #1
 8006966:	3a01      	subs	r2, #1
 8006968:	0552      	lsls	r2, r2, #21
 800696a:	4311      	orrs	r1, r2
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6852      	ldr	r2, [r2, #4]
 8006970:	3a01      	subs	r2, #1
 8006972:	0112      	lsls	r2, r2, #4
 8006974:	430a      	orrs	r2, r1
 8006976:	4921      	ldr	r1, [pc, #132]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006978:	4313      	orrs	r3, r2
 800697a:	610b      	str	r3, [r1, #16]
 800697c:	e014      	b.n	80069a8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800697e:	4b1f      	ldr	r3, [pc, #124]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006980:	691a      	ldr	r2, [r3, #16]
 8006982:	4b21      	ldr	r3, [pc, #132]	; (8006a08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006984:	4013      	ands	r3, r2
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	6892      	ldr	r2, [r2, #8]
 800698a:	0211      	lsls	r1, r2, #8
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	6952      	ldr	r2, [r2, #20]
 8006990:	0852      	lsrs	r2, r2, #1
 8006992:	3a01      	subs	r2, #1
 8006994:	0652      	lsls	r2, r2, #25
 8006996:	4311      	orrs	r1, r2
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6852      	ldr	r2, [r2, #4]
 800699c:	3a01      	subs	r2, #1
 800699e:	0112      	lsls	r2, r2, #4
 80069a0:	430a      	orrs	r2, r1
 80069a2:	4916      	ldr	r1, [pc, #88]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80069a8:	4b14      	ldr	r3, [pc, #80]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a13      	ldr	r2, [pc, #76]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80069ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80069b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b4:	f7fc ff5c 	bl	8003870 <HAL_GetTick>
 80069b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069ba:	e009      	b.n	80069d0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069bc:	f7fc ff58 	bl	8003870 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d902      	bls.n	80069d0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	73fb      	strb	r3, [r7, #15]
          break;
 80069ce:	e005      	b.n	80069dc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069d0:	4b0a      	ldr	r3, [pc, #40]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0ef      	beq.n	80069bc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80069dc:	7bfb      	ldrb	r3, [r7, #15]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d106      	bne.n	80069f0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80069e2:	4b06      	ldr	r3, [pc, #24]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	4904      	ldr	r1, [pc, #16]	; (80069fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80069ec:	4313      	orrs	r3, r2
 80069ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80069f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3710      	adds	r7, #16
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	40021000 	.word	0x40021000
 8006a00:	07ff800f 	.word	0x07ff800f
 8006a04:	ff9f800f 	.word	0xff9f800f
 8006a08:	f9ff800f 	.word	0xf9ff800f

08006a0c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006a1a:	4b72      	ldr	r3, [pc, #456]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d00e      	beq.n	8006a44 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006a26:	4b6f      	ldr	r3, [pc, #444]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	f003 0203 	and.w	r2, r3, #3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d103      	bne.n	8006a3e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
       ||
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d142      	bne.n	8006ac4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	73fb      	strb	r3, [r7, #15]
 8006a42:	e03f      	b.n	8006ac4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b03      	cmp	r3, #3
 8006a4a:	d018      	beq.n	8006a7e <RCCEx_PLLSAI2_Config+0x72>
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	d825      	bhi.n	8006a9c <RCCEx_PLLSAI2_Config+0x90>
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d002      	beq.n	8006a5a <RCCEx_PLLSAI2_Config+0x4e>
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d009      	beq.n	8006a6c <RCCEx_PLLSAI2_Config+0x60>
 8006a58:	e020      	b.n	8006a9c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006a5a:	4b62      	ldr	r3, [pc, #392]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0302 	and.w	r3, r3, #2
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d11d      	bne.n	8006aa2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a6a:	e01a      	b.n	8006aa2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006a6c:	4b5d      	ldr	r3, [pc, #372]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d116      	bne.n	8006aa6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a7c:	e013      	b.n	8006aa6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006a7e:	4b59      	ldr	r3, [pc, #356]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10f      	bne.n	8006aaa <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006a8a:	4b56      	ldr	r3, [pc, #344]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d109      	bne.n	8006aaa <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a9a:	e006      	b.n	8006aaa <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8006aa0:	e004      	b.n	8006aac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006aa2:	bf00      	nop
 8006aa4:	e002      	b.n	8006aac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006aa6:	bf00      	nop
 8006aa8:	e000      	b.n	8006aac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006aaa:	bf00      	nop
    }

    if(status == HAL_OK)
 8006aac:	7bfb      	ldrb	r3, [r7, #15]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d108      	bne.n	8006ac4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006ab2:	4b4c      	ldr	r3, [pc, #304]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	f023 0203 	bic.w	r2, r3, #3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4949      	ldr	r1, [pc, #292]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f040 8086 	bne.w	8006bd8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006acc:	4b45      	ldr	r3, [pc, #276]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a44      	ldr	r2, [pc, #272]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ad2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ad6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ad8:	f7fc feca 	bl	8003870 <HAL_GetTick>
 8006adc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006ade:	e009      	b.n	8006af4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ae0:	f7fc fec6 	bl	8003870 <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d902      	bls.n	8006af4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	73fb      	strb	r3, [r7, #15]
        break;
 8006af2:	e005      	b.n	8006b00 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006af4:	4b3b      	ldr	r3, [pc, #236]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1ef      	bne.n	8006ae0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d168      	bne.n	8006bd8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d113      	bne.n	8006b34 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b0c:	4b35      	ldr	r3, [pc, #212]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b0e:	695a      	ldr	r2, [r3, #20]
 8006b10:	4b35      	ldr	r3, [pc, #212]	; (8006be8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006b12:	4013      	ands	r3, r2
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6892      	ldr	r2, [r2, #8]
 8006b18:	0211      	lsls	r1, r2, #8
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	68d2      	ldr	r2, [r2, #12]
 8006b1e:	06d2      	lsls	r2, r2, #27
 8006b20:	4311      	orrs	r1, r2
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	6852      	ldr	r2, [r2, #4]
 8006b26:	3a01      	subs	r2, #1
 8006b28:	0112      	lsls	r2, r2, #4
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	492d      	ldr	r1, [pc, #180]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	614b      	str	r3, [r1, #20]
 8006b32:	e02d      	b.n	8006b90 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d115      	bne.n	8006b66 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b3a:	4b2a      	ldr	r3, [pc, #168]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b3c:	695a      	ldr	r2, [r3, #20]
 8006b3e:	4b2b      	ldr	r3, [pc, #172]	; (8006bec <RCCEx_PLLSAI2_Config+0x1e0>)
 8006b40:	4013      	ands	r3, r2
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	6892      	ldr	r2, [r2, #8]
 8006b46:	0211      	lsls	r1, r2, #8
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	6912      	ldr	r2, [r2, #16]
 8006b4c:	0852      	lsrs	r2, r2, #1
 8006b4e:	3a01      	subs	r2, #1
 8006b50:	0552      	lsls	r2, r2, #21
 8006b52:	4311      	orrs	r1, r2
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	6852      	ldr	r2, [r2, #4]
 8006b58:	3a01      	subs	r2, #1
 8006b5a:	0112      	lsls	r2, r2, #4
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	4921      	ldr	r1, [pc, #132]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	614b      	str	r3, [r1, #20]
 8006b64:	e014      	b.n	8006b90 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b66:	4b1f      	ldr	r3, [pc, #124]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b68:	695a      	ldr	r2, [r3, #20]
 8006b6a:	4b21      	ldr	r3, [pc, #132]	; (8006bf0 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	6892      	ldr	r2, [r2, #8]
 8006b72:	0211      	lsls	r1, r2, #8
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	6952      	ldr	r2, [r2, #20]
 8006b78:	0852      	lsrs	r2, r2, #1
 8006b7a:	3a01      	subs	r2, #1
 8006b7c:	0652      	lsls	r2, r2, #25
 8006b7e:	4311      	orrs	r1, r2
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	6852      	ldr	r2, [r2, #4]
 8006b84:	3a01      	subs	r2, #1
 8006b86:	0112      	lsls	r2, r2, #4
 8006b88:	430a      	orrs	r2, r1
 8006b8a:	4916      	ldr	r1, [pc, #88]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006b90:	4b14      	ldr	r3, [pc, #80]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a13      	ldr	r2, [pc, #76]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b9c:	f7fc fe68 	bl	8003870 <HAL_GetTick>
 8006ba0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006ba2:	e009      	b.n	8006bb8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ba4:	f7fc fe64 	bl	8003870 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d902      	bls.n	8006bb8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	73fb      	strb	r3, [r7, #15]
          break;
 8006bb6:	e005      	b.n	8006bc4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0ef      	beq.n	8006ba4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006bc4:	7bfb      	ldrb	r3, [r7, #15]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d106      	bne.n	8006bd8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006bca:	4b06      	ldr	r3, [pc, #24]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bcc:	695a      	ldr	r2, [r3, #20]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	699b      	ldr	r3, [r3, #24]
 8006bd2:	4904      	ldr	r1, [pc, #16]	; (8006be4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	40021000 	.word	0x40021000
 8006be8:	07ff800f 	.word	0x07ff800f
 8006bec:	ff9f800f 	.word	0xff9f800f
 8006bf0:	f9ff800f 	.word	0xf9ff800f

08006bf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e049      	b.n	8006c9a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d106      	bne.n	8006c20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7fc fbda 	bl	80033d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	3304      	adds	r3, #4
 8006c30:	4619      	mov	r1, r3
 8006c32:	4610      	mov	r0, r2
 8006c34:	f000 faa0 	bl	8007178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3708      	adds	r7, #8
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
	...

08006ca4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d001      	beq.n	8006cbc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e047      	b.n	8006d4c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a23      	ldr	r2, [pc, #140]	; (8006d58 <HAL_TIM_Base_Start+0xb4>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d01d      	beq.n	8006d0a <HAL_TIM_Base_Start+0x66>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cd6:	d018      	beq.n	8006d0a <HAL_TIM_Base_Start+0x66>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a1f      	ldr	r2, [pc, #124]	; (8006d5c <HAL_TIM_Base_Start+0xb8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d013      	beq.n	8006d0a <HAL_TIM_Base_Start+0x66>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a1e      	ldr	r2, [pc, #120]	; (8006d60 <HAL_TIM_Base_Start+0xbc>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d00e      	beq.n	8006d0a <HAL_TIM_Base_Start+0x66>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a1c      	ldr	r2, [pc, #112]	; (8006d64 <HAL_TIM_Base_Start+0xc0>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d009      	beq.n	8006d0a <HAL_TIM_Base_Start+0x66>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a1b      	ldr	r2, [pc, #108]	; (8006d68 <HAL_TIM_Base_Start+0xc4>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d004      	beq.n	8006d0a <HAL_TIM_Base_Start+0x66>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a19      	ldr	r2, [pc, #100]	; (8006d6c <HAL_TIM_Base_Start+0xc8>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d115      	bne.n	8006d36 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	4b17      	ldr	r3, [pc, #92]	; (8006d70 <HAL_TIM_Base_Start+0xcc>)
 8006d12:	4013      	ands	r3, r2
 8006d14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2b06      	cmp	r3, #6
 8006d1a:	d015      	beq.n	8006d48 <HAL_TIM_Base_Start+0xa4>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d22:	d011      	beq.n	8006d48 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f042 0201 	orr.w	r2, r2, #1
 8006d32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d34:	e008      	b.n	8006d48 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f042 0201 	orr.w	r2, r2, #1
 8006d44:	601a      	str	r2, [r3, #0]
 8006d46:	e000      	b.n	8006d4a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d48:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3714      	adds	r7, #20
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	40012c00 	.word	0x40012c00
 8006d5c:	40000400 	.word	0x40000400
 8006d60:	40000800 	.word	0x40000800
 8006d64:	40000c00 	.word	0x40000c00
 8006d68:	40013400 	.word	0x40013400
 8006d6c:	40014000 	.word	0x40014000
 8006d70:	00010007 	.word	0x00010007

08006d74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d020      	beq.n	8006dd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d01b      	beq.n	8006dd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f06f 0202 	mvn.w	r2, #2
 8006da8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	f003 0303 	and.w	r3, r3, #3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d003      	beq.n	8006dc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f9bc 	bl	800713c <HAL_TIM_IC_CaptureCallback>
 8006dc4:	e005      	b.n	8006dd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f9ae 	bl	8007128 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 f9bf 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	f003 0304 	and.w	r3, r3, #4
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d020      	beq.n	8006e24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d01b      	beq.n	8006e24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f06f 0204 	mvn.w	r2, #4
 8006df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2202      	movs	r2, #2
 8006dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f996 	bl	800713c <HAL_TIM_IC_CaptureCallback>
 8006e10:	e005      	b.n	8006e1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 f988 	bl	8007128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f999 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 0308 	and.w	r3, r3, #8
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d020      	beq.n	8006e70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f003 0308 	and.w	r3, r3, #8
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01b      	beq.n	8006e70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f06f 0208 	mvn.w	r2, #8
 8006e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2204      	movs	r2, #4
 8006e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	f003 0303 	and.w	r3, r3, #3
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d003      	beq.n	8006e5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 f970 	bl	800713c <HAL_TIM_IC_CaptureCallback>
 8006e5c:	e005      	b.n	8006e6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f962 	bl	8007128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f973 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f003 0310 	and.w	r3, r3, #16
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d020      	beq.n	8006ebc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f003 0310 	and.w	r3, r3, #16
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d01b      	beq.n	8006ebc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f06f 0210 	mvn.w	r2, #16
 8006e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2208      	movs	r2, #8
 8006e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f94a 	bl	800713c <HAL_TIM_IC_CaptureCallback>
 8006ea8:	e005      	b.n	8006eb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f93c 	bl	8007128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 f94d 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00c      	beq.n	8006ee0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d007      	beq.n	8006ee0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f06f 0201 	mvn.w	r2, #1
 8006ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 f91a 	bl	8007114 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d104      	bne.n	8006ef4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00c      	beq.n	8006f0e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d007      	beq.n	8006f0e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8006f06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f000 fb07 	bl	800751c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00c      	beq.n	8006f32 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d007      	beq.n	8006f32 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 faff 	bl	8007530 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d00c      	beq.n	8006f56 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d007      	beq.n	8006f56 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f907 	bl	8007164 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	f003 0320 	and.w	r3, r3, #32
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00c      	beq.n	8006f7a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f003 0320 	and.w	r3, r3, #32
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d007      	beq.n	8006f7a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f06f 0220 	mvn.w	r2, #32
 8006f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 fac7 	bl	8007508 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f7a:	bf00      	nop
 8006f7c:	3710      	adds	r7, #16
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b084      	sub	sp, #16
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
 8006f8a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d101      	bne.n	8006f9e <HAL_TIM_ConfigClockSource+0x1c>
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	e0b6      	b.n	800710c <HAL_TIM_ConfigClockSource+0x18a>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2202      	movs	r2, #2
 8006faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fbc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006fc0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fc8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fda:	d03e      	beq.n	800705a <HAL_TIM_ConfigClockSource+0xd8>
 8006fdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fe0:	f200 8087 	bhi.w	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 8006fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fe8:	f000 8086 	beq.w	80070f8 <HAL_TIM_ConfigClockSource+0x176>
 8006fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ff0:	d87f      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 8006ff2:	2b70      	cmp	r3, #112	; 0x70
 8006ff4:	d01a      	beq.n	800702c <HAL_TIM_ConfigClockSource+0xaa>
 8006ff6:	2b70      	cmp	r3, #112	; 0x70
 8006ff8:	d87b      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 8006ffa:	2b60      	cmp	r3, #96	; 0x60
 8006ffc:	d050      	beq.n	80070a0 <HAL_TIM_ConfigClockSource+0x11e>
 8006ffe:	2b60      	cmp	r3, #96	; 0x60
 8007000:	d877      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 8007002:	2b50      	cmp	r3, #80	; 0x50
 8007004:	d03c      	beq.n	8007080 <HAL_TIM_ConfigClockSource+0xfe>
 8007006:	2b50      	cmp	r3, #80	; 0x50
 8007008:	d873      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 800700a:	2b40      	cmp	r3, #64	; 0x40
 800700c:	d058      	beq.n	80070c0 <HAL_TIM_ConfigClockSource+0x13e>
 800700e:	2b40      	cmp	r3, #64	; 0x40
 8007010:	d86f      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 8007012:	2b30      	cmp	r3, #48	; 0x30
 8007014:	d064      	beq.n	80070e0 <HAL_TIM_ConfigClockSource+0x15e>
 8007016:	2b30      	cmp	r3, #48	; 0x30
 8007018:	d86b      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 800701a:	2b20      	cmp	r3, #32
 800701c:	d060      	beq.n	80070e0 <HAL_TIM_ConfigClockSource+0x15e>
 800701e:	2b20      	cmp	r3, #32
 8007020:	d867      	bhi.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d05c      	beq.n	80070e0 <HAL_TIM_ConfigClockSource+0x15e>
 8007026:	2b10      	cmp	r3, #16
 8007028:	d05a      	beq.n	80070e0 <HAL_TIM_ConfigClockSource+0x15e>
 800702a:	e062      	b.n	80070f2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800703c:	f000 f9bc 	bl	80073b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800704e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	609a      	str	r2, [r3, #8]
      break;
 8007058:	e04f      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800706a:	f000 f9a5 	bl	80073b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800707c:	609a      	str	r2, [r3, #8]
      break;
 800707e:	e03c      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800708c:	461a      	mov	r2, r3
 800708e:	f000 f919 	bl	80072c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2150      	movs	r1, #80	; 0x50
 8007098:	4618      	mov	r0, r3
 800709a:	f000 f972 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 800709e:	e02c      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070ac:	461a      	mov	r2, r3
 80070ae:	f000 f938 	bl	8007322 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2160      	movs	r1, #96	; 0x60
 80070b8:	4618      	mov	r0, r3
 80070ba:	f000 f962 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 80070be:	e01c      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070cc:	461a      	mov	r2, r3
 80070ce:	f000 f8f9 	bl	80072c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2140      	movs	r1, #64	; 0x40
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 f952 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 80070de:	e00c      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4619      	mov	r1, r3
 80070ea:	4610      	mov	r0, r2
 80070ec:	f000 f949 	bl	8007382 <TIM_ITRx_SetConfig>
      break;
 80070f0:	e003      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	73fb      	strb	r3, [r7, #15]
      break;
 80070f6:	e000      	b.n	80070fa <HAL_TIM_ConfigClockSource+0x178>
      break;
 80070f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2201      	movs	r2, #1
 80070fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800710a:	7bfb      	ldrb	r3, [r7, #15]
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800713c:	b480      	push	{r7}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007144:	bf00      	nop
 8007146:	370c      	adds	r7, #12
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007158:	bf00      	nop
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr

08007164 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a46      	ldr	r2, [pc, #280]	; (80072a4 <TIM_Base_SetConfig+0x12c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d013      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007196:	d00f      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a43      	ldr	r2, [pc, #268]	; (80072a8 <TIM_Base_SetConfig+0x130>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d00b      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a42      	ldr	r2, [pc, #264]	; (80072ac <TIM_Base_SetConfig+0x134>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d007      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a41      	ldr	r2, [pc, #260]	; (80072b0 <TIM_Base_SetConfig+0x138>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d003      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a40      	ldr	r2, [pc, #256]	; (80072b4 <TIM_Base_SetConfig+0x13c>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d108      	bne.n	80071ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a35      	ldr	r2, [pc, #212]	; (80072a4 <TIM_Base_SetConfig+0x12c>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d01f      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d8:	d01b      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a32      	ldr	r2, [pc, #200]	; (80072a8 <TIM_Base_SetConfig+0x130>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d017      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a31      	ldr	r2, [pc, #196]	; (80072ac <TIM_Base_SetConfig+0x134>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d013      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a30      	ldr	r2, [pc, #192]	; (80072b0 <TIM_Base_SetConfig+0x138>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00f      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a2f      	ldr	r2, [pc, #188]	; (80072b4 <TIM_Base_SetConfig+0x13c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d00b      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a2e      	ldr	r2, [pc, #184]	; (80072b8 <TIM_Base_SetConfig+0x140>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d007      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a2d      	ldr	r2, [pc, #180]	; (80072bc <TIM_Base_SetConfig+0x144>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d003      	beq.n	8007212 <TIM_Base_SetConfig+0x9a>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a2c      	ldr	r2, [pc, #176]	; (80072c0 <TIM_Base_SetConfig+0x148>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d108      	bne.n	8007224 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	4313      	orrs	r3, r2
 8007222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	689a      	ldr	r2, [r3, #8]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a16      	ldr	r2, [pc, #88]	; (80072a4 <TIM_Base_SetConfig+0x12c>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d00f      	beq.n	8007270 <TIM_Base_SetConfig+0xf8>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a18      	ldr	r2, [pc, #96]	; (80072b4 <TIM_Base_SetConfig+0x13c>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d00b      	beq.n	8007270 <TIM_Base_SetConfig+0xf8>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a17      	ldr	r2, [pc, #92]	; (80072b8 <TIM_Base_SetConfig+0x140>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d007      	beq.n	8007270 <TIM_Base_SetConfig+0xf8>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a16      	ldr	r2, [pc, #88]	; (80072bc <TIM_Base_SetConfig+0x144>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d003      	beq.n	8007270 <TIM_Base_SetConfig+0xf8>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a15      	ldr	r2, [pc, #84]	; (80072c0 <TIM_Base_SetConfig+0x148>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d103      	bne.n	8007278 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	691a      	ldr	r2, [r3, #16]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b01      	cmp	r3, #1
 8007288:	d105      	bne.n	8007296 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	f023 0201 	bic.w	r2, r3, #1
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	611a      	str	r2, [r3, #16]
  }
}
 8007296:	bf00      	nop
 8007298:	3714      	adds	r7, #20
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	40012c00 	.word	0x40012c00
 80072a8:	40000400 	.word	0x40000400
 80072ac:	40000800 	.word	0x40000800
 80072b0:	40000c00 	.word	0x40000c00
 80072b4:	40013400 	.word	0x40013400
 80072b8:	40014000 	.word	0x40014000
 80072bc:	40014400 	.word	0x40014400
 80072c0:	40014800 	.word	0x40014800

080072c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6a1b      	ldr	r3, [r3, #32]
 80072d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	f023 0201 	bic.w	r2, r3, #1
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	011b      	lsls	r3, r3, #4
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	f023 030a 	bic.w	r3, r3, #10
 8007300:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	4313      	orrs	r3, r2
 8007308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	621a      	str	r2, [r3, #32]
}
 8007316:	bf00      	nop
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr

08007322 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007322:	b480      	push	{r7}
 8007324:	b087      	sub	sp, #28
 8007326:	af00      	add	r7, sp, #0
 8007328:	60f8      	str	r0, [r7, #12]
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	f023 0210 	bic.w	r2, r3, #16
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800734c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	031b      	lsls	r3, r3, #12
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	4313      	orrs	r3, r2
 8007356:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800735e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	697a      	ldr	r2, [r7, #20]
 8007366:	4313      	orrs	r3, r2
 8007368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	621a      	str	r2, [r3, #32]
}
 8007376:	bf00      	nop
 8007378:	371c      	adds	r7, #28
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007382:	b480      	push	{r7}
 8007384:	b085      	sub	sp, #20
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
 800738a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007398:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4313      	orrs	r3, r2
 80073a0:	f043 0307 	orr.w	r3, r3, #7
 80073a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	609a      	str	r2, [r3, #8]
}
 80073ac:	bf00      	nop
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80073d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	021a      	lsls	r2, r3, #8
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	431a      	orrs	r2, r3
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4313      	orrs	r3, r2
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	609a      	str	r2, [r3, #8]
}
 80073ec:	bf00      	nop
 80073ee:	371c      	adds	r7, #28
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007408:	2b01      	cmp	r3, #1
 800740a:	d101      	bne.n	8007410 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800740c:	2302      	movs	r3, #2
 800740e:	e068      	b.n	80074e2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2202      	movs	r2, #2
 800741c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a2e      	ldr	r2, [pc, #184]	; (80074f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d004      	beq.n	8007444 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a2d      	ldr	r2, [pc, #180]	; (80074f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d108      	bne.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800744a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	4313      	orrs	r3, r2
 8007454:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800745c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	4313      	orrs	r3, r2
 8007466:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a1e      	ldr	r2, [pc, #120]	; (80074f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d01d      	beq.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007482:	d018      	beq.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a1b      	ldr	r2, [pc, #108]	; (80074f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d013      	beq.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a1a      	ldr	r2, [pc, #104]	; (80074fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00e      	beq.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a18      	ldr	r2, [pc, #96]	; (8007500 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d009      	beq.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a13      	ldr	r2, [pc, #76]	; (80074f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d004      	beq.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a14      	ldr	r2, [pc, #80]	; (8007504 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d10c      	bne.n	80074d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	68ba      	ldr	r2, [r7, #8]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68ba      	ldr	r2, [r7, #8]
 80074ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3714      	adds	r7, #20
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	40012c00 	.word	0x40012c00
 80074f4:	40013400 	.word	0x40013400
 80074f8:	40000400 	.word	0x40000400
 80074fc:	40000800 	.word	0x40000800
 8007500:	40000c00 	.word	0x40000c00
 8007504:	40014000 	.word	0x40014000

08007508 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007510:	bf00      	nop
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr

0800751c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e042      	b.n	80075dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800755c:	2b00      	cmp	r3, #0
 800755e:	d106      	bne.n	800756e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f7fb ff57 	bl	800341c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2224      	movs	r2, #36	; 0x24
 8007572:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 0201 	bic.w	r2, r2, #1
 8007584:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800758a:	2b00      	cmp	r3, #0
 800758c:	d002      	beq.n	8007594 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 ff62 	bl	8008458 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 fc63 	bl	8007e60 <UART_SetConfig>
 800759a:	4603      	mov	r3, r0
 800759c:	2b01      	cmp	r3, #1
 800759e:	d101      	bne.n	80075a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e01b      	b.n	80075dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	689a      	ldr	r2, [r3, #8]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f042 0201 	orr.w	r2, r2, #1
 80075d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 ffe1 	bl	800859c <UART_CheckIdleState>
 80075da:	4603      	mov	r3, r0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3708      	adds	r7, #8
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b08a      	sub	sp, #40	; 0x28
 80075e8:	af02      	add	r7, sp, #8
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	603b      	str	r3, [r7, #0]
 80075f0:	4613      	mov	r3, r2
 80075f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075fa:	2b20      	cmp	r3, #32
 80075fc:	d17c      	bne.n	80076f8 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d002      	beq.n	800760a <HAL_UART_Transmit+0x26>
 8007604:	88fb      	ldrh	r3, [r7, #6]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e075      	b.n	80076fa <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2200      	movs	r2, #0
 8007612:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2221      	movs	r2, #33	; 0x21
 800761a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800761e:	f7fc f927 	bl	8003870 <HAL_GetTick>
 8007622:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	88fa      	ldrh	r2, [r7, #6]
 8007628:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800763c:	d108      	bne.n	8007650 <HAL_UART_Transmit+0x6c>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d104      	bne.n	8007650 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007646:	2300      	movs	r3, #0
 8007648:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	61bb      	str	r3, [r7, #24]
 800764e:	e003      	b.n	8007658 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007654:	2300      	movs	r3, #0
 8007656:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007658:	e031      	b.n	80076be <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	9300      	str	r3, [sp, #0]
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2200      	movs	r2, #0
 8007662:	2180      	movs	r1, #128	; 0x80
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f001 f843 	bl	80086f0 <UART_WaitOnFlagUntilTimeout>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d005      	beq.n	800767c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2220      	movs	r2, #32
 8007674:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e03e      	b.n	80076fa <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10b      	bne.n	800769a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007682:	69bb      	ldr	r3, [r7, #24]
 8007684:	881a      	ldrh	r2, [r3, #0]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800768e:	b292      	uxth	r2, r2
 8007690:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	3302      	adds	r3, #2
 8007696:	61bb      	str	r3, [r7, #24]
 8007698:	e008      	b.n	80076ac <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	781a      	ldrb	r2, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	b292      	uxth	r2, r2
 80076a4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	3301      	adds	r3, #1
 80076aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	3b01      	subs	r3, #1
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1c7      	bne.n	800765a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	9300      	str	r3, [sp, #0]
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	2200      	movs	r2, #0
 80076d2:	2140      	movs	r1, #64	; 0x40
 80076d4:	68f8      	ldr	r0, [r7, #12]
 80076d6:	f001 f80b 	bl	80086f0 <UART_WaitOnFlagUntilTimeout>
 80076da:	4603      	mov	r3, r0
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d005      	beq.n	80076ec <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2220      	movs	r2, #32
 80076e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80076e8:	2303      	movs	r3, #3
 80076ea:	e006      	b.n	80076fa <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2220      	movs	r2, #32
 80076f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	e000      	b.n	80076fa <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 80076f8:	2302      	movs	r3, #2
  }
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3720      	adds	r7, #32
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
	...

08007704 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b08a      	sub	sp, #40	; 0x28
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	4613      	mov	r3, r2
 8007710:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007718:	2b20      	cmp	r3, #32
 800771a:	d137      	bne.n	800778c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d002      	beq.n	8007728 <HAL_UART_Receive_IT+0x24>
 8007722:	88fb      	ldrh	r3, [r7, #6]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d101      	bne.n	800772c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007728:	2301      	movs	r3, #1
 800772a:	e030      	b.n	800778e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a18      	ldr	r2, [pc, #96]	; (8007798 <HAL_UART_Receive_IT+0x94>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d01f      	beq.n	800777c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d018      	beq.n	800777c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	e853 3f00 	ldrex	r3, [r3]
 8007756:	613b      	str	r3, [r7, #16]
   return(result);
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800775e:	627b      	str	r3, [r7, #36]	; 0x24
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	461a      	mov	r2, r3
 8007766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007768:	623b      	str	r3, [r7, #32]
 800776a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776c:	69f9      	ldr	r1, [r7, #28]
 800776e:	6a3a      	ldr	r2, [r7, #32]
 8007770:	e841 2300 	strex	r3, r2, [r1]
 8007774:	61bb      	str	r3, [r7, #24]
   return(result);
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1e6      	bne.n	800774a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800777c:	88fb      	ldrh	r3, [r7, #6]
 800777e:	461a      	mov	r2, r3
 8007780:	68b9      	ldr	r1, [r7, #8]
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f001 f822 	bl	80087cc <UART_Start_Receive_IT>
 8007788:	4603      	mov	r3, r0
 800778a:	e000      	b.n	800778e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800778c:	2302      	movs	r3, #2
  }
}
 800778e:	4618      	mov	r0, r3
 8007790:	3728      	adds	r7, #40	; 0x28
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	40008000 	.word	0x40008000

0800779c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b0ba      	sub	sp, #232	; 0xe8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	69db      	ldr	r3, [r3, #28]
 80077aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80077c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80077c6:	f640 030f 	movw	r3, #2063	; 0x80f
 80077ca:	4013      	ands	r3, r2
 80077cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80077d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d11b      	bne.n	8007810 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80077d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077dc:	f003 0320 	and.w	r3, r3, #32
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d015      	beq.n	8007810 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80077e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077e8:	f003 0320 	and.w	r3, r3, #32
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d105      	bne.n	80077fc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d009      	beq.n	8007810 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 8300 	beq.w	8007e06 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	4798      	blx	r3
      }
      return;
 800780e:	e2fa      	b.n	8007e06 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007810:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 8123 	beq.w	8007a60 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800781a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800781e:	4b8d      	ldr	r3, [pc, #564]	; (8007a54 <HAL_UART_IRQHandler+0x2b8>)
 8007820:	4013      	ands	r3, r2
 8007822:	2b00      	cmp	r3, #0
 8007824:	d106      	bne.n	8007834 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007826:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800782a:	4b8b      	ldr	r3, [pc, #556]	; (8007a58 <HAL_UART_IRQHandler+0x2bc>)
 800782c:	4013      	ands	r3, r2
 800782e:	2b00      	cmp	r3, #0
 8007830:	f000 8116 	beq.w	8007a60 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	2b00      	cmp	r3, #0
 800783e:	d011      	beq.n	8007864 <HAL_UART_IRQHandler+0xc8>
 8007840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007848:	2b00      	cmp	r3, #0
 800784a:	d00b      	beq.n	8007864 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2201      	movs	r2, #1
 8007852:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800785a:	f043 0201 	orr.w	r2, r3, #1
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007868:	f003 0302 	and.w	r3, r3, #2
 800786c:	2b00      	cmp	r3, #0
 800786e:	d011      	beq.n	8007894 <HAL_UART_IRQHandler+0xf8>
 8007870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00b      	beq.n	8007894 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2202      	movs	r2, #2
 8007882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800788a:	f043 0204 	orr.w	r2, r3, #4
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007898:	f003 0304 	and.w	r3, r3, #4
 800789c:	2b00      	cmp	r3, #0
 800789e:	d011      	beq.n	80078c4 <HAL_UART_IRQHandler+0x128>
 80078a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00b      	beq.n	80078c4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2204      	movs	r2, #4
 80078b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ba:	f043 0202 	orr.w	r2, r3, #2
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078c8:	f003 0308 	and.w	r3, r3, #8
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d017      	beq.n	8007900 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80078d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078d4:	f003 0320 	and.w	r3, r3, #32
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d105      	bne.n	80078e8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80078dc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80078e0:	4b5c      	ldr	r3, [pc, #368]	; (8007a54 <HAL_UART_IRQHandler+0x2b8>)
 80078e2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00b      	beq.n	8007900 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2208      	movs	r2, #8
 80078ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078f6:	f043 0208 	orr.w	r2, r3, #8
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007904:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007908:	2b00      	cmp	r3, #0
 800790a:	d012      	beq.n	8007932 <HAL_UART_IRQHandler+0x196>
 800790c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007910:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00c      	beq.n	8007932 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007920:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007928:	f043 0220 	orr.w	r2, r3, #32
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 8266 	beq.w	8007e0a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800793e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007942:	f003 0320 	and.w	r3, r3, #32
 8007946:	2b00      	cmp	r3, #0
 8007948:	d013      	beq.n	8007972 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800794a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800794e:	f003 0320 	and.w	r3, r3, #32
 8007952:	2b00      	cmp	r3, #0
 8007954:	d105      	bne.n	8007962 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800795a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800795e:	2b00      	cmp	r3, #0
 8007960:	d007      	beq.n	8007972 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007966:	2b00      	cmp	r3, #0
 8007968:	d003      	beq.n	8007972 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007978:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007986:	2b40      	cmp	r3, #64	; 0x40
 8007988:	d005      	beq.n	8007996 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800798a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800798e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007992:	2b00      	cmp	r3, #0
 8007994:	d054      	beq.n	8007a40 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 f83a 	bl	8008a10 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a6:	2b40      	cmp	r3, #64	; 0x40
 80079a8:	d146      	bne.n	8007a38 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3308      	adds	r3, #8
 80079b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079b8:	e853 3f00 	ldrex	r3, [r3]
 80079bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80079c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	3308      	adds	r3, #8
 80079d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80079d6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80079da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80079e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80079e6:	e841 2300 	strex	r3, r2, [r1]
 80079ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80079ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1d9      	bne.n	80079aa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d017      	beq.n	8007a30 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a06:	4a15      	ldr	r2, [pc, #84]	; (8007a5c <HAL_UART_IRQHandler+0x2c0>)
 8007a08:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7fd f8ca 	bl	8004baa <HAL_DMA_Abort_IT>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d019      	beq.n	8007a50 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a2e:	e00f      	b.n	8007a50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f9ff 	bl	8007e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a36:	e00b      	b.n	8007a50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f9fb 	bl	8007e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a3e:	e007      	b.n	8007a50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 f9f7 	bl	8007e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007a4e:	e1dc      	b.n	8007e0a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a50:	bf00      	nop
    return;
 8007a52:	e1da      	b.n	8007e0a <HAL_UART_IRQHandler+0x66e>
 8007a54:	10000001 	.word	0x10000001
 8007a58:	04000120 	.word	0x04000120
 8007a5c:	08008add 	.word	0x08008add

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	f040 8170 	bne.w	8007d4a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a6e:	f003 0310 	and.w	r3, r3, #16
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 8169 	beq.w	8007d4a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a7c:	f003 0310 	and.w	r3, r3, #16
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8162 	beq.w	8007d4a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	2210      	movs	r2, #16
 8007a8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a98:	2b40      	cmp	r3, #64	; 0x40
 8007a9a:	f040 80d8 	bne.w	8007c4e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007aac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f000 80af 	beq.w	8007c14 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007abc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	f080 80a7 	bcs.w	8007c14 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007acc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0320 	and.w	r3, r3, #32
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f040 8087 	bne.w	8007bf2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007af8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007b0e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b12:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007b1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007b1e:	e841 2300 	strex	r3, r2, [r1]
 8007b22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007b26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1da      	bne.n	8007ae4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	3308      	adds	r3, #8
 8007b34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b38:	e853 3f00 	ldrex	r3, [r3]
 8007b3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b40:	f023 0301 	bic.w	r3, r3, #1
 8007b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	3308      	adds	r3, #8
 8007b4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007b56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007b5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007b5e:	e841 2300 	strex	r3, r2, [r1]
 8007b62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1e1      	bne.n	8007b2e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3308      	adds	r3, #8
 8007b70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3308      	adds	r3, #8
 8007b8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b96:	e841 2300 	strex	r3, r2, [r1]
 8007b9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1e3      	bne.n	8007b6a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb8:	e853 3f00 	ldrex	r3, [r3]
 8007bbc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007bbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bc0:	f023 0310 	bic.w	r3, r3, #16
 8007bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007bd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8007bd4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007bd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007bda:	e841 2300 	strex	r3, r2, [r1]
 8007bde:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007be0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1e4      	bne.n	8007bb0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bec:	4618      	mov	r0, r3
 8007bee:	f7fc ff80 	bl	8004af2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2202      	movs	r2, #2
 8007bf6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f91b 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007c12:	e0fc      	b.n	8007e0e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	f040 80f5 	bne.w	8007e0e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0320 	and.w	r3, r3, #32
 8007c32:	2b20      	cmp	r3, #32
 8007c34:	f040 80eb 	bne.w	8007e0e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2202      	movs	r2, #2
 8007c3c:	671a      	str	r2, [r3, #112]	; 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c44:	4619      	mov	r1, r3
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f8fe 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
      return;
 8007c4c:	e0df      	b.n	8007e0e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	f000 80d1 	beq.w	8007e12 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f000 80cc 	beq.w	8007e12 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c82:	e853 3f00 	ldrex	r3, [r3]
 8007c86:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	461a      	mov	r2, r3
 8007c98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c9c:	647b      	str	r3, [r7, #68]	; 0x44
 8007c9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ca2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ca4:	e841 2300 	strex	r3, r2, [r1]
 8007ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1e4      	bne.n	8007c7a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	3308      	adds	r3, #8
 8007cb6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cba:	e853 3f00 	ldrex	r3, [r3]
 8007cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cc6:	f023 0301 	bic.w	r3, r3, #1
 8007cca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3308      	adds	r3, #8
 8007cd4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007cd8:	633a      	str	r2, [r7, #48]	; 0x30
 8007cda:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ce0:	e841 2300 	strex	r3, r2, [r1]
 8007ce4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e1      	bne.n	8007cb0 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	e853 3f00 	ldrex	r3, [r3]
 8007d0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f023 0310 	bic.w	r3, r3, #16
 8007d14:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007d22:	61fb      	str	r3, [r7, #28]
 8007d24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d26:	69b9      	ldr	r1, [r7, #24]
 8007d28:	69fa      	ldr	r2, [r7, #28]
 8007d2a:	e841 2300 	strex	r3, r2, [r1]
 8007d2e:	617b      	str	r3, [r7, #20]
   return(result);
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1e4      	bne.n	8007d00 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2202      	movs	r2, #2
 8007d3a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007d40:	4619      	mov	r1, r3
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f880 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d48:	e063      	b.n	8007e12 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00e      	beq.n	8007d74 <HAL_UART_IRQHandler+0x5d8>
 8007d56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d008      	beq.n	8007d74 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007d6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f001 fc1f 	bl	80095b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d72:	e051      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d014      	beq.n	8007daa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d105      	bne.n	8007d98 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d008      	beq.n	8007daa <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d03a      	beq.n	8007e16 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	4798      	blx	r3
    }
    return;
 8007da8:	e035      	b.n	8007e16 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d009      	beq.n	8007dca <HAL_UART_IRQHandler+0x62e>
 8007db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d003      	beq.n	8007dca <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fea0 	bl	8008b08 <UART_EndTransmit_IT>
    return;
 8007dc8:	e026      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d009      	beq.n	8007dea <HAL_UART_IRQHandler+0x64e>
 8007dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dda:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d003      	beq.n	8007dea <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f001 fbf8 	bl	80095d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007de8:	e016      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d010      	beq.n	8007e18 <HAL_UART_IRQHandler+0x67c>
 8007df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	da0c      	bge.n	8007e18 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f001 fbe0 	bl	80095c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e04:	e008      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
      return;
 8007e06:	bf00      	nop
 8007e08:	e006      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
    return;
 8007e0a:	bf00      	nop
 8007e0c:	e004      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
      return;
 8007e0e:	bf00      	nop
 8007e10:	e002      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
      return;
 8007e12:	bf00      	nop
 8007e14:	e000      	b.n	8007e18 <HAL_UART_IRQHandler+0x67c>
    return;
 8007e16:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007e18:	37e8      	adds	r7, #232	; 0xe8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop

08007e20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	460b      	mov	r3, r1
 8007e52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e54:	bf00      	nop
 8007e56:	370c      	adds	r7, #12
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e64:	b08c      	sub	sp, #48	; 0x30
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	689a      	ldr	r2, [r3, #8]
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	431a      	orrs	r2, r3
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	69db      	ldr	r3, [r3, #28]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	4baa      	ldr	r3, [pc, #680]	; (8008138 <UART_SetConfig+0x2d8>)
 8007e90:	4013      	ands	r3, r2
 8007e92:	697a      	ldr	r2, [r7, #20]
 8007e94:	6812      	ldr	r2, [r2, #0]
 8007e96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e98:	430b      	orrs	r3, r1
 8007e9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	68da      	ldr	r2, [r3, #12]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	430a      	orrs	r2, r1
 8007eb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a9f      	ldr	r2, [pc, #636]	; (800813c <UART_SetConfig+0x2dc>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d004      	beq.n	8007ecc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007ed6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	6812      	ldr	r2, [r2, #0]
 8007ede:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ee0:	430b      	orrs	r3, r1
 8007ee2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eea:	f023 010f 	bic.w	r1, r3, #15
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	430a      	orrs	r2, r1
 8007ef8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a90      	ldr	r2, [pc, #576]	; (8008140 <UART_SetConfig+0x2e0>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d125      	bne.n	8007f50 <UART_SetConfig+0xf0>
 8007f04:	4b8f      	ldr	r3, [pc, #572]	; (8008144 <UART_SetConfig+0x2e4>)
 8007f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f0a:	f003 0303 	and.w	r3, r3, #3
 8007f0e:	2b03      	cmp	r3, #3
 8007f10:	d81a      	bhi.n	8007f48 <UART_SetConfig+0xe8>
 8007f12:	a201      	add	r2, pc, #4	; (adr r2, 8007f18 <UART_SetConfig+0xb8>)
 8007f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f18:	08007f29 	.word	0x08007f29
 8007f1c:	08007f39 	.word	0x08007f39
 8007f20:	08007f31 	.word	0x08007f31
 8007f24:	08007f41 	.word	0x08007f41
 8007f28:	2301      	movs	r3, #1
 8007f2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f2e:	e116      	b.n	800815e <UART_SetConfig+0x2fe>
 8007f30:	2302      	movs	r3, #2
 8007f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f36:	e112      	b.n	800815e <UART_SetConfig+0x2fe>
 8007f38:	2304      	movs	r3, #4
 8007f3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f3e:	e10e      	b.n	800815e <UART_SetConfig+0x2fe>
 8007f40:	2308      	movs	r3, #8
 8007f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f46:	e10a      	b.n	800815e <UART_SetConfig+0x2fe>
 8007f48:	2310      	movs	r3, #16
 8007f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f4e:	e106      	b.n	800815e <UART_SetConfig+0x2fe>
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a7c      	ldr	r2, [pc, #496]	; (8008148 <UART_SetConfig+0x2e8>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d138      	bne.n	8007fcc <UART_SetConfig+0x16c>
 8007f5a:	4b7a      	ldr	r3, [pc, #488]	; (8008144 <UART_SetConfig+0x2e4>)
 8007f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f60:	f003 030c 	and.w	r3, r3, #12
 8007f64:	2b0c      	cmp	r3, #12
 8007f66:	d82d      	bhi.n	8007fc4 <UART_SetConfig+0x164>
 8007f68:	a201      	add	r2, pc, #4	; (adr r2, 8007f70 <UART_SetConfig+0x110>)
 8007f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6e:	bf00      	nop
 8007f70:	08007fa5 	.word	0x08007fa5
 8007f74:	08007fc5 	.word	0x08007fc5
 8007f78:	08007fc5 	.word	0x08007fc5
 8007f7c:	08007fc5 	.word	0x08007fc5
 8007f80:	08007fb5 	.word	0x08007fb5
 8007f84:	08007fc5 	.word	0x08007fc5
 8007f88:	08007fc5 	.word	0x08007fc5
 8007f8c:	08007fc5 	.word	0x08007fc5
 8007f90:	08007fad 	.word	0x08007fad
 8007f94:	08007fc5 	.word	0x08007fc5
 8007f98:	08007fc5 	.word	0x08007fc5
 8007f9c:	08007fc5 	.word	0x08007fc5
 8007fa0:	08007fbd 	.word	0x08007fbd
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007faa:	e0d8      	b.n	800815e <UART_SetConfig+0x2fe>
 8007fac:	2302      	movs	r3, #2
 8007fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fb2:	e0d4      	b.n	800815e <UART_SetConfig+0x2fe>
 8007fb4:	2304      	movs	r3, #4
 8007fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fba:	e0d0      	b.n	800815e <UART_SetConfig+0x2fe>
 8007fbc:	2308      	movs	r3, #8
 8007fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fc2:	e0cc      	b.n	800815e <UART_SetConfig+0x2fe>
 8007fc4:	2310      	movs	r3, #16
 8007fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fca:	e0c8      	b.n	800815e <UART_SetConfig+0x2fe>
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a5e      	ldr	r2, [pc, #376]	; (800814c <UART_SetConfig+0x2ec>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d125      	bne.n	8008022 <UART_SetConfig+0x1c2>
 8007fd6:	4b5b      	ldr	r3, [pc, #364]	; (8008144 <UART_SetConfig+0x2e4>)
 8007fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fdc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007fe0:	2b30      	cmp	r3, #48	; 0x30
 8007fe2:	d016      	beq.n	8008012 <UART_SetConfig+0x1b2>
 8007fe4:	2b30      	cmp	r3, #48	; 0x30
 8007fe6:	d818      	bhi.n	800801a <UART_SetConfig+0x1ba>
 8007fe8:	2b20      	cmp	r3, #32
 8007fea:	d00a      	beq.n	8008002 <UART_SetConfig+0x1a2>
 8007fec:	2b20      	cmp	r3, #32
 8007fee:	d814      	bhi.n	800801a <UART_SetConfig+0x1ba>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d002      	beq.n	8007ffa <UART_SetConfig+0x19a>
 8007ff4:	2b10      	cmp	r3, #16
 8007ff6:	d008      	beq.n	800800a <UART_SetConfig+0x1aa>
 8007ff8:	e00f      	b.n	800801a <UART_SetConfig+0x1ba>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008000:	e0ad      	b.n	800815e <UART_SetConfig+0x2fe>
 8008002:	2302      	movs	r3, #2
 8008004:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008008:	e0a9      	b.n	800815e <UART_SetConfig+0x2fe>
 800800a:	2304      	movs	r3, #4
 800800c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008010:	e0a5      	b.n	800815e <UART_SetConfig+0x2fe>
 8008012:	2308      	movs	r3, #8
 8008014:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008018:	e0a1      	b.n	800815e <UART_SetConfig+0x2fe>
 800801a:	2310      	movs	r3, #16
 800801c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008020:	e09d      	b.n	800815e <UART_SetConfig+0x2fe>
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a4a      	ldr	r2, [pc, #296]	; (8008150 <UART_SetConfig+0x2f0>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d125      	bne.n	8008078 <UART_SetConfig+0x218>
 800802c:	4b45      	ldr	r3, [pc, #276]	; (8008144 <UART_SetConfig+0x2e4>)
 800802e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008032:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008036:	2bc0      	cmp	r3, #192	; 0xc0
 8008038:	d016      	beq.n	8008068 <UART_SetConfig+0x208>
 800803a:	2bc0      	cmp	r3, #192	; 0xc0
 800803c:	d818      	bhi.n	8008070 <UART_SetConfig+0x210>
 800803e:	2b80      	cmp	r3, #128	; 0x80
 8008040:	d00a      	beq.n	8008058 <UART_SetConfig+0x1f8>
 8008042:	2b80      	cmp	r3, #128	; 0x80
 8008044:	d814      	bhi.n	8008070 <UART_SetConfig+0x210>
 8008046:	2b00      	cmp	r3, #0
 8008048:	d002      	beq.n	8008050 <UART_SetConfig+0x1f0>
 800804a:	2b40      	cmp	r3, #64	; 0x40
 800804c:	d008      	beq.n	8008060 <UART_SetConfig+0x200>
 800804e:	e00f      	b.n	8008070 <UART_SetConfig+0x210>
 8008050:	2300      	movs	r3, #0
 8008052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008056:	e082      	b.n	800815e <UART_SetConfig+0x2fe>
 8008058:	2302      	movs	r3, #2
 800805a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800805e:	e07e      	b.n	800815e <UART_SetConfig+0x2fe>
 8008060:	2304      	movs	r3, #4
 8008062:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008066:	e07a      	b.n	800815e <UART_SetConfig+0x2fe>
 8008068:	2308      	movs	r3, #8
 800806a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800806e:	e076      	b.n	800815e <UART_SetConfig+0x2fe>
 8008070:	2310      	movs	r3, #16
 8008072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008076:	e072      	b.n	800815e <UART_SetConfig+0x2fe>
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a35      	ldr	r2, [pc, #212]	; (8008154 <UART_SetConfig+0x2f4>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d12a      	bne.n	80080d8 <UART_SetConfig+0x278>
 8008082:	4b30      	ldr	r3, [pc, #192]	; (8008144 <UART_SetConfig+0x2e4>)
 8008084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008088:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800808c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008090:	d01a      	beq.n	80080c8 <UART_SetConfig+0x268>
 8008092:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008096:	d81b      	bhi.n	80080d0 <UART_SetConfig+0x270>
 8008098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800809c:	d00c      	beq.n	80080b8 <UART_SetConfig+0x258>
 800809e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080a2:	d815      	bhi.n	80080d0 <UART_SetConfig+0x270>
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d003      	beq.n	80080b0 <UART_SetConfig+0x250>
 80080a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ac:	d008      	beq.n	80080c0 <UART_SetConfig+0x260>
 80080ae:	e00f      	b.n	80080d0 <UART_SetConfig+0x270>
 80080b0:	2300      	movs	r3, #0
 80080b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080b6:	e052      	b.n	800815e <UART_SetConfig+0x2fe>
 80080b8:	2302      	movs	r3, #2
 80080ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080be:	e04e      	b.n	800815e <UART_SetConfig+0x2fe>
 80080c0:	2304      	movs	r3, #4
 80080c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080c6:	e04a      	b.n	800815e <UART_SetConfig+0x2fe>
 80080c8:	2308      	movs	r3, #8
 80080ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080ce:	e046      	b.n	800815e <UART_SetConfig+0x2fe>
 80080d0:	2310      	movs	r3, #16
 80080d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080d6:	e042      	b.n	800815e <UART_SetConfig+0x2fe>
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a17      	ldr	r2, [pc, #92]	; (800813c <UART_SetConfig+0x2dc>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d13a      	bne.n	8008158 <UART_SetConfig+0x2f8>
 80080e2:	4b18      	ldr	r3, [pc, #96]	; (8008144 <UART_SetConfig+0x2e4>)
 80080e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80080ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080f0:	d01a      	beq.n	8008128 <UART_SetConfig+0x2c8>
 80080f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080f6:	d81b      	bhi.n	8008130 <UART_SetConfig+0x2d0>
 80080f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080fc:	d00c      	beq.n	8008118 <UART_SetConfig+0x2b8>
 80080fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008102:	d815      	bhi.n	8008130 <UART_SetConfig+0x2d0>
 8008104:	2b00      	cmp	r3, #0
 8008106:	d003      	beq.n	8008110 <UART_SetConfig+0x2b0>
 8008108:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800810c:	d008      	beq.n	8008120 <UART_SetConfig+0x2c0>
 800810e:	e00f      	b.n	8008130 <UART_SetConfig+0x2d0>
 8008110:	2300      	movs	r3, #0
 8008112:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008116:	e022      	b.n	800815e <UART_SetConfig+0x2fe>
 8008118:	2302      	movs	r3, #2
 800811a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800811e:	e01e      	b.n	800815e <UART_SetConfig+0x2fe>
 8008120:	2304      	movs	r3, #4
 8008122:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008126:	e01a      	b.n	800815e <UART_SetConfig+0x2fe>
 8008128:	2308      	movs	r3, #8
 800812a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800812e:	e016      	b.n	800815e <UART_SetConfig+0x2fe>
 8008130:	2310      	movs	r3, #16
 8008132:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008136:	e012      	b.n	800815e <UART_SetConfig+0x2fe>
 8008138:	cfff69f3 	.word	0xcfff69f3
 800813c:	40008000 	.word	0x40008000
 8008140:	40013800 	.word	0x40013800
 8008144:	40021000 	.word	0x40021000
 8008148:	40004400 	.word	0x40004400
 800814c:	40004800 	.word	0x40004800
 8008150:	40004c00 	.word	0x40004c00
 8008154:	40005000 	.word	0x40005000
 8008158:	2310      	movs	r3, #16
 800815a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4aae      	ldr	r2, [pc, #696]	; (800841c <UART_SetConfig+0x5bc>)
 8008164:	4293      	cmp	r3, r2
 8008166:	f040 8097 	bne.w	8008298 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800816a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800816e:	2b08      	cmp	r3, #8
 8008170:	d823      	bhi.n	80081ba <UART_SetConfig+0x35a>
 8008172:	a201      	add	r2, pc, #4	; (adr r2, 8008178 <UART_SetConfig+0x318>)
 8008174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008178:	0800819d 	.word	0x0800819d
 800817c:	080081bb 	.word	0x080081bb
 8008180:	080081a5 	.word	0x080081a5
 8008184:	080081bb 	.word	0x080081bb
 8008188:	080081ab 	.word	0x080081ab
 800818c:	080081bb 	.word	0x080081bb
 8008190:	080081bb 	.word	0x080081bb
 8008194:	080081bb 	.word	0x080081bb
 8008198:	080081b3 	.word	0x080081b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800819c:	f7fd ff26 	bl	8005fec <HAL_RCC_GetPCLK1Freq>
 80081a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081a2:	e010      	b.n	80081c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081a4:	4b9e      	ldr	r3, [pc, #632]	; (8008420 <UART_SetConfig+0x5c0>)
 80081a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081a8:	e00d      	b.n	80081c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081aa:	f7fd fe87 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 80081ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081b0:	e009      	b.n	80081c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081b8:	e005      	b.n	80081c6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80081ba:	2300      	movs	r3, #0
 80081bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80081c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80081c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 8130 	beq.w	800842e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d2:	4a94      	ldr	r2, [pc, #592]	; (8008424 <UART_SetConfig+0x5c4>)
 80081d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081d8:	461a      	mov	r2, r3
 80081da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80081e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	685a      	ldr	r2, [r3, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	005b      	lsls	r3, r3, #1
 80081ea:	4413      	add	r3, r2
 80081ec:	69ba      	ldr	r2, [r7, #24]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d305      	bcc.n	80081fe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081f8:	69ba      	ldr	r2, [r7, #24]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d903      	bls.n	8008206 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008204:	e113      	b.n	800842e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008208:	2200      	movs	r2, #0
 800820a:	60bb      	str	r3, [r7, #8]
 800820c:	60fa      	str	r2, [r7, #12]
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008212:	4a84      	ldr	r2, [pc, #528]	; (8008424 <UART_SetConfig+0x5c4>)
 8008214:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008218:	b29b      	uxth	r3, r3
 800821a:	2200      	movs	r2, #0
 800821c:	603b      	str	r3, [r7, #0]
 800821e:	607a      	str	r2, [r7, #4]
 8008220:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008224:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008228:	f7f8 fe44 	bl	8000eb4 <__aeabi_uldivmod>
 800822c:	4602      	mov	r2, r0
 800822e:	460b      	mov	r3, r1
 8008230:	4610      	mov	r0, r2
 8008232:	4619      	mov	r1, r3
 8008234:	f04f 0200 	mov.w	r2, #0
 8008238:	f04f 0300 	mov.w	r3, #0
 800823c:	020b      	lsls	r3, r1, #8
 800823e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008242:	0202      	lsls	r2, r0, #8
 8008244:	6979      	ldr	r1, [r7, #20]
 8008246:	6849      	ldr	r1, [r1, #4]
 8008248:	0849      	lsrs	r1, r1, #1
 800824a:	2000      	movs	r0, #0
 800824c:	460c      	mov	r4, r1
 800824e:	4605      	mov	r5, r0
 8008250:	eb12 0804 	adds.w	r8, r2, r4
 8008254:	eb43 0905 	adc.w	r9, r3, r5
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	469a      	mov	sl, r3
 8008260:	4693      	mov	fp, r2
 8008262:	4652      	mov	r2, sl
 8008264:	465b      	mov	r3, fp
 8008266:	4640      	mov	r0, r8
 8008268:	4649      	mov	r1, r9
 800826a:	f7f8 fe23 	bl	8000eb4 <__aeabi_uldivmod>
 800826e:	4602      	mov	r2, r0
 8008270:	460b      	mov	r3, r1
 8008272:	4613      	mov	r3, r2
 8008274:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008276:	6a3b      	ldr	r3, [r7, #32]
 8008278:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800827c:	d308      	bcc.n	8008290 <UART_SetConfig+0x430>
 800827e:	6a3b      	ldr	r3, [r7, #32]
 8008280:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008284:	d204      	bcs.n	8008290 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	6a3a      	ldr	r2, [r7, #32]
 800828c:	60da      	str	r2, [r3, #12]
 800828e:	e0ce      	b.n	800842e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008296:	e0ca      	b.n	800842e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	69db      	ldr	r3, [r3, #28]
 800829c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082a0:	d166      	bne.n	8008370 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80082a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80082a6:	2b08      	cmp	r3, #8
 80082a8:	d827      	bhi.n	80082fa <UART_SetConfig+0x49a>
 80082aa:	a201      	add	r2, pc, #4	; (adr r2, 80082b0 <UART_SetConfig+0x450>)
 80082ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b0:	080082d5 	.word	0x080082d5
 80082b4:	080082dd 	.word	0x080082dd
 80082b8:	080082e5 	.word	0x080082e5
 80082bc:	080082fb 	.word	0x080082fb
 80082c0:	080082eb 	.word	0x080082eb
 80082c4:	080082fb 	.word	0x080082fb
 80082c8:	080082fb 	.word	0x080082fb
 80082cc:	080082fb 	.word	0x080082fb
 80082d0:	080082f3 	.word	0x080082f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082d4:	f7fd fe8a 	bl	8005fec <HAL_RCC_GetPCLK1Freq>
 80082d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082da:	e014      	b.n	8008306 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082dc:	f7fd fe9c 	bl	8006018 <HAL_RCC_GetPCLK2Freq>
 80082e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082e2:	e010      	b.n	8008306 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082e4:	4b4e      	ldr	r3, [pc, #312]	; (8008420 <UART_SetConfig+0x5c0>)
 80082e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082e8:	e00d      	b.n	8008306 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082ea:	f7fd fde7 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 80082ee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082f0:	e009      	b.n	8008306 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082f8:	e005      	b.n	8008306 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80082fa:	2300      	movs	r3, #0
 80082fc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008304:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008308:	2b00      	cmp	r3, #0
 800830a:	f000 8090 	beq.w	800842e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008312:	4a44      	ldr	r2, [pc, #272]	; (8008424 <UART_SetConfig+0x5c4>)
 8008314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008318:	461a      	mov	r2, r3
 800831a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008320:	005a      	lsls	r2, r3, #1
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	085b      	lsrs	r3, r3, #1
 8008328:	441a      	add	r2, r3
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008332:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008334:	6a3b      	ldr	r3, [r7, #32]
 8008336:	2b0f      	cmp	r3, #15
 8008338:	d916      	bls.n	8008368 <UART_SetConfig+0x508>
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008340:	d212      	bcs.n	8008368 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008342:	6a3b      	ldr	r3, [r7, #32]
 8008344:	b29b      	uxth	r3, r3
 8008346:	f023 030f 	bic.w	r3, r3, #15
 800834a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800834c:	6a3b      	ldr	r3, [r7, #32]
 800834e:	085b      	lsrs	r3, r3, #1
 8008350:	b29b      	uxth	r3, r3
 8008352:	f003 0307 	and.w	r3, r3, #7
 8008356:	b29a      	uxth	r2, r3
 8008358:	8bfb      	ldrh	r3, [r7, #30]
 800835a:	4313      	orrs	r3, r2
 800835c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	8bfa      	ldrh	r2, [r7, #30]
 8008364:	60da      	str	r2, [r3, #12]
 8008366:	e062      	b.n	800842e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800836e:	e05e      	b.n	800842e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008370:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008374:	2b08      	cmp	r3, #8
 8008376:	d828      	bhi.n	80083ca <UART_SetConfig+0x56a>
 8008378:	a201      	add	r2, pc, #4	; (adr r2, 8008380 <UART_SetConfig+0x520>)
 800837a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800837e:	bf00      	nop
 8008380:	080083a5 	.word	0x080083a5
 8008384:	080083ad 	.word	0x080083ad
 8008388:	080083b5 	.word	0x080083b5
 800838c:	080083cb 	.word	0x080083cb
 8008390:	080083bb 	.word	0x080083bb
 8008394:	080083cb 	.word	0x080083cb
 8008398:	080083cb 	.word	0x080083cb
 800839c:	080083cb 	.word	0x080083cb
 80083a0:	080083c3 	.word	0x080083c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083a4:	f7fd fe22 	bl	8005fec <HAL_RCC_GetPCLK1Freq>
 80083a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80083aa:	e014      	b.n	80083d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083ac:	f7fd fe34 	bl	8006018 <HAL_RCC_GetPCLK2Freq>
 80083b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80083b2:	e010      	b.n	80083d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80083b4:	4b1a      	ldr	r3, [pc, #104]	; (8008420 <UART_SetConfig+0x5c0>)
 80083b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80083b8:	e00d      	b.n	80083d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083ba:	f7fd fd7f 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 80083be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80083c0:	e009      	b.n	80083d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80083c8:	e005      	b.n	80083d6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80083ca:	2300      	movs	r3, #0
 80083cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80083d4:	bf00      	nop
    }

    if (pclk != 0U)
 80083d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d028      	beq.n	800842e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e0:	4a10      	ldr	r2, [pc, #64]	; (8008424 <UART_SetConfig+0x5c4>)
 80083e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083e6:	461a      	mov	r2, r3
 80083e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	085b      	lsrs	r3, r3, #1
 80083f4:	441a      	add	r2, r3
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80083fe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008400:	6a3b      	ldr	r3, [r7, #32]
 8008402:	2b0f      	cmp	r3, #15
 8008404:	d910      	bls.n	8008428 <UART_SetConfig+0x5c8>
 8008406:	6a3b      	ldr	r3, [r7, #32]
 8008408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800840c:	d20c      	bcs.n	8008428 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800840e:	6a3b      	ldr	r3, [r7, #32]
 8008410:	b29a      	uxth	r2, r3
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	60da      	str	r2, [r3, #12]
 8008418:	e009      	b.n	800842e <UART_SetConfig+0x5ce>
 800841a:	bf00      	nop
 800841c:	40008000 	.word	0x40008000
 8008420:	00f42400 	.word	0x00f42400
 8008424:	0800dbc8 	.word	0x0800dbc8
      }
      else
      {
        ret = HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	2201      	movs	r2, #1
 8008432:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	2201      	movs	r2, #1
 800843a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	2200      	movs	r2, #0
 8008442:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	2200      	movs	r2, #0
 8008448:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800844a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800844e:	4618      	mov	r0, r3
 8008450:	3730      	adds	r7, #48	; 0x30
 8008452:	46bd      	mov	sp, r7
 8008454:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008458 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008458:	b480      	push	{r7}
 800845a:	b083      	sub	sp, #12
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008464:	f003 0308 	and.w	r3, r3, #8
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00a      	beq.n	8008482 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	430a      	orrs	r2, r1
 8008480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008486:	f003 0301 	and.w	r3, r3, #1
 800848a:	2b00      	cmp	r3, #0
 800848c:	d00a      	beq.n	80084a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	430a      	orrs	r2, r1
 80084a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084a8:	f003 0302 	and.w	r3, r3, #2
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00a      	beq.n	80084c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	430a      	orrs	r2, r1
 80084c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ca:	f003 0304 	and.w	r3, r3, #4
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ec:	f003 0310 	and.w	r3, r3, #16
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00a      	beq.n	800850a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	430a      	orrs	r2, r1
 8008508:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800850e:	f003 0320 	and.w	r3, r3, #32
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00a      	beq.n	800852c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	430a      	orrs	r2, r1
 800852a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008534:	2b00      	cmp	r3, #0
 8008536:	d01a      	beq.n	800856e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	430a      	orrs	r2, r1
 800854c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008552:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008556:	d10a      	bne.n	800856e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	430a      	orrs	r2, r1
 800856c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008576:	2b00      	cmp	r3, #0
 8008578:	d00a      	beq.n	8008590 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	430a      	orrs	r2, r1
 800858e:	605a      	str	r2, [r3, #4]
  }
}
 8008590:	bf00      	nop
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b098      	sub	sp, #96	; 0x60
 80085a0:	af02      	add	r7, sp, #8
 80085a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80085ac:	f7fb f960 	bl	8003870 <HAL_GetTick>
 80085b0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 0308 	and.w	r3, r3, #8
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d12f      	bne.n	8008620 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80085c4:	9300      	str	r3, [sp, #0]
 80085c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085c8:	2200      	movs	r2, #0
 80085ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 f88e 	bl	80086f0 <UART_WaitOnFlagUntilTimeout>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d022      	beq.n	8008620 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80085e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085ee:	653b      	str	r3, [r7, #80]	; 0x50
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085f8:	647b      	str	r3, [r7, #68]	; 0x44
 80085fa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e6      	bne.n	80085da <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2220      	movs	r2, #32
 8008610:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	e063      	b.n	80086e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 0304 	and.w	r3, r3, #4
 800862a:	2b04      	cmp	r3, #4
 800862c:	d149      	bne.n	80086c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800862e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008632:	9300      	str	r3, [sp, #0]
 8008634:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008636:	2200      	movs	r2, #0
 8008638:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 f857 	bl	80086f0 <UART_WaitOnFlagUntilTimeout>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d03c      	beq.n	80086c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	623b      	str	r3, [r7, #32]
   return(result);
 8008656:	6a3b      	ldr	r3, [r7, #32]
 8008658:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800865c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	461a      	mov	r2, r3
 8008664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008666:	633b      	str	r3, [r7, #48]	; 0x30
 8008668:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800866c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e6      	bne.n	8008648 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	3308      	adds	r3, #8
 8008680:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	e853 3f00 	ldrex	r3, [r3]
 8008688:	60fb      	str	r3, [r7, #12]
   return(result);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f023 0301 	bic.w	r3, r3, #1
 8008690:	64bb      	str	r3, [r7, #72]	; 0x48
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3308      	adds	r3, #8
 8008698:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800869a:	61fa      	str	r2, [r7, #28]
 800869c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869e:	69b9      	ldr	r1, [r7, #24]
 80086a0:	69fa      	ldr	r2, [r7, #28]
 80086a2:	e841 2300 	strex	r3, r2, [r1]
 80086a6:	617b      	str	r3, [r7, #20]
   return(result);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d1e5      	bne.n	800867a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2220      	movs	r2, #32
 80086b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086be:	2303      	movs	r3, #3
 80086c0:	e012      	b.n	80086e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2220      	movs	r2, #32
 80086c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2220      	movs	r2, #32
 80086ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80086e6:	2300      	movs	r3, #0
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3758      	adds	r7, #88	; 0x58
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	4613      	mov	r3, r2
 80086fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008700:	e04f      	b.n	80087a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008708:	d04b      	beq.n	80087a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800870a:	f7fb f8b1 	bl	8003870 <HAL_GetTick>
 800870e:	4602      	mov	r2, r0
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	1ad3      	subs	r3, r2, r3
 8008714:	69ba      	ldr	r2, [r7, #24]
 8008716:	429a      	cmp	r2, r3
 8008718:	d302      	bcc.n	8008720 <UART_WaitOnFlagUntilTimeout+0x30>
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e04e      	b.n	80087c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f003 0304 	and.w	r3, r3, #4
 800872e:	2b00      	cmp	r3, #0
 8008730:	d037      	beq.n	80087a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	2b80      	cmp	r3, #128	; 0x80
 8008736:	d034      	beq.n	80087a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	2b40      	cmp	r3, #64	; 0x40
 800873c:	d031      	beq.n	80087a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	69db      	ldr	r3, [r3, #28]
 8008744:	f003 0308 	and.w	r3, r3, #8
 8008748:	2b08      	cmp	r3, #8
 800874a:	d110      	bne.n	800876e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2208      	movs	r2, #8
 8008752:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008754:	68f8      	ldr	r0, [r7, #12]
 8008756:	f000 f95b 	bl	8008a10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2208      	movs	r2, #8
 800875e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e029      	b.n	80087c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	69db      	ldr	r3, [r3, #28]
 8008774:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008778:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800877c:	d111      	bne.n	80087a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008786:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f000 f941 	bl	8008a10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2220      	movs	r2, #32
 8008792:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800879e:	2303      	movs	r3, #3
 80087a0:	e00f      	b.n	80087c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	69da      	ldr	r2, [r3, #28]
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	4013      	ands	r3, r2
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	429a      	cmp	r2, r3
 80087b0:	bf0c      	ite	eq
 80087b2:	2301      	moveq	r3, #1
 80087b4:	2300      	movne	r3, #0
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	461a      	mov	r2, r3
 80087ba:	79fb      	ldrb	r3, [r7, #7]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d0a0      	beq.n	8008702 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b0a3      	sub	sp, #140	; 0x8c
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	4613      	mov	r3, r2
 80087d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	68ba      	ldr	r2, [r7, #8]
 80087de:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	88fa      	ldrh	r2, [r7, #6]
 80087e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	88fa      	ldrh	r2, [r7, #6]
 80087ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2200      	movs	r2, #0
 80087f4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087fe:	d10e      	bne.n	800881e <UART_Start_Receive_IT+0x52>
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d105      	bne.n	8008814 <UART_Start_Receive_IT+0x48>
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800880e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008812:	e02d      	b.n	8008870 <UART_Start_Receive_IT+0xa4>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	22ff      	movs	r2, #255	; 0xff
 8008818:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800881c:	e028      	b.n	8008870 <UART_Start_Receive_IT+0xa4>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10d      	bne.n	8008842 <UART_Start_Receive_IT+0x76>
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	691b      	ldr	r3, [r3, #16]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d104      	bne.n	8008838 <UART_Start_Receive_IT+0x6c>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	22ff      	movs	r2, #255	; 0xff
 8008832:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008836:	e01b      	b.n	8008870 <UART_Start_Receive_IT+0xa4>
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	227f      	movs	r2, #127	; 0x7f
 800883c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008840:	e016      	b.n	8008870 <UART_Start_Receive_IT+0xa4>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800884a:	d10d      	bne.n	8008868 <UART_Start_Receive_IT+0x9c>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	691b      	ldr	r3, [r3, #16]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d104      	bne.n	800885e <UART_Start_Receive_IT+0x92>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	227f      	movs	r2, #127	; 0x7f
 8008858:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800885c:	e008      	b.n	8008870 <UART_Start_Receive_IT+0xa4>
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	223f      	movs	r2, #63	; 0x3f
 8008862:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008866:	e003      	b.n	8008870 <UART_Start_Receive_IT+0xa4>
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2222      	movs	r2, #34	; 0x22
 800887c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	3308      	adds	r3, #8
 8008886:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008888:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800888a:	e853 3f00 	ldrex	r3, [r3]
 800888e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008890:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008892:	f043 0301 	orr.w	r3, r3, #1
 8008896:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	3308      	adds	r3, #8
 80088a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80088a4:	673a      	str	r2, [r7, #112]	; 0x70
 80088a6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80088aa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80088ac:	e841 2300 	strex	r3, r2, [r1]
 80088b0:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80088b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1e3      	bne.n	8008880 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088c0:	d14f      	bne.n	8008962 <UART_Start_Receive_IT+0x196>
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80088c8:	88fa      	ldrh	r2, [r7, #6]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d349      	bcc.n	8008962 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088d6:	d107      	bne.n	80088e8 <UART_Start_Receive_IT+0x11c>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d103      	bne.n	80088e8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4a47      	ldr	r2, [pc, #284]	; (8008a00 <UART_Start_Receive_IT+0x234>)
 80088e4:	675a      	str	r2, [r3, #116]	; 0x74
 80088e6:	e002      	b.n	80088ee <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	4a46      	ldr	r2, [pc, #280]	; (8008a04 <UART_Start_Receive_IT+0x238>)
 80088ec:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d01a      	beq.n	800892c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088fe:	e853 3f00 	ldrex	r3, [r3]
 8008902:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800890a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	461a      	mov	r2, r3
 8008914:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008918:	65fb      	str	r3, [r7, #92]	; 0x5c
 800891a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800891e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008920:	e841 2300 	strex	r3, r2, [r1]
 8008924:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008926:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008928:	2b00      	cmp	r3, #0
 800892a:	d1e4      	bne.n	80088f6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	3308      	adds	r3, #8
 8008932:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008936:	e853 3f00 	ldrex	r3, [r3]
 800893a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800893c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800893e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008942:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	3308      	adds	r3, #8
 800894a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800894c:	64ba      	str	r2, [r7, #72]	; 0x48
 800894e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008950:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008952:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008954:	e841 2300 	strex	r3, r2, [r1]
 8008958:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800895a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800895c:	2b00      	cmp	r3, #0
 800895e:	d1e5      	bne.n	800892c <UART_Start_Receive_IT+0x160>
 8008960:	e046      	b.n	80089f0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800896a:	d107      	bne.n	800897c <UART_Start_Receive_IT+0x1b0>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d103      	bne.n	800897c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	4a24      	ldr	r2, [pc, #144]	; (8008a08 <UART_Start_Receive_IT+0x23c>)
 8008978:	675a      	str	r2, [r3, #116]	; 0x74
 800897a:	e002      	b.n	8008982 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	4a23      	ldr	r2, [pc, #140]	; (8008a0c <UART_Start_Receive_IT+0x240>)
 8008980:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d019      	beq.n	80089be <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008992:	e853 3f00 	ldrex	r3, [r3]
 8008996:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800899e:	677b      	str	r3, [r7, #116]	; 0x74
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	461a      	mov	r2, r3
 80089a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089a8:	637b      	str	r3, [r7, #52]	; 0x34
 80089aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80089ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80089b0:	e841 2300 	strex	r3, r2, [r1]
 80089b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80089b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d1e6      	bne.n	800898a <UART_Start_Receive_IT+0x1be>
 80089bc:	e018      	b.n	80089f0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	e853 3f00 	ldrex	r3, [r3]
 80089ca:	613b      	str	r3, [r7, #16]
   return(result);
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	f043 0320 	orr.w	r3, r3, #32
 80089d2:	67bb      	str	r3, [r7, #120]	; 0x78
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	461a      	mov	r2, r3
 80089da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089dc:	623b      	str	r3, [r7, #32]
 80089de:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e0:	69f9      	ldr	r1, [r7, #28]
 80089e2:	6a3a      	ldr	r2, [r7, #32]
 80089e4:	e841 2300 	strex	r3, r2, [r1]
 80089e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1e6      	bne.n	80089be <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	378c      	adds	r7, #140	; 0x8c
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	08009241 	.word	0x08009241
 8008a04:	08008ed9 	.word	0x08008ed9
 8008a08:	08008d1d 	.word	0x08008d1d
 8008a0c:	08008b61 	.word	0x08008b61

08008a10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b095      	sub	sp, #84	; 0x54
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a20:	e853 3f00 	ldrex	r3, [r3]
 8008a24:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	461a      	mov	r2, r3
 8008a34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a36:	643b      	str	r3, [r7, #64]	; 0x40
 8008a38:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a3e:	e841 2300 	strex	r3, r2, [r1]
 8008a42:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1e6      	bne.n	8008a18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	3308      	adds	r3, #8
 8008a50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a52:	6a3b      	ldr	r3, [r7, #32]
 8008a54:	e853 3f00 	ldrex	r3, [r3]
 8008a58:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a5a:	69fb      	ldr	r3, [r7, #28]
 8008a5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a60:	f023 0301 	bic.w	r3, r3, #1
 8008a64:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	3308      	adds	r3, #8
 8008a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a70:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a76:	e841 2300 	strex	r3, r2, [r1]
 8008a7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1e3      	bne.n	8008a4a <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d118      	bne.n	8008abc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	e853 3f00 	ldrex	r3, [r3]
 8008a96:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	f023 0310 	bic.w	r3, r3, #16
 8008a9e:	647b      	str	r3, [r7, #68]	; 0x44
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aac:	6979      	ldr	r1, [r7, #20]
 8008aae:	69ba      	ldr	r2, [r7, #24]
 8008ab0:	e841 2300 	strex	r3, r2, [r1]
 8008ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d1e6      	bne.n	8008a8a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2220      	movs	r2, #32
 8008ac0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008ad0:	bf00      	nop
 8008ad2:	3754      	adds	r7, #84	; 0x54
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008afa:	68f8      	ldr	r0, [r7, #12]
 8008afc:	f7ff f99a 	bl	8007e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b00:	bf00      	nop
 8008b02:	3710      	adds	r7, #16
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}

08008b08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b088      	sub	sp, #32
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	e853 3f00 	ldrex	r3, [r3]
 8008b1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b24:	61fb      	str	r3, [r7, #28]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	61bb      	str	r3, [r7, #24]
 8008b30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b32:	6979      	ldr	r1, [r7, #20]
 8008b34:	69ba      	ldr	r2, [r7, #24]
 8008b36:	e841 2300 	strex	r3, r2, [r1]
 8008b3a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1e6      	bne.n	8008b10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2220      	movs	r2, #32
 8008b46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f7ff f965 	bl	8007e20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b56:	bf00      	nop
 8008b58:	3720      	adds	r7, #32
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
	...

08008b60 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b09c      	sub	sp, #112	; 0x70
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008b6e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b78:	2b22      	cmp	r3, #34	; 0x22
 8008b7a:	f040 80be 	bne.w	8008cfa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008b84:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008b88:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008b8c:	b2d9      	uxtb	r1, r3
 8008b8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008b92:	b2da      	uxtb	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b98:	400a      	ands	r2, r1
 8008b9a:	b2d2      	uxtb	r2, r2
 8008b9c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ba2:	1c5a      	adds	r2, r3, #1
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	b29a      	uxth	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f040 80a3 	bne.w	8008d0e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bd0:	e853 3f00 	ldrex	r3, [r3]
 8008bd4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008bd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bd8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	461a      	mov	r2, r3
 8008be4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008be6:	65bb      	str	r3, [r7, #88]	; 0x58
 8008be8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008bec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008bee:	e841 2300 	strex	r3, r2, [r1]
 8008bf2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008bf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e6      	bne.n	8008bc8 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3308      	adds	r3, #8
 8008c00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c04:	e853 3f00 	ldrex	r3, [r3]
 8008c08:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c0c:	f023 0301 	bic.w	r3, r3, #1
 8008c10:	667b      	str	r3, [r7, #100]	; 0x64
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3308      	adds	r3, #8
 8008c18:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008c1a:	647a      	str	r2, [r7, #68]	; 0x44
 8008c1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008c20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c22:	e841 2300 	strex	r3, r2, [r1]
 8008c26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d1e5      	bne.n	8008bfa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2220      	movs	r2, #32
 8008c32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a34      	ldr	r2, [pc, #208]	; (8008d18 <UART_RxISR_8BIT+0x1b8>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d01f      	beq.n	8008c8c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d018      	beq.n	8008c8c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	623b      	str	r3, [r7, #32]
   return(result);
 8008c68:	6a3b      	ldr	r3, [r7, #32]
 8008c6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c6e:	663b      	str	r3, [r7, #96]	; 0x60
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	461a      	mov	r2, r3
 8008c76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c78:	633b      	str	r3, [r7, #48]	; 0x30
 8008c7a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c80:	e841 2300 	strex	r3, r2, [r1]
 8008c84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1e6      	bne.n	8008c5a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d12e      	bne.n	8008cf2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	e853 3f00 	ldrex	r3, [r3]
 8008ca6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f023 0310 	bic.w	r3, r3, #16
 8008cae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008cb8:	61fb      	str	r3, [r7, #28]
 8008cba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbc:	69b9      	ldr	r1, [r7, #24]
 8008cbe:	69fa      	ldr	r2, [r7, #28]
 8008cc0:	e841 2300 	strex	r3, r2, [r1]
 8008cc4:	617b      	str	r3, [r7, #20]
   return(result);
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d1e6      	bne.n	8008c9a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	69db      	ldr	r3, [r3, #28]
 8008cd2:	f003 0310 	and.w	r3, r3, #16
 8008cd6:	2b10      	cmp	r3, #16
 8008cd8:	d103      	bne.n	8008ce2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2210      	movs	r2, #16
 8008ce0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7ff f8ac 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008cf0:	e00d      	b.n	8008d0e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7f9 fc6a 	bl	80025cc <HAL_UART_RxCpltCallback>
}
 8008cf8:	e009      	b.n	8008d0e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	8b1b      	ldrh	r3, [r3, #24]
 8008d00:	b29a      	uxth	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f042 0208 	orr.w	r2, r2, #8
 8008d0a:	b292      	uxth	r2, r2
 8008d0c:	831a      	strh	r2, [r3, #24]
}
 8008d0e:	bf00      	nop
 8008d10:	3770      	adds	r7, #112	; 0x70
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
 8008d16:	bf00      	nop
 8008d18:	40008000 	.word	0x40008000

08008d1c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b09c      	sub	sp, #112	; 0x70
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008d2a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d34:	2b22      	cmp	r3, #34	; 0x22
 8008d36:	f040 80be 	bne.w	8008eb6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008d40:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d48:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008d4a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008d4e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008d52:	4013      	ands	r3, r2
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d58:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d5e:	1c9a      	adds	r2, r3, #2
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	f040 80a3 	bne.w	8008eca <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d8c:	e853 3f00 	ldrex	r3, [r3]
 8008d90:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008d92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d98:	667b      	str	r3, [r7, #100]	; 0x64
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008da2:	657b      	str	r3, [r7, #84]	; 0x54
 8008da4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008da8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008daa:	e841 2300 	strex	r3, r2, [r1]
 8008dae:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1e6      	bne.n	8008d84 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3308      	adds	r3, #8
 8008dbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dc0:	e853 3f00 	ldrex	r3, [r3]
 8008dc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc8:	f023 0301 	bic.w	r3, r3, #1
 8008dcc:	663b      	str	r3, [r7, #96]	; 0x60
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008dd6:	643a      	str	r2, [r7, #64]	; 0x40
 8008dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ddc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008dde:	e841 2300 	strex	r3, r2, [r1]
 8008de2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1e5      	bne.n	8008db6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2220      	movs	r2, #32
 8008dee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4a34      	ldr	r2, [pc, #208]	; (8008ed4 <UART_RxISR_16BIT+0x1b8>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d01f      	beq.n	8008e48 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d018      	beq.n	8008e48 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1c:	6a3b      	ldr	r3, [r7, #32]
 8008e1e:	e853 3f00 	ldrex	r3, [r3]
 8008e22:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008e2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	461a      	mov	r2, r3
 8008e32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e36:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e3c:	e841 2300 	strex	r3, r2, [r1]
 8008e40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1e6      	bne.n	8008e16 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d12e      	bne.n	8008eae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	e853 3f00 	ldrex	r3, [r3]
 8008e62:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	f023 0310 	bic.w	r3, r3, #16
 8008e6a:	65bb      	str	r3, [r7, #88]	; 0x58
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	461a      	mov	r2, r3
 8008e72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008e74:	61bb      	str	r3, [r7, #24]
 8008e76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e78:	6979      	ldr	r1, [r7, #20]
 8008e7a:	69ba      	ldr	r2, [r7, #24]
 8008e7c:	e841 2300 	strex	r3, r2, [r1]
 8008e80:	613b      	str	r3, [r7, #16]
   return(result);
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d1e6      	bne.n	8008e56 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	69db      	ldr	r3, [r3, #28]
 8008e8e:	f003 0310 	and.w	r3, r3, #16
 8008e92:	2b10      	cmp	r3, #16
 8008e94:	d103      	bne.n	8008e9e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2210      	movs	r2, #16
 8008e9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f7fe ffce 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008eac:	e00d      	b.n	8008eca <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f7f9 fb8c 	bl	80025cc <HAL_UART_RxCpltCallback>
}
 8008eb4:	e009      	b.n	8008eca <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	8b1b      	ldrh	r3, [r3, #24]
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f042 0208 	orr.w	r2, r2, #8
 8008ec6:	b292      	uxth	r2, r2
 8008ec8:	831a      	strh	r2, [r3, #24]
}
 8008eca:	bf00      	nop
 8008ecc:	3770      	adds	r7, #112	; 0x70
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	40008000 	.word	0x40008000

08008ed8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b0ac      	sub	sp, #176	; 0xb0
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008ee6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	69db      	ldr	r3, [r3, #28]
 8008ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f0e:	2b22      	cmp	r3, #34	; 0x22
 8008f10:	f040 8183 	bne.w	800921a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008f1a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f1e:	e126      	b.n	800916e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008f26:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f2a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8008f2e:	b2d9      	uxtb	r1, r3
 8008f30:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8008f34:	b2da      	uxtb	r2, r3
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f3a:	400a      	ands	r2, r1
 8008f3c:	b2d2      	uxtb	r2, r2
 8008f3e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f44:	1c5a      	adds	r2, r3, #1
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f50:	b29b      	uxth	r3, r3
 8008f52:	3b01      	subs	r3, #1
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008f6a:	f003 0307 	and.w	r3, r3, #7
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d053      	beq.n	800901a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008f76:	f003 0301 	and.w	r3, r3, #1
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d011      	beq.n	8008fa2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008f7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00b      	beq.n	8008fa2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f98:	f043 0201 	orr.w	r2, r3, #1
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008fa6:	f003 0302 	and.w	r3, r3, #2
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d011      	beq.n	8008fd2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008fae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00b      	beq.n	8008fd2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2202      	movs	r2, #2
 8008fc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fc8:	f043 0204 	orr.w	r2, r3, #4
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008fd6:	f003 0304 	and.w	r3, r3, #4
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d011      	beq.n	8009002 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008fde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008fe2:	f003 0301 	and.w	r3, r3, #1
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00b      	beq.n	8009002 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2204      	movs	r2, #4
 8008ff0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ff8:	f043 0202 	orr.w	r2, r3, #2
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009008:	2b00      	cmp	r3, #0
 800900a:	d006      	beq.n	800901a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f7fe ff11 	bl	8007e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009020:	b29b      	uxth	r3, r3
 8009022:	2b00      	cmp	r3, #0
 8009024:	f040 80a3 	bne.w	800916e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009030:	e853 3f00 	ldrex	r3, [r3]
 8009034:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8009036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800903c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	461a      	mov	r2, r3
 8009046:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800904a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800904c:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800904e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8009050:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009052:	e841 2300 	strex	r3, r2, [r1]
 8009056:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8009058:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1e4      	bne.n	8009028 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	3308      	adds	r3, #8
 8009064:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009066:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009068:	e853 3f00 	ldrex	r3, [r3]
 800906c:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800906e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009070:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009074:	f023 0301 	bic.w	r3, r3, #1
 8009078:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	3308      	adds	r3, #8
 8009082:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009086:	66ba      	str	r2, [r7, #104]	; 0x68
 8009088:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800908c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009094:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e1      	bne.n	800905e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2220      	movs	r2, #32
 800909e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a61      	ldr	r2, [pc, #388]	; (8009238 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d021      	beq.n	80090fc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d01a      	beq.n	80090fc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090ce:	e853 3f00 	ldrex	r3, [r3]
 80090d2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80090d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80090da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	461a      	mov	r2, r3
 80090e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80090e8:	657b      	str	r3, [r7, #84]	; 0x54
 80090ea:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80090ee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80090f0:	e841 2300 	strex	r3, r2, [r1]
 80090f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80090f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d1e4      	bne.n	80090c6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009100:	2b01      	cmp	r3, #1
 8009102:	d130      	bne.n	8009166 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009112:	e853 3f00 	ldrex	r3, [r3]
 8009116:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911a:	f023 0310 	bic.w	r3, r3, #16
 800911e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	461a      	mov	r2, r3
 8009128:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800912c:	643b      	str	r3, [r7, #64]	; 0x40
 800912e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009130:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009132:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009134:	e841 2300 	strex	r3, r2, [r1]
 8009138:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800913a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1e4      	bne.n	800910a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	69db      	ldr	r3, [r3, #28]
 8009146:	f003 0310 	and.w	r3, r3, #16
 800914a:	2b10      	cmp	r3, #16
 800914c:	d103      	bne.n	8009156 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2210      	movs	r2, #16
 8009154:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800915c:	4619      	mov	r1, r3
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f7fe fe72 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009164:	e00e      	b.n	8009184 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f7f9 fa30 	bl	80025cc <HAL_UART_RxCpltCallback>
        break;
 800916c:	e00a      	b.n	8009184 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800916e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8009172:	2b00      	cmp	r3, #0
 8009174:	d006      	beq.n	8009184 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800917a:	f003 0320 	and.w	r3, r3, #32
 800917e:	2b00      	cmp	r3, #0
 8009180:	f47f aece 	bne.w	8008f20 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800918a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800918e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009192:	2b00      	cmp	r3, #0
 8009194:	d04b      	beq.n	800922e <UART_RxISR_8BIT_FIFOEN+0x356>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800919c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d244      	bcs.n	800922e <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	3308      	adds	r3, #8
 80091aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ac:	6a3b      	ldr	r3, [r7, #32]
 80091ae:	e853 3f00 	ldrex	r3, [r3]
 80091b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80091b4:	69fb      	ldr	r3, [r7, #28]
 80091b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	3308      	adds	r3, #8
 80091c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80091c8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80091ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091d0:	e841 2300 	strex	r3, r2, [r1]
 80091d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1e3      	bne.n	80091a4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	4a17      	ldr	r2, [pc, #92]	; (800923c <UART_RxISR_8BIT_FIFOEN+0x364>)
 80091e0:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	e853 3f00 	ldrex	r3, [r3]
 80091ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	f043 0320 	orr.w	r3, r3, #32
 80091f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	461a      	mov	r2, r3
 8009200:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009204:	61bb      	str	r3, [r7, #24]
 8009206:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009208:	6979      	ldr	r1, [r7, #20]
 800920a:	69ba      	ldr	r2, [r7, #24]
 800920c:	e841 2300 	strex	r3, r2, [r1]
 8009210:	613b      	str	r3, [r7, #16]
   return(result);
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d1e4      	bne.n	80091e2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009218:	e009      	b.n	800922e <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	8b1b      	ldrh	r3, [r3, #24]
 8009220:	b29a      	uxth	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f042 0208 	orr.w	r2, r2, #8
 800922a:	b292      	uxth	r2, r2
 800922c:	831a      	strh	r2, [r3, #24]
}
 800922e:	bf00      	nop
 8009230:	37b0      	adds	r7, #176	; 0xb0
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	40008000 	.word	0x40008000
 800923c:	08008b61 	.word	0x08008b61

08009240 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b0ae      	sub	sp, #184	; 0xb8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800924e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	69db      	ldr	r3, [r3, #28]
 8009258:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009276:	2b22      	cmp	r3, #34	; 0x22
 8009278:	f040 8187 	bne.w	800958a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009282:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009286:	e12a      	b.n	80094de <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800928e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009296:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800929a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800929e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80092a2:	4013      	ands	r3, r2
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80092aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092b0:	1c9a      	adds	r2, r3, #2
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80092bc:	b29b      	uxth	r3, r3
 80092be:	3b01      	subs	r3, #1
 80092c0:	b29a      	uxth	r2, r3
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	69db      	ldr	r3, [r3, #28]
 80092ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80092d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80092d6:	f003 0307 	and.w	r3, r3, #7
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d053      	beq.n	8009386 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80092de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80092e2:	f003 0301 	and.w	r3, r3, #1
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d011      	beq.n	800930e <UART_RxISR_16BIT_FIFOEN+0xce>
 80092ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80092ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00b      	beq.n	800930e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	2201      	movs	r2, #1
 80092fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009304:	f043 0201 	orr.w	r2, r3, #1
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800930e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009312:	f003 0302 	and.w	r3, r3, #2
 8009316:	2b00      	cmp	r3, #0
 8009318:	d011      	beq.n	800933e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800931a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	2b00      	cmp	r3, #0
 8009324:	d00b      	beq.n	800933e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	2202      	movs	r2, #2
 800932c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009334:	f043 0204 	orr.w	r2, r3, #4
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800933e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009342:	f003 0304 	and.w	r3, r3, #4
 8009346:	2b00      	cmp	r3, #0
 8009348:	d011      	beq.n	800936e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800934a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800934e:	f003 0301 	and.w	r3, r3, #1
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00b      	beq.n	800936e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2204      	movs	r2, #4
 800935c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009364:	f043 0202 	orr.w	r2, r3, #2
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009374:	2b00      	cmp	r3, #0
 8009376:	d006      	beq.n	8009386 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f7fe fd5b 	bl	8007e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800938c:	b29b      	uxth	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	f040 80a5 	bne.w	80094de <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800939c:	e853 3f00 	ldrex	r3, [r3]
 80093a0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80093a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80093a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	461a      	mov	r2, r3
 80093b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80093b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80093ba:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80093be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80093c2:	e841 2300 	strex	r3, r2, [r1]
 80093c6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80093c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d1e2      	bne.n	8009394 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	3308      	adds	r3, #8
 80093d4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093d8:	e853 3f00 	ldrex	r3, [r3]
 80093dc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80093de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093e4:	f023 0301 	bic.w	r3, r3, #1
 80093e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	3308      	adds	r3, #8
 80093f2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80093f6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80093f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80093fc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80093fe:	e841 2300 	strex	r3, r2, [r1]
 8009402:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009404:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009406:	2b00      	cmp	r3, #0
 8009408:	d1e1      	bne.n	80093ce <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2220      	movs	r2, #32
 800940e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a61      	ldr	r2, [pc, #388]	; (80095a8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d021      	beq.n	800946c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009432:	2b00      	cmp	r3, #0
 8009434:	d01a      	beq.n	800946c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800943e:	e853 3f00 	ldrex	r3, [r3]
 8009442:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009444:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009446:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800944a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	461a      	mov	r2, r3
 8009454:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009458:	65bb      	str	r3, [r7, #88]	; 0x58
 800945a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800945e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009460:	e841 2300 	strex	r3, r2, [r1]
 8009464:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1e4      	bne.n	8009436 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009470:	2b01      	cmp	r3, #1
 8009472:	d130      	bne.n	80094d6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2200      	movs	r2, #0
 8009478:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009482:	e853 3f00 	ldrex	r3, [r3]
 8009486:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800948a:	f023 0310 	bic.w	r3, r3, #16
 800948e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	461a      	mov	r2, r3
 8009498:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800949c:	647b      	str	r3, [r7, #68]	; 0x44
 800949e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80094a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094a4:	e841 2300 	strex	r3, r2, [r1]
 80094a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80094aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d1e4      	bne.n	800947a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	69db      	ldr	r3, [r3, #28]
 80094b6:	f003 0310 	and.w	r3, r3, #16
 80094ba:	2b10      	cmp	r3, #16
 80094bc:	d103      	bne.n	80094c6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	2210      	movs	r2, #16
 80094c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80094cc:	4619      	mov	r1, r3
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f7fe fcba 	bl	8007e48 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80094d4:	e00e      	b.n	80094f4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f7f9 f878 	bl	80025cc <HAL_UART_RxCpltCallback>
        break;
 80094dc:	e00a      	b.n	80094f4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80094de:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d006      	beq.n	80094f4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80094e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80094ea:	f003 0320 	and.w	r3, r3, #32
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	f47f aeca 	bne.w	8009288 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094fa:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80094fe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009502:	2b00      	cmp	r3, #0
 8009504:	d04b      	beq.n	800959e <UART_RxISR_16BIT_FIFOEN+0x35e>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800950c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8009510:	429a      	cmp	r2, r3
 8009512:	d244      	bcs.n	800959e <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3308      	adds	r3, #8
 800951a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951e:	e853 3f00 	ldrex	r3, [r3]
 8009522:	623b      	str	r3, [r7, #32]
   return(result);
 8009524:	6a3b      	ldr	r3, [r7, #32]
 8009526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800952a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3308      	adds	r3, #8
 8009534:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009538:	633a      	str	r2, [r7, #48]	; 0x30
 800953a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800953e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009540:	e841 2300 	strex	r3, r2, [r1]
 8009544:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1e3      	bne.n	8009514 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a17      	ldr	r2, [pc, #92]	; (80095ac <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8009550:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	e853 3f00 	ldrex	r3, [r3]
 800955e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f043 0320 	orr.w	r3, r3, #32
 8009566:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	461a      	mov	r2, r3
 8009570:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009574:	61fb      	str	r3, [r7, #28]
 8009576:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009578:	69b9      	ldr	r1, [r7, #24]
 800957a:	69fa      	ldr	r2, [r7, #28]
 800957c:	e841 2300 	strex	r3, r2, [r1]
 8009580:	617b      	str	r3, [r7, #20]
   return(result);
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1e4      	bne.n	8009552 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009588:	e009      	b.n	800959e <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	8b1b      	ldrh	r3, [r3, #24]
 8009590:	b29a      	uxth	r2, r3
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f042 0208 	orr.w	r2, r2, #8
 800959a:	b292      	uxth	r2, r2
 800959c:	831a      	strh	r2, [r3, #24]
}
 800959e:	bf00      	nop
 80095a0:	37b8      	adds	r7, #184	; 0xb8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	40008000 	.word	0x40008000
 80095ac:	08008d1d 	.word	0x08008d1d

080095b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80095b8:	bf00      	nop
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d101      	bne.n	8009602 <HAL_UARTEx_DisableFifoMode+0x16>
 80095fe:	2302      	movs	r3, #2
 8009600:	e027      	b.n	8009652 <HAL_UARTEx_DisableFifoMode+0x66>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2201      	movs	r2, #1
 8009606:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2224      	movs	r2, #36	; 0x24
 800960e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f022 0201 	bic.w	r2, r2, #1
 8009628:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009630:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68fa      	ldr	r2, [r7, #12]
 800963e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2220      	movs	r2, #32
 8009644:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3714      	adds	r7, #20
 8009656:	46bd      	mov	sp, r7
 8009658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965c:	4770      	bx	lr

0800965e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b084      	sub	sp, #16
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
 8009666:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800966e:	2b01      	cmp	r3, #1
 8009670:	d101      	bne.n	8009676 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009672:	2302      	movs	r3, #2
 8009674:	e02d      	b.n	80096d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2201      	movs	r2, #1
 800967a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2224      	movs	r2, #36	; 0x24
 8009682:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f022 0201 	bic.w	r2, r2, #1
 800969c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	683a      	ldr	r2, [r7, #0]
 80096ae:	430a      	orrs	r2, r1
 80096b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 f850 	bl	8009758 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	68fa      	ldr	r2, [r7, #12]
 80096be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2220      	movs	r2, #32
 80096c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80096d0:	2300      	movs	r3, #0
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3710      	adds	r7, #16
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}

080096da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80096da:	b580      	push	{r7, lr}
 80096dc:	b084      	sub	sp, #16
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
 80096e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d101      	bne.n	80096f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80096ee:	2302      	movs	r3, #2
 80096f0:	e02d      	b.n	800974e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2224      	movs	r2, #36	; 0x24
 80096fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f022 0201 	bic.w	r2, r2, #1
 8009718:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	683a      	ldr	r2, [r7, #0]
 800972a:	430a      	orrs	r2, r1
 800972c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f000 f812 	bl	8009758 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68fa      	ldr	r2, [r7, #12]
 800973a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2220      	movs	r2, #32
 8009740:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3710      	adds	r7, #16
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
	...

08009758 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009764:	2b00      	cmp	r3, #0
 8009766:	d108      	bne.n	800977a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2201      	movs	r2, #1
 800976c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009778:	e031      	b.n	80097de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800977a:	2308      	movs	r3, #8
 800977c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800977e:	2308      	movs	r3, #8
 8009780:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	0e5b      	lsrs	r3, r3, #25
 800978a:	b2db      	uxtb	r3, r3
 800978c:	f003 0307 	and.w	r3, r3, #7
 8009790:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	0f5b      	lsrs	r3, r3, #29
 800979a:	b2db      	uxtb	r3, r3
 800979c:	f003 0307 	and.w	r3, r3, #7
 80097a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097a2:	7bbb      	ldrb	r3, [r7, #14]
 80097a4:	7b3a      	ldrb	r2, [r7, #12]
 80097a6:	4911      	ldr	r1, [pc, #68]	; (80097ec <UARTEx_SetNbDataToProcess+0x94>)
 80097a8:	5c8a      	ldrb	r2, [r1, r2]
 80097aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80097ae:	7b3a      	ldrb	r2, [r7, #12]
 80097b0:	490f      	ldr	r1, [pc, #60]	; (80097f0 <UARTEx_SetNbDataToProcess+0x98>)
 80097b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097c0:	7bfb      	ldrb	r3, [r7, #15]
 80097c2:	7b7a      	ldrb	r2, [r7, #13]
 80097c4:	4909      	ldr	r1, [pc, #36]	; (80097ec <UARTEx_SetNbDataToProcess+0x94>)
 80097c6:	5c8a      	ldrb	r2, [r1, r2]
 80097c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80097cc:	7b7a      	ldrb	r2, [r7, #13]
 80097ce:	4908      	ldr	r1, [pc, #32]	; (80097f0 <UARTEx_SetNbDataToProcess+0x98>)
 80097d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80097de:	bf00      	nop
 80097e0:	3714      	adds	r7, #20
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	0800dbe0 	.word	0x0800dbe0
 80097f0:	0800dbe8 	.word	0x0800dbe8

080097f4 <arm_rfft_32_fast_init_f32>:
 80097f4:	b178      	cbz	r0, 8009816 <arm_rfft_32_fast_init_f32+0x22>
 80097f6:	b430      	push	{r4, r5}
 80097f8:	4908      	ldr	r1, [pc, #32]	; (800981c <arm_rfft_32_fast_init_f32+0x28>)
 80097fa:	4a09      	ldr	r2, [pc, #36]	; (8009820 <arm_rfft_32_fast_init_f32+0x2c>)
 80097fc:	2310      	movs	r3, #16
 80097fe:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009802:	8003      	strh	r3, [r0, #0]
 8009804:	2520      	movs	r5, #32
 8009806:	2414      	movs	r4, #20
 8009808:	4b06      	ldr	r3, [pc, #24]	; (8009824 <arm_rfft_32_fast_init_f32+0x30>)
 800980a:	8205      	strh	r5, [r0, #16]
 800980c:	8184      	strh	r4, [r0, #12]
 800980e:	6143      	str	r3, [r0, #20]
 8009810:	bc30      	pop	{r4, r5}
 8009812:	2000      	movs	r0, #0
 8009814:	4770      	bx	lr
 8009816:	f04f 30ff 	mov.w	r0, #4294967295
 800981a:	4770      	bx	lr
 800981c:	0800eba0 	.word	0x0800eba0
 8009820:	08013cdc 	.word	0x08013cdc
 8009824:	0801ca5c 	.word	0x0801ca5c

08009828 <arm_rfft_64_fast_init_f32>:
 8009828:	b178      	cbz	r0, 800984a <arm_rfft_64_fast_init_f32+0x22>
 800982a:	b430      	push	{r4, r5}
 800982c:	4908      	ldr	r1, [pc, #32]	; (8009850 <arm_rfft_64_fast_init_f32+0x28>)
 800982e:	4a09      	ldr	r2, [pc, #36]	; (8009854 <arm_rfft_64_fast_init_f32+0x2c>)
 8009830:	2320      	movs	r3, #32
 8009832:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009836:	8003      	strh	r3, [r0, #0]
 8009838:	2540      	movs	r5, #64	; 0x40
 800983a:	2430      	movs	r4, #48	; 0x30
 800983c:	4b06      	ldr	r3, [pc, #24]	; (8009858 <arm_rfft_64_fast_init_f32+0x30>)
 800983e:	8205      	strh	r5, [r0, #16]
 8009840:	8184      	strh	r4, [r0, #12]
 8009842:	6143      	str	r3, [r0, #20]
 8009844:	bc30      	pop	{r4, r5}
 8009846:	2000      	movs	r0, #0
 8009848:	4770      	bx	lr
 800984a:	f04f 30ff 	mov.w	r0, #4294967295
 800984e:	4770      	bx	lr
 8009850:	08010cf8 	.word	0x08010cf8
 8009854:	0801855c 	.word	0x0801855c
 8009858:	080212dc 	.word	0x080212dc

0800985c <arm_rfft_256_fast_init_f32>:
 800985c:	b180      	cbz	r0, 8009880 <arm_rfft_256_fast_init_f32+0x24>
 800985e:	b430      	push	{r4, r5}
 8009860:	4909      	ldr	r1, [pc, #36]	; (8009888 <arm_rfft_256_fast_init_f32+0x2c>)
 8009862:	4a0a      	ldr	r2, [pc, #40]	; (800988c <arm_rfft_256_fast_init_f32+0x30>)
 8009864:	2380      	movs	r3, #128	; 0x80
 8009866:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800986a:	8003      	strh	r3, [r0, #0]
 800986c:	f44f 7580 	mov.w	r5, #256	; 0x100
 8009870:	24d0      	movs	r4, #208	; 0xd0
 8009872:	4b07      	ldr	r3, [pc, #28]	; (8009890 <arm_rfft_256_fast_init_f32+0x34>)
 8009874:	8205      	strh	r5, [r0, #16]
 8009876:	8184      	strh	r4, [r0, #12]
 8009878:	6143      	str	r3, [r0, #20]
 800987a:	bc30      	pop	{r4, r5}
 800987c:	2000      	movs	r0, #0
 800987e:	4770      	bx	lr
 8009880:	f04f 30ff 	mov.w	r0, #4294967295
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	0800ea00 	.word	0x0800ea00
 800988c:	080138dc 	.word	0x080138dc
 8009890:	0801c65c 	.word	0x0801c65c

08009894 <arm_rfft_512_fast_init_f32>:
 8009894:	b190      	cbz	r0, 80098bc <arm_rfft_512_fast_init_f32+0x28>
 8009896:	b430      	push	{r4, r5}
 8009898:	490a      	ldr	r1, [pc, #40]	; (80098c4 <arm_rfft_512_fast_init_f32+0x30>)
 800989a:	4a0b      	ldr	r2, [pc, #44]	; (80098c8 <arm_rfft_512_fast_init_f32+0x34>)
 800989c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80098a0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80098a4:	8003      	strh	r3, [r0, #0]
 80098a6:	f44f 7500 	mov.w	r5, #512	; 0x200
 80098aa:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 80098ae:	4b07      	ldr	r3, [pc, #28]	; (80098cc <arm_rfft_512_fast_init_f32+0x38>)
 80098b0:	8205      	strh	r5, [r0, #16]
 80098b2:	8184      	strh	r4, [r0, #12]
 80098b4:	6143      	str	r3, [r0, #20]
 80098b6:	bc30      	pop	{r4, r5}
 80098b8:	2000      	movs	r0, #0
 80098ba:	4770      	bx	lr
 80098bc:	f04f 30ff 	mov.w	r0, #4294967295
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	08010988 	.word	0x08010988
 80098c8:	08017d5c 	.word	0x08017d5c
 80098cc:	08020adc 	.word	0x08020adc

080098d0 <arm_rfft_1024_fast_init_f32>:
 80098d0:	b190      	cbz	r0, 80098f8 <arm_rfft_1024_fast_init_f32+0x28>
 80098d2:	b430      	push	{r4, r5}
 80098d4:	490a      	ldr	r1, [pc, #40]	; (8009900 <arm_rfft_1024_fast_init_f32+0x30>)
 80098d6:	4a0b      	ldr	r2, [pc, #44]	; (8009904 <arm_rfft_1024_fast_init_f32+0x34>)
 80098d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098dc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80098e0:	8003      	strh	r3, [r0, #0]
 80098e2:	f44f 6580 	mov.w	r5, #1024	; 0x400
 80098e6:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 80098ea:	4b07      	ldr	r3, [pc, #28]	; (8009908 <arm_rfft_1024_fast_init_f32+0x38>)
 80098ec:	8205      	strh	r5, [r0, #16]
 80098ee:	8184      	strh	r4, [r0, #12]
 80098f0:	6143      	str	r3, [r0, #20]
 80098f2:	bc30      	pop	{r4, r5}
 80098f4:	2000      	movs	r0, #0
 80098f6:	4770      	bx	lr
 80098f8:	f04f 30ff 	mov.w	r0, #4294967295
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	08010d58 	.word	0x08010d58
 8009904:	0801865c 	.word	0x0801865c
 8009908:	0801965c 	.word	0x0801965c

0800990c <arm_rfft_2048_fast_init_f32>:
 800990c:	b190      	cbz	r0, 8009934 <arm_rfft_2048_fast_init_f32+0x28>
 800990e:	b430      	push	{r4, r5}
 8009910:	490a      	ldr	r1, [pc, #40]	; (800993c <arm_rfft_2048_fast_init_f32+0x30>)
 8009912:	4a0b      	ldr	r2, [pc, #44]	; (8009940 <arm_rfft_2048_fast_init_f32+0x34>)
 8009914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009918:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800991c:	8003      	strh	r3, [r0, #0]
 800991e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8009922:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8009926:	4b07      	ldr	r3, [pc, #28]	; (8009944 <arm_rfft_2048_fast_init_f32+0x38>)
 8009928:	8205      	strh	r5, [r0, #16]
 800992a:	8184      	strh	r4, [r0, #12]
 800992c:	6143      	str	r3, [r0, #20]
 800992e:	bc30      	pop	{r4, r5}
 8009930:	2000      	movs	r0, #0
 8009932:	4770      	bx	lr
 8009934:	f04f 30ff 	mov.w	r0, #4294967295
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	0800dbf0 	.word	0x0800dbf0
 8009940:	080118dc 	.word	0x080118dc
 8009944:	0801a65c 	.word	0x0801a65c

08009948 <arm_rfft_4096_fast_init_f32>:
 8009948:	b190      	cbz	r0, 8009970 <arm_rfft_4096_fast_init_f32+0x28>
 800994a:	b430      	push	{r4, r5}
 800994c:	490a      	ldr	r1, [pc, #40]	; (8009978 <arm_rfft_4096_fast_init_f32+0x30>)
 800994e:	4a0b      	ldr	r2, [pc, #44]	; (800997c <arm_rfft_4096_fast_init_f32+0x34>)
 8009950:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009954:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009958:	8003      	strh	r3, [r0, #0]
 800995a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800995e:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8009962:	4b07      	ldr	r3, [pc, #28]	; (8009980 <arm_rfft_4096_fast_init_f32+0x38>)
 8009964:	8205      	strh	r5, [r0, #16]
 8009966:	8184      	strh	r4, [r0, #12]
 8009968:	6143      	str	r3, [r0, #20]
 800996a:	bc30      	pop	{r4, r5}
 800996c:	2000      	movs	r0, #0
 800996e:	4770      	bx	lr
 8009970:	f04f 30ff 	mov.w	r0, #4294967295
 8009974:	4770      	bx	lr
 8009976:	bf00      	nop
 8009978:	0800ebc8 	.word	0x0800ebc8
 800997c:	08013d5c 	.word	0x08013d5c
 8009980:	0801cadc 	.word	0x0801cadc

08009984 <arm_rfft_fast_init_f32>:
 8009984:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009988:	d01f      	beq.n	80099ca <arm_rfft_fast_init_f32+0x46>
 800998a:	d90b      	bls.n	80099a4 <arm_rfft_fast_init_f32+0x20>
 800998c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8009990:	d019      	beq.n	80099c6 <arm_rfft_fast_init_f32+0x42>
 8009992:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009996:	d012      	beq.n	80099be <arm_rfft_fast_init_f32+0x3a>
 8009998:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800999c:	d00d      	beq.n	80099ba <arm_rfft_fast_init_f32+0x36>
 800999e:	f04f 30ff 	mov.w	r0, #4294967295
 80099a2:	4770      	bx	lr
 80099a4:	2940      	cmp	r1, #64	; 0x40
 80099a6:	d00c      	beq.n	80099c2 <arm_rfft_fast_init_f32+0x3e>
 80099a8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80099ac:	d003      	beq.n	80099b6 <arm_rfft_fast_init_f32+0x32>
 80099ae:	2920      	cmp	r1, #32
 80099b0:	d1f5      	bne.n	800999e <arm_rfft_fast_init_f32+0x1a>
 80099b2:	4b07      	ldr	r3, [pc, #28]	; (80099d0 <arm_rfft_fast_init_f32+0x4c>)
 80099b4:	4718      	bx	r3
 80099b6:	4b07      	ldr	r3, [pc, #28]	; (80099d4 <arm_rfft_fast_init_f32+0x50>)
 80099b8:	4718      	bx	r3
 80099ba:	4b07      	ldr	r3, [pc, #28]	; (80099d8 <arm_rfft_fast_init_f32+0x54>)
 80099bc:	4718      	bx	r3
 80099be:	4b07      	ldr	r3, [pc, #28]	; (80099dc <arm_rfft_fast_init_f32+0x58>)
 80099c0:	4718      	bx	r3
 80099c2:	4b07      	ldr	r3, [pc, #28]	; (80099e0 <arm_rfft_fast_init_f32+0x5c>)
 80099c4:	e7f6      	b.n	80099b4 <arm_rfft_fast_init_f32+0x30>
 80099c6:	4b07      	ldr	r3, [pc, #28]	; (80099e4 <arm_rfft_fast_init_f32+0x60>)
 80099c8:	e7f4      	b.n	80099b4 <arm_rfft_fast_init_f32+0x30>
 80099ca:	4b07      	ldr	r3, [pc, #28]	; (80099e8 <arm_rfft_fast_init_f32+0x64>)
 80099cc:	e7f2      	b.n	80099b4 <arm_rfft_fast_init_f32+0x30>
 80099ce:	bf00      	nop
 80099d0:	080097f5 	.word	0x080097f5
 80099d4:	0800985d 	.word	0x0800985d
 80099d8:	080098d1 	.word	0x080098d1
 80099dc:	08009949 	.word	0x08009949
 80099e0:	08009829 	.word	0x08009829
 80099e4:	0800990d 	.word	0x0800990d
 80099e8:	08009895 	.word	0x08009895

080099ec <stage_rfft_f32>:
 80099ec:	b410      	push	{r4}
 80099ee:	edd1 7a00 	vldr	s15, [r1]
 80099f2:	ed91 7a01 	vldr	s14, [r1, #4]
 80099f6:	8804      	ldrh	r4, [r0, #0]
 80099f8:	6940      	ldr	r0, [r0, #20]
 80099fa:	ee37 7a07 	vadd.f32	s14, s14, s14
 80099fe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a02:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009a06:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009a0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a0e:	3c01      	subs	r4, #1
 8009a10:	ee26 7a84 	vmul.f32	s14, s13, s8
 8009a14:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009a18:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009a1c:	ed82 7a00 	vstr	s14, [r2]
 8009a20:	edc2 7a01 	vstr	s15, [r2, #4]
 8009a24:	3010      	adds	r0, #16
 8009a26:	3210      	adds	r2, #16
 8009a28:	3b08      	subs	r3, #8
 8009a2a:	3110      	adds	r1, #16
 8009a2c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009a30:	ed93 7a02 	vldr	s14, [r3, #8]
 8009a34:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009a38:	edd3 4a03 	vldr	s9, [r3, #12]
 8009a3c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009a40:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009a44:	ee77 5a45 	vsub.f32	s11, s14, s10
 8009a48:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009a4c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009a50:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009a54:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009a58:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009a5c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009a60:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009a64:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009a68:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009a6c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009a70:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009a74:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009a78:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009a7c:	3c01      	subs	r4, #1
 8009a7e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009a82:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009a86:	f1a3 0308 	sub.w	r3, r3, #8
 8009a8a:	f101 0108 	add.w	r1, r1, #8
 8009a8e:	f100 0008 	add.w	r0, r0, #8
 8009a92:	f102 0208 	add.w	r2, r2, #8
 8009a96:	d1c9      	bne.n	8009a2c <stage_rfft_f32+0x40>
 8009a98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop

08009aa0 <merge_rfft_f32>:
 8009aa0:	b410      	push	{r4}
 8009aa2:	edd1 7a00 	vldr	s15, [r1]
 8009aa6:	edd1 6a01 	vldr	s13, [r1, #4]
 8009aaa:	8804      	ldrh	r4, [r0, #0]
 8009aac:	6940      	ldr	r0, [r0, #20]
 8009aae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009ab2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009ab6:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009aba:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009abe:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009ac2:	3c01      	subs	r4, #1
 8009ac4:	ed82 7a00 	vstr	s14, [r2]
 8009ac8:	edc2 7a01 	vstr	s15, [r2, #4]
 8009acc:	b3dc      	cbz	r4, 8009b46 <merge_rfft_f32+0xa6>
 8009ace:	00e3      	lsls	r3, r4, #3
 8009ad0:	3b08      	subs	r3, #8
 8009ad2:	440b      	add	r3, r1
 8009ad4:	3010      	adds	r0, #16
 8009ad6:	3210      	adds	r2, #16
 8009ad8:	3110      	adds	r1, #16
 8009ada:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009ade:	ed93 7a02 	vldr	s14, [r3, #8]
 8009ae2:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009ae6:	edd3 4a03 	vldr	s9, [r3, #12]
 8009aea:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009aee:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009af2:	ee75 5a47 	vsub.f32	s11, s10, s14
 8009af6:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009afa:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009afe:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009b02:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009b06:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009b0a:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009b0e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009b12:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009b16:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009b1a:	ee37 7a46 	vsub.f32	s14, s14, s12
 8009b1e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009b22:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009b26:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009b2a:	3c01      	subs	r4, #1
 8009b2c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009b30:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009b34:	f1a3 0308 	sub.w	r3, r3, #8
 8009b38:	f101 0108 	add.w	r1, r1, #8
 8009b3c:	f100 0008 	add.w	r0, r0, #8
 8009b40:	f102 0208 	add.w	r2, r2, #8
 8009b44:	d1c9      	bne.n	8009ada <merge_rfft_f32+0x3a>
 8009b46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <arm_rfft_fast_f32>:
 8009b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b50:	8a05      	ldrh	r5, [r0, #16]
 8009b52:	086d      	lsrs	r5, r5, #1
 8009b54:	8005      	strh	r5, [r0, #0]
 8009b56:	4604      	mov	r4, r0
 8009b58:	4616      	mov	r6, r2
 8009b5a:	461d      	mov	r5, r3
 8009b5c:	b14b      	cbz	r3, 8009b72 <arm_rfft_fast_f32+0x26>
 8009b5e:	f7ff ff9f 	bl	8009aa0 <merge_rfft_f32>
 8009b62:	462a      	mov	r2, r5
 8009b64:	4631      	mov	r1, r6
 8009b66:	4620      	mov	r0, r4
 8009b68:	2301      	movs	r3, #1
 8009b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b6e:	f000 bb33 	b.w	800a1d8 <arm_cfft_f32>
 8009b72:	460f      	mov	r7, r1
 8009b74:	461a      	mov	r2, r3
 8009b76:	2301      	movs	r3, #1
 8009b78:	f000 fb2e 	bl	800a1d8 <arm_cfft_f32>
 8009b7c:	4632      	mov	r2, r6
 8009b7e:	4639      	mov	r1, r7
 8009b80:	4620      	mov	r0, r4
 8009b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b86:	f7ff bf31 	b.w	80099ec <stage_rfft_f32>
 8009b8a:	bf00      	nop

08009b8c <arm_cfft_radix8by2_f32>:
 8009b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b90:	ed2d 8b08 	vpush	{d8-d11}
 8009b94:	4607      	mov	r7, r0
 8009b96:	4608      	mov	r0, r1
 8009b98:	f8b7 c000 	ldrh.w	ip, [r7]
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8009ba2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8009ba6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009baa:	f000 80b0 	beq.w	8009d0e <arm_cfft_radix8by2_f32+0x182>
 8009bae:	008c      	lsls	r4, r1, #2
 8009bb0:	3410      	adds	r4, #16
 8009bb2:	f100 0310 	add.w	r3, r0, #16
 8009bb6:	1906      	adds	r6, r0, r4
 8009bb8:	3210      	adds	r2, #16
 8009bba:	4444      	add	r4, r8
 8009bbc:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8009bc0:	f108 0510 	add.w	r5, r8, #16
 8009bc4:	ed15 2a04 	vldr	s4, [r5, #-16]
 8009bc8:	ed55 2a03 	vldr	s5, [r5, #-12]
 8009bcc:	ed54 4a04 	vldr	s9, [r4, #-16]
 8009bd0:	ed14 4a03 	vldr	s8, [r4, #-12]
 8009bd4:	ed14 6a02 	vldr	s12, [r4, #-8]
 8009bd8:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009bdc:	ed53 3a04 	vldr	s7, [r3, #-16]
 8009be0:	ed15 0a02 	vldr	s0, [r5, #-8]
 8009be4:	ed55 0a01 	vldr	s1, [r5, #-4]
 8009be8:	ed56 6a04 	vldr	s13, [r6, #-16]
 8009bec:	ed16 3a03 	vldr	s6, [r6, #-12]
 8009bf0:	ed13 7a03 	vldr	s14, [r3, #-12]
 8009bf4:	ed13 5a02 	vldr	s10, [r3, #-8]
 8009bf8:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009bfc:	ed16 1a02 	vldr	s2, [r6, #-8]
 8009c00:	ed56 1a01 	vldr	s3, [r6, #-4]
 8009c04:	ee73 ba82 	vadd.f32	s23, s7, s4
 8009c08:	ee37 ba22 	vadd.f32	s22, s14, s5
 8009c0c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8009c10:	ee33 9a04 	vadd.f32	s18, s6, s8
 8009c14:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8009c18:	ee75 aa00 	vadd.f32	s21, s10, s0
 8009c1c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8009c20:	ee71 8a06 	vadd.f32	s17, s2, s12
 8009c24:	ed43 ba04 	vstr	s23, [r3, #-16]
 8009c28:	ed03 ba03 	vstr	s22, [r3, #-12]
 8009c2c:	ed43 aa02 	vstr	s21, [r3, #-8]
 8009c30:	ed03 aa01 	vstr	s20, [r3, #-4]
 8009c34:	ed06 8a01 	vstr	s16, [r6, #-4]
 8009c38:	ed46 9a04 	vstr	s19, [r6, #-16]
 8009c3c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8009c40:	ed46 8a02 	vstr	s17, [r6, #-8]
 8009c44:	ee37 7a62 	vsub.f32	s14, s14, s5
 8009c48:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8009c4c:	ee34 4a43 	vsub.f32	s8, s8, s6
 8009c50:	ed52 6a03 	vldr	s13, [r2, #-12]
 8009c54:	ed12 3a04 	vldr	s6, [r2, #-16]
 8009c58:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8009c5c:	ee27 8a26 	vmul.f32	s16, s14, s13
 8009c60:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8009c64:	ee23 2a83 	vmul.f32	s4, s7, s6
 8009c68:	ee64 4a83 	vmul.f32	s9, s9, s6
 8009c6c:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8009c70:	ee27 7a03 	vmul.f32	s14, s14, s6
 8009c74:	ee64 6a26 	vmul.f32	s13, s8, s13
 8009c78:	ee24 4a03 	vmul.f32	s8, s8, s6
 8009c7c:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009c80:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009c84:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8009c88:	ee32 3a08 	vadd.f32	s6, s4, s16
 8009c8c:	ed05 7a03 	vstr	s14, [r5, #-12]
 8009c90:	ed05 3a04 	vstr	s6, [r5, #-16]
 8009c94:	ed04 4a04 	vstr	s8, [r4, #-16]
 8009c98:	ed44 6a03 	vstr	s13, [r4, #-12]
 8009c9c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009ca0:	ee76 6a41 	vsub.f32	s13, s12, s2
 8009ca4:	ee35 5a40 	vsub.f32	s10, s10, s0
 8009ca8:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8009cac:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009cb0:	ed52 5a02 	vldr	s11, [r2, #-8]
 8009cb4:	ee67 3a87 	vmul.f32	s7, s15, s14
 8009cb8:	ee66 4a87 	vmul.f32	s9, s13, s14
 8009cbc:	ee25 4a25 	vmul.f32	s8, s10, s11
 8009cc0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009cc4:	ee25 5a07 	vmul.f32	s10, s10, s14
 8009cc8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009ccc:	ee26 7a07 	vmul.f32	s14, s12, s14
 8009cd0:	ee26 6a25 	vmul.f32	s12, s12, s11
 8009cd4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009cd8:	ee74 5a23 	vadd.f32	s11, s8, s7
 8009cdc:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8009ce0:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009ce4:	3310      	adds	r3, #16
 8009ce6:	4563      	cmp	r3, ip
 8009ce8:	ed45 5a02 	vstr	s11, [r5, #-8]
 8009cec:	f106 0610 	add.w	r6, r6, #16
 8009cf0:	ed45 7a01 	vstr	s15, [r5, #-4]
 8009cf4:	f102 0210 	add.w	r2, r2, #16
 8009cf8:	ed04 6a02 	vstr	s12, [r4, #-8]
 8009cfc:	ed04 7a01 	vstr	s14, [r4, #-4]
 8009d00:	f105 0510 	add.w	r5, r5, #16
 8009d04:	f104 0410 	add.w	r4, r4, #16
 8009d08:	f47f af5c 	bne.w	8009bc4 <arm_cfft_radix8by2_f32+0x38>
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	b28c      	uxth	r4, r1
 8009d10:	4621      	mov	r1, r4
 8009d12:	2302      	movs	r3, #2
 8009d14:	f000 fb88 	bl	800a428 <arm_radix8_butterfly_f32>
 8009d18:	ecbd 8b08 	vpop	{d8-d11}
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	4640      	mov	r0, r8
 8009d22:	2302      	movs	r3, #2
 8009d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d28:	f000 bb7e 	b.w	800a428 <arm_radix8_butterfly_f32>

08009d2c <arm_cfft_radix8by4_f32>:
 8009d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d30:	ed2d 8b0a 	vpush	{d8-d12}
 8009d34:	b08d      	sub	sp, #52	; 0x34
 8009d36:	460d      	mov	r5, r1
 8009d38:	910b      	str	r1, [sp, #44]	; 0x2c
 8009d3a:	8801      	ldrh	r1, [r0, #0]
 8009d3c:	6842      	ldr	r2, [r0, #4]
 8009d3e:	900a      	str	r0, [sp, #40]	; 0x28
 8009d40:	0849      	lsrs	r1, r1, #1
 8009d42:	008b      	lsls	r3, r1, #2
 8009d44:	18ee      	adds	r6, r5, r3
 8009d46:	18f0      	adds	r0, r6, r3
 8009d48:	edd0 5a00 	vldr	s11, [r0]
 8009d4c:	edd5 7a00 	vldr	s15, [r5]
 8009d50:	ed96 7a00 	vldr	s14, [r6]
 8009d54:	edd0 3a01 	vldr	s7, [r0, #4]
 8009d58:	ed96 4a01 	vldr	s8, [r6, #4]
 8009d5c:	ed95 5a01 	vldr	s10, [r5, #4]
 8009d60:	9008      	str	r0, [sp, #32]
 8009d62:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8009d66:	18c7      	adds	r7, r0, r3
 8009d68:	edd7 4a00 	vldr	s9, [r7]
 8009d6c:	ed97 3a01 	vldr	s6, [r7, #4]
 8009d70:	9701      	str	r7, [sp, #4]
 8009d72:	ee77 6a06 	vadd.f32	s13, s14, s12
 8009d76:	462c      	mov	r4, r5
 8009d78:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009d7c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009d80:	ee16 ca90 	vmov	ip, s13
 8009d84:	f844 cb08 	str.w	ip, [r4], #8
 8009d88:	ee75 6a23 	vadd.f32	s13, s10, s7
 8009d8c:	edd6 5a01 	vldr	s11, [r6, #4]
 8009d90:	edd7 2a01 	vldr	s5, [r7, #4]
 8009d94:	9404      	str	r4, [sp, #16]
 8009d96:	ee35 5a63 	vsub.f32	s10, s10, s7
 8009d9a:	ee74 3a27 	vadd.f32	s7, s8, s15
 8009d9e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8009da2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8009da6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8009daa:	0849      	lsrs	r1, r1, #1
 8009dac:	f102 0e08 	add.w	lr, r2, #8
 8009db0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8009db4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8009db8:	9109      	str	r1, [sp, #36]	; 0x24
 8009dba:	ee35 4a47 	vsub.f32	s8, s10, s14
 8009dbe:	f1a1 0902 	sub.w	r9, r1, #2
 8009dc2:	f8cd e00c 	str.w	lr, [sp, #12]
 8009dc6:	4631      	mov	r1, r6
 8009dc8:	ee13 ea90 	vmov	lr, s7
 8009dcc:	ee36 6a64 	vsub.f32	s12, s12, s9
 8009dd0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8009dd4:	4604      	mov	r4, r0
 8009dd6:	edc5 5a01 	vstr	s11, [r5, #4]
 8009dda:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009dde:	f841 eb08 	str.w	lr, [r1], #8
 8009de2:	ee34 5a24 	vadd.f32	s10, s8, s9
 8009de6:	ee16 ea10 	vmov	lr, s12
 8009dea:	ed86 5a01 	vstr	s10, [r6, #4]
 8009dee:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8009df2:	f844 eb08 	str.w	lr, [r4], #8
 8009df6:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009dfa:	edc0 6a01 	vstr	s13, [r0, #4]
 8009dfe:	9405      	str	r4, [sp, #20]
 8009e00:	4604      	mov	r4, r0
 8009e02:	ee17 0a90 	vmov	r0, s15
 8009e06:	9106      	str	r1, [sp, #24]
 8009e08:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009e0c:	f102 0110 	add.w	r1, r2, #16
 8009e10:	46bc      	mov	ip, r7
 8009e12:	9100      	str	r1, [sp, #0]
 8009e14:	f847 0b08 	str.w	r0, [r7], #8
 8009e18:	f102 0118 	add.w	r1, r2, #24
 8009e1c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8009e20:	9102      	str	r1, [sp, #8]
 8009e22:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009e26:	9007      	str	r0, [sp, #28]
 8009e28:	f000 8134 	beq.w	800a094 <arm_cfft_radix8by4_f32+0x368>
 8009e2c:	f102 0920 	add.w	r9, r2, #32
 8009e30:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8009e34:	9a01      	ldr	r2, [sp, #4]
 8009e36:	f8dd a000 	ldr.w	sl, [sp]
 8009e3a:	3b0c      	subs	r3, #12
 8009e3c:	4683      	mov	fp, r0
 8009e3e:	4463      	add	r3, ip
 8009e40:	f105 0e10 	add.w	lr, r5, #16
 8009e44:	f1a4 010c 	sub.w	r1, r4, #12
 8009e48:	f104 0510 	add.w	r5, r4, #16
 8009e4c:	f1a6 0c0c 	sub.w	ip, r6, #12
 8009e50:	f1a2 040c 	sub.w	r4, r2, #12
 8009e54:	f106 0010 	add.w	r0, r6, #16
 8009e58:	3210      	adds	r2, #16
 8009e5a:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8009e5e:	ed55 5a02 	vldr	s11, [r5, #-8]
 8009e62:	ed50 7a02 	vldr	s15, [r0, #-8]
 8009e66:	ed52 1a02 	vldr	s3, [r2, #-8]
 8009e6a:	ed55 6a01 	vldr	s13, [r5, #-4]
 8009e6e:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8009e72:	ed12 1a01 	vldr	s2, [r2, #-4]
 8009e76:	ed10 8a01 	vldr	s16, [r0, #-4]
 8009e7a:	ee35 4a25 	vadd.f32	s8, s10, s11
 8009e7e:	ee30 6a26 	vadd.f32	s12, s0, s13
 8009e82:	ee37 7a84 	vadd.f32	s14, s15, s8
 8009e86:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009e8a:	ee37 7a21 	vadd.f32	s14, s14, s3
 8009e8e:	ee75 5a65 	vsub.f32	s11, s10, s11
 8009e92:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8009e96:	ed10 7a01 	vldr	s14, [r0, #-4]
 8009e9a:	ed52 6a01 	vldr	s13, [r2, #-4]
 8009e9e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009ea2:	ee78 aa25 	vadd.f32	s21, s16, s11
 8009ea6:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009eaa:	ee70 3a67 	vsub.f32	s7, s0, s15
 8009eae:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8009eb2:	ed94 7a02 	vldr	s14, [r4, #8]
 8009eb6:	ed9c 2a02 	vldr	s4, [ip, #8]
 8009eba:	ed91 ba02 	vldr	s22, [r1, #8]
 8009ebe:	edd3 9a02 	vldr	s19, [r3, #8]
 8009ec2:	edd4 2a01 	vldr	s5, [r4, #4]
 8009ec6:	ed9c 9a01 	vldr	s18, [ip, #4]
 8009eca:	ed93 5a01 	vldr	s10, [r3, #4]
 8009ece:	edd1 0a01 	vldr	s1, [r1, #4]
 8009ed2:	ee72 6a07 	vadd.f32	s13, s4, s14
 8009ed6:	ee32 2a47 	vsub.f32	s4, s4, s14
 8009eda:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8009ede:	ee79 4a22 	vadd.f32	s9, s18, s5
 8009ee2:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8009ee6:	ee79 2a62 	vsub.f32	s5, s18, s5
 8009eea:	ed8c 7a02 	vstr	s14, [ip, #8]
 8009eee:	ed91 7a01 	vldr	s14, [r1, #4]
 8009ef2:	edd3 8a01 	vldr	s17, [r3, #4]
 8009ef6:	ee34 7a87 	vadd.f32	s14, s9, s14
 8009efa:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8009efe:	ee37 7a28 	vadd.f32	s14, s14, s17
 8009f02:	ee32 9a60 	vsub.f32	s18, s4, s1
 8009f06:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009f0a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8009f0e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8009f12:	ee73 8a22 	vadd.f32	s17, s6, s5
 8009f16:	ee39 9a05 	vadd.f32	s18, s18, s10
 8009f1a:	ee7a aac1 	vsub.f32	s21, s21, s2
 8009f1e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009f22:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8009f26:	ee69 ba07 	vmul.f32	s23, s18, s14
 8009f2a:	ee6a aa87 	vmul.f32	s21, s21, s14
 8009f2e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8009f32:	ee63 ca87 	vmul.f32	s25, s7, s14
 8009f36:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8009f3a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8009f3e:	ee68 8a87 	vmul.f32	s17, s17, s14
 8009f42:	ee73 3aea 	vsub.f32	s7, s7, s21
 8009f46:	ee78 8a89 	vadd.f32	s17, s17, s18
 8009f4a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8009f4e:	ee3b aaca 	vsub.f32	s20, s23, s20
 8009f52:	ee34 4a67 	vsub.f32	s8, s8, s15
 8009f56:	ee76 6acb 	vsub.f32	s13, s13, s22
 8009f5a:	ee36 6a48 	vsub.f32	s12, s12, s16
 8009f5e:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8009f62:	ed00 7a02 	vstr	s14, [r0, #-8]
 8009f66:	ed40 3a01 	vstr	s7, [r0, #-4]
 8009f6a:	edc1 8a01 	vstr	s17, [r1, #4]
 8009f6e:	ed81 aa02 	vstr	s20, [r1, #8]
 8009f72:	ed59 3a04 	vldr	s7, [r9, #-16]
 8009f76:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8009f7a:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8009f7e:	ed59 6a03 	vldr	s13, [r9, #-12]
 8009f82:	ee34 4a61 	vsub.f32	s8, s8, s3
 8009f86:	ee36 6a41 	vsub.f32	s12, s12, s2
 8009f8a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8009f8e:	ee66 9a26 	vmul.f32	s19, s12, s13
 8009f92:	ee24 9a23 	vmul.f32	s18, s8, s7
 8009f96:	ee26 6a23 	vmul.f32	s12, s12, s7
 8009f9a:	ee24 4a26 	vmul.f32	s8, s8, s13
 8009f9e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009fa2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8009fa6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8009faa:	ee36 6a44 	vsub.f32	s12, s12, s8
 8009fae:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009fb2:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8009fb6:	ee79 3a29 	vadd.f32	s7, s18, s19
 8009fba:	ee75 6a60 	vsub.f32	s13, s10, s1
 8009fbe:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8009fc2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009fc6:	ed45 3a02 	vstr	s7, [r5, #-8]
 8009fca:	ed05 6a01 	vstr	s12, [r5, #-4]
 8009fce:	ed84 7a01 	vstr	s14, [r4, #4]
 8009fd2:	ed84 4a02 	vstr	s8, [r4, #8]
 8009fd6:	ee35 6a81 	vadd.f32	s12, s11, s2
 8009fda:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8009fde:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 8009fe2:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 8009fe6:	ee33 3a62 	vsub.f32	s6, s6, s5
 8009fea:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8009fee:	ee67 2a26 	vmul.f32	s5, s14, s13
 8009ff2:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8009ff6:	ee26 5a25 	vmul.f32	s10, s12, s11
 8009ffa:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009ffe:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a002:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a006:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a00a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a00e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a012:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a016:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a01a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a01e:	f1bb 0b01 	subs.w	fp, fp, #1
 800a022:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a026:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a02a:	f10e 0e08 	add.w	lr, lr, #8
 800a02e:	ed83 3a02 	vstr	s6, [r3, #8]
 800a032:	ed83 7a01 	vstr	s14, [r3, #4]
 800a036:	f1ac 0c08 	sub.w	ip, ip, #8
 800a03a:	f10a 0a08 	add.w	sl, sl, #8
 800a03e:	f100 0008 	add.w	r0, r0, #8
 800a042:	f1a1 0108 	sub.w	r1, r1, #8
 800a046:	f109 0910 	add.w	r9, r9, #16
 800a04a:	f105 0508 	add.w	r5, r5, #8
 800a04e:	f1a4 0408 	sub.w	r4, r4, #8
 800a052:	f108 0818 	add.w	r8, r8, #24
 800a056:	f102 0208 	add.w	r2, r2, #8
 800a05a:	f1a3 0308 	sub.w	r3, r3, #8
 800a05e:	f47f aefc 	bne.w	8009e5a <arm_cfft_radix8by4_f32+0x12e>
 800a062:	9907      	ldr	r1, [sp, #28]
 800a064:	9800      	ldr	r0, [sp, #0]
 800a066:	00cb      	lsls	r3, r1, #3
 800a068:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a06c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a070:	9100      	str	r1, [sp, #0]
 800a072:	9904      	ldr	r1, [sp, #16]
 800a074:	4419      	add	r1, r3
 800a076:	9104      	str	r1, [sp, #16]
 800a078:	9903      	ldr	r1, [sp, #12]
 800a07a:	4419      	add	r1, r3
 800a07c:	9103      	str	r1, [sp, #12]
 800a07e:	9906      	ldr	r1, [sp, #24]
 800a080:	4419      	add	r1, r3
 800a082:	9106      	str	r1, [sp, #24]
 800a084:	9905      	ldr	r1, [sp, #20]
 800a086:	441f      	add	r7, r3
 800a088:	4419      	add	r1, r3
 800a08a:	9b02      	ldr	r3, [sp, #8]
 800a08c:	9105      	str	r1, [sp, #20]
 800a08e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a092:	9302      	str	r3, [sp, #8]
 800a094:	9904      	ldr	r1, [sp, #16]
 800a096:	9805      	ldr	r0, [sp, #20]
 800a098:	ed91 4a00 	vldr	s8, [r1]
 800a09c:	edd0 6a00 	vldr	s13, [r0]
 800a0a0:	9b06      	ldr	r3, [sp, #24]
 800a0a2:	ed97 3a00 	vldr	s6, [r7]
 800a0a6:	edd3 7a00 	vldr	s15, [r3]
 800a0aa:	edd0 4a01 	vldr	s9, [r0, #4]
 800a0ae:	edd1 3a01 	vldr	s7, [r1, #4]
 800a0b2:	ed97 2a01 	vldr	s4, [r7, #4]
 800a0b6:	ed93 7a01 	vldr	s14, [r3, #4]
 800a0ba:	9a03      	ldr	r2, [sp, #12]
 800a0bc:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800a0c0:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a0c4:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a0c8:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a0cc:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a0d0:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a0d4:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a0d8:	ed81 5a00 	vstr	s10, [r1]
 800a0dc:	ed93 5a01 	vldr	s10, [r3, #4]
 800a0e0:	edd7 4a01 	vldr	s9, [r7, #4]
 800a0e4:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a0e8:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a0ec:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a0f0:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a0f4:	ed81 5a01 	vstr	s10, [r1, #4]
 800a0f8:	edd2 1a00 	vldr	s3, [r2]
 800a0fc:	edd2 2a01 	vldr	s5, [r2, #4]
 800a100:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a104:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a108:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a10c:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a110:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a114:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a118:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a11c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a120:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a124:	edc3 2a00 	vstr	s5, [r3]
 800a128:	ed83 5a01 	vstr	s10, [r3, #4]
 800a12c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a130:	9b00      	ldr	r3, [sp, #0]
 800a132:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a136:	ed93 4a01 	vldr	s8, [r3, #4]
 800a13a:	ed93 5a00 	vldr	s10, [r3]
 800a13e:	9b02      	ldr	r3, [sp, #8]
 800a140:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a144:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a148:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a14c:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a150:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a154:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a158:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a15c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a160:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a164:	ed80 6a01 	vstr	s12, [r0, #4]
 800a168:	edc0 5a00 	vstr	s11, [r0]
 800a16c:	edd3 5a01 	vldr	s11, [r3, #4]
 800a170:	edd3 6a00 	vldr	s13, [r3]
 800a174:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a178:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a17c:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a180:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a184:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a188:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a18c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a190:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a194:	ed87 7a01 	vstr	s14, [r7, #4]
 800a198:	edc7 7a00 	vstr	s15, [r7]
 800a19c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800a1a0:	4621      	mov	r1, r4
 800a1a2:	686a      	ldr	r2, [r5, #4]
 800a1a4:	2304      	movs	r3, #4
 800a1a6:	f000 f93f 	bl	800a428 <arm_radix8_butterfly_f32>
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	4621      	mov	r1, r4
 800a1ae:	686a      	ldr	r2, [r5, #4]
 800a1b0:	2304      	movs	r3, #4
 800a1b2:	f000 f939 	bl	800a428 <arm_radix8_butterfly_f32>
 800a1b6:	9808      	ldr	r0, [sp, #32]
 800a1b8:	686a      	ldr	r2, [r5, #4]
 800a1ba:	4621      	mov	r1, r4
 800a1bc:	2304      	movs	r3, #4
 800a1be:	f000 f933 	bl	800a428 <arm_radix8_butterfly_f32>
 800a1c2:	686a      	ldr	r2, [r5, #4]
 800a1c4:	9801      	ldr	r0, [sp, #4]
 800a1c6:	4621      	mov	r1, r4
 800a1c8:	2304      	movs	r3, #4
 800a1ca:	b00d      	add	sp, #52	; 0x34
 800a1cc:	ecbd 8b0a 	vpop	{d8-d12}
 800a1d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d4:	f000 b928 	b.w	800a428 <arm_radix8_butterfly_f32>

0800a1d8 <arm_cfft_f32>:
 800a1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1dc:	2a01      	cmp	r2, #1
 800a1de:	4606      	mov	r6, r0
 800a1e0:	4617      	mov	r7, r2
 800a1e2:	460c      	mov	r4, r1
 800a1e4:	4698      	mov	r8, r3
 800a1e6:	8805      	ldrh	r5, [r0, #0]
 800a1e8:	d056      	beq.n	800a298 <arm_cfft_f32+0xc0>
 800a1ea:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800a1ee:	d063      	beq.n	800a2b8 <arm_cfft_f32+0xe0>
 800a1f0:	d916      	bls.n	800a220 <arm_cfft_f32+0x48>
 800a1f2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800a1f6:	d01a      	beq.n	800a22e <arm_cfft_f32+0x56>
 800a1f8:	d947      	bls.n	800a28a <arm_cfft_f32+0xb2>
 800a1fa:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800a1fe:	d05b      	beq.n	800a2b8 <arm_cfft_f32+0xe0>
 800a200:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800a204:	d105      	bne.n	800a212 <arm_cfft_f32+0x3a>
 800a206:	2301      	movs	r3, #1
 800a208:	6872      	ldr	r2, [r6, #4]
 800a20a:	4629      	mov	r1, r5
 800a20c:	4620      	mov	r0, r4
 800a20e:	f000 f90b 	bl	800a428 <arm_radix8_butterfly_f32>
 800a212:	f1b8 0f00 	cmp.w	r8, #0
 800a216:	d111      	bne.n	800a23c <arm_cfft_f32+0x64>
 800a218:	2f01      	cmp	r7, #1
 800a21a:	d016      	beq.n	800a24a <arm_cfft_f32+0x72>
 800a21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a220:	2d20      	cmp	r5, #32
 800a222:	d049      	beq.n	800a2b8 <arm_cfft_f32+0xe0>
 800a224:	d935      	bls.n	800a292 <arm_cfft_f32+0xba>
 800a226:	2d40      	cmp	r5, #64	; 0x40
 800a228:	d0ed      	beq.n	800a206 <arm_cfft_f32+0x2e>
 800a22a:	2d80      	cmp	r5, #128	; 0x80
 800a22c:	d1f1      	bne.n	800a212 <arm_cfft_f32+0x3a>
 800a22e:	4621      	mov	r1, r4
 800a230:	4630      	mov	r0, r6
 800a232:	f7ff fcab 	bl	8009b8c <arm_cfft_radix8by2_f32>
 800a236:	f1b8 0f00 	cmp.w	r8, #0
 800a23a:	d0ed      	beq.n	800a218 <arm_cfft_f32+0x40>
 800a23c:	68b2      	ldr	r2, [r6, #8]
 800a23e:	89b1      	ldrh	r1, [r6, #12]
 800a240:	4620      	mov	r0, r4
 800a242:	f000 f841 	bl	800a2c8 <arm_bitreversal_32>
 800a246:	2f01      	cmp	r7, #1
 800a248:	d1e8      	bne.n	800a21c <arm_cfft_f32+0x44>
 800a24a:	ee07 5a90 	vmov	s15, r5
 800a24e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a252:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a256:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a25a:	2d00      	cmp	r5, #0
 800a25c:	d0de      	beq.n	800a21c <arm_cfft_f32+0x44>
 800a25e:	f104 0108 	add.w	r1, r4, #8
 800a262:	2300      	movs	r3, #0
 800a264:	3301      	adds	r3, #1
 800a266:	429d      	cmp	r5, r3
 800a268:	f101 0108 	add.w	r1, r1, #8
 800a26c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800a270:	ed51 7a03 	vldr	s15, [r1, #-12]
 800a274:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a278:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a27c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800a280:	ed41 7a03 	vstr	s15, [r1, #-12]
 800a284:	d1ee      	bne.n	800a264 <arm_cfft_f32+0x8c>
 800a286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a28a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800a28e:	d0ba      	beq.n	800a206 <arm_cfft_f32+0x2e>
 800a290:	e7bf      	b.n	800a212 <arm_cfft_f32+0x3a>
 800a292:	2d10      	cmp	r5, #16
 800a294:	d0cb      	beq.n	800a22e <arm_cfft_f32+0x56>
 800a296:	e7bc      	b.n	800a212 <arm_cfft_f32+0x3a>
 800a298:	b19d      	cbz	r5, 800a2c2 <arm_cfft_f32+0xea>
 800a29a:	f101 030c 	add.w	r3, r1, #12
 800a29e:	2200      	movs	r2, #0
 800a2a0:	ed53 7a02 	vldr	s15, [r3, #-8]
 800a2a4:	3201      	adds	r2, #1
 800a2a6:	eef1 7a67 	vneg.f32	s15, s15
 800a2aa:	4295      	cmp	r5, r2
 800a2ac:	ed43 7a02 	vstr	s15, [r3, #-8]
 800a2b0:	f103 0308 	add.w	r3, r3, #8
 800a2b4:	d1f4      	bne.n	800a2a0 <arm_cfft_f32+0xc8>
 800a2b6:	e798      	b.n	800a1ea <arm_cfft_f32+0x12>
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	4630      	mov	r0, r6
 800a2bc:	f7ff fd36 	bl	8009d2c <arm_cfft_radix8by4_f32>
 800a2c0:	e7a7      	b.n	800a212 <arm_cfft_f32+0x3a>
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d0aa      	beq.n	800a21c <arm_cfft_f32+0x44>
 800a2c6:	e7b9      	b.n	800a23c <arm_cfft_f32+0x64>

0800a2c8 <arm_bitreversal_32>:
 800a2c8:	b1e9      	cbz	r1, 800a306 <arm_bitreversal_32+0x3e>
 800a2ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2cc:	2500      	movs	r5, #0
 800a2ce:	f102 0e02 	add.w	lr, r2, #2
 800a2d2:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800a2d6:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800a2da:	08a4      	lsrs	r4, r4, #2
 800a2dc:	089b      	lsrs	r3, r3, #2
 800a2de:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800a2e2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800a2e6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a2ea:	00a6      	lsls	r6, r4, #2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800a2f2:	3304      	adds	r3, #4
 800a2f4:	1d34      	adds	r4, r6, #4
 800a2f6:	3502      	adds	r5, #2
 800a2f8:	58c6      	ldr	r6, [r0, r3]
 800a2fa:	5907      	ldr	r7, [r0, r4]
 800a2fc:	50c7      	str	r7, [r0, r3]
 800a2fe:	428d      	cmp	r5, r1
 800a300:	5106      	str	r6, [r0, r4]
 800a302:	d3e6      	bcc.n	800a2d2 <arm_bitreversal_32+0xa>
 800a304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a306:	4770      	bx	lr

0800a308 <arm_sin_f32>:
 800a308:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a388 <arm_sin_f32+0x80>
 800a30c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a310:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a318:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a31c:	d504      	bpl.n	800a328 <arm_sin_f32+0x20>
 800a31e:	ee17 3a90 	vmov	r3, s15
 800a322:	3b01      	subs	r3, #1
 800a324:	ee07 3a90 	vmov	s15, r3
 800a328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a32c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a38c <arm_sin_f32+0x84>
 800a330:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a334:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a338:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800a33c:	ee17 3a90 	vmov	r3, s15
 800a340:	b29b      	uxth	r3, r3
 800a342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a346:	d21a      	bcs.n	800a37e <arm_sin_f32+0x76>
 800a348:	ee07 3a90 	vmov	s15, r3
 800a34c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a350:	1c59      	adds	r1, r3, #1
 800a352:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a356:	4a0e      	ldr	r2, [pc, #56]	; (800a390 <arm_sin_f32+0x88>)
 800a358:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a35c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a360:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800a364:	ed93 7a00 	vldr	s14, [r3]
 800a368:	edd2 6a00 	vldr	s13, [r2]
 800a36c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a370:	ee20 0a26 	vmul.f32	s0, s0, s13
 800a374:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a378:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a37c:	4770      	bx	lr
 800a37e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a382:	2101      	movs	r1, #1
 800a384:	2300      	movs	r3, #0
 800a386:	e7e6      	b.n	800a356 <arm_sin_f32+0x4e>
 800a388:	3e22f983 	.word	0x3e22f983
 800a38c:	44000000 	.word	0x44000000
 800a390:	080110d8 	.word	0x080110d8

0800a394 <arm_cos_f32>:
 800a394:	eddf 7a21 	vldr	s15, [pc, #132]	; 800a41c <arm_cos_f32+0x88>
 800a398:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a39c:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800a3a0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a3a4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ac:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a3b0:	d504      	bpl.n	800a3bc <arm_cos_f32+0x28>
 800a3b2:	ee17 3a90 	vmov	r3, s15
 800a3b6:	3b01      	subs	r3, #1
 800a3b8:	ee07 3a90 	vmov	s15, r3
 800a3bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a3c0:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a420 <arm_cos_f32+0x8c>
 800a3c4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a3c8:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a3cc:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800a3d0:	ee17 3a90 	vmov	r3, s15
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3da:	d21a      	bcs.n	800a412 <arm_cos_f32+0x7e>
 800a3dc:	ee07 3a90 	vmov	s15, r3
 800a3e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e4:	1c59      	adds	r1, r3, #1
 800a3e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a3ea:	4a0e      	ldr	r2, [pc, #56]	; (800a424 <arm_cos_f32+0x90>)
 800a3ec:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a3f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a3f4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800a3f8:	ed93 7a00 	vldr	s14, [r3]
 800a3fc:	edd2 6a00 	vldr	s13, [r2]
 800a400:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a404:	ee20 0a26 	vmul.f32	s0, s0, s13
 800a408:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a40c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a410:	4770      	bx	lr
 800a412:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a416:	2101      	movs	r1, #1
 800a418:	2300      	movs	r3, #0
 800a41a:	e7e6      	b.n	800a3ea <arm_cos_f32+0x56>
 800a41c:	3e22f983 	.word	0x3e22f983
 800a420:	44000000 	.word	0x44000000
 800a424:	080110d8 	.word	0x080110d8

0800a428 <arm_radix8_butterfly_f32>:
 800a428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	ed2d 8b10 	vpush	{d8-d15}
 800a430:	b095      	sub	sp, #84	; 0x54
 800a432:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800a436:	4603      	mov	r3, r0
 800a438:	3304      	adds	r3, #4
 800a43a:	ed9f bab9 	vldr	s22, [pc, #740]	; 800a720 <arm_radix8_butterfly_f32+0x2f8>
 800a43e:	9012      	str	r0, [sp, #72]	; 0x48
 800a440:	468b      	mov	fp, r1
 800a442:	9313      	str	r3, [sp, #76]	; 0x4c
 800a444:	4689      	mov	r9, r1
 800a446:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800a44a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a44c:	960f      	str	r6, [sp, #60]	; 0x3c
 800a44e:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800a452:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800a456:	eb03 0508 	add.w	r5, r3, r8
 800a45a:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800a45e:	eb05 040e 	add.w	r4, r5, lr
 800a462:	0137      	lsls	r7, r6, #4
 800a464:	eba6 030a 	sub.w	r3, r6, sl
 800a468:	eb04 000e 	add.w	r0, r4, lr
 800a46c:	44b2      	add	sl, r6
 800a46e:	1d3a      	adds	r2, r7, #4
 800a470:	9702      	str	r7, [sp, #8]
 800a472:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a476:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800a47a:	ebae 0c06 	sub.w	ip, lr, r6
 800a47e:	9703      	str	r7, [sp, #12]
 800a480:	eb03 0708 	add.w	r7, r3, r8
 800a484:	9701      	str	r7, [sp, #4]
 800a486:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800a48a:	9706      	str	r7, [sp, #24]
 800a48c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a48e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800a492:	f10e 0104 	add.w	r1, lr, #4
 800a496:	4439      	add	r1, r7
 800a498:	443a      	add	r2, r7
 800a49a:	0137      	lsls	r7, r6, #4
 800a49c:	00f6      	lsls	r6, r6, #3
 800a49e:	9704      	str	r7, [sp, #16]
 800a4a0:	9605      	str	r6, [sp, #20]
 800a4a2:	9f01      	ldr	r7, [sp, #4]
 800a4a4:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800a4a6:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800a4aa:	f04f 0c00 	mov.w	ip, #0
 800a4ae:	edd4 6a00 	vldr	s13, [r4]
 800a4b2:	edd7 1a00 	vldr	s3, [r7]
 800a4b6:	ed16 aa01 	vldr	s20, [r6, #-4]
 800a4ba:	edd5 5a00 	vldr	s11, [r5]
 800a4be:	ed52 9a01 	vldr	s19, [r2, #-4]
 800a4c2:	ed90 6a00 	vldr	s12, [r0]
 800a4c6:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a4ca:	ed93 3a00 	vldr	s6, [r3]
 800a4ce:	ee39 0a86 	vadd.f32	s0, s19, s12
 800a4d2:	ee33 2a21 	vadd.f32	s4, s6, s3
 800a4d6:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800a4da:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800a4de:	ee35 7a02 	vadd.f32	s14, s10, s4
 800a4e2:	ee34 4a80 	vadd.f32	s8, s9, s0
 800a4e6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a4ea:	ee74 6a07 	vadd.f32	s13, s8, s14
 800a4ee:	ee34 4a47 	vsub.f32	s8, s8, s14
 800a4f2:	ed46 6a01 	vstr	s13, [r6, #-4]
 800a4f6:	ed85 4a00 	vstr	s8, [r5]
 800a4fa:	edd1 6a00 	vldr	s13, [r1]
 800a4fe:	ed94 9a01 	vldr	s18, [r4, #4]
 800a502:	edd3 2a01 	vldr	s5, [r3, #4]
 800a506:	edd7 8a01 	vldr	s17, [r7, #4]
 800a50a:	edd6 0a00 	vldr	s1, [r6]
 800a50e:	edd5 3a01 	vldr	s7, [r5, #4]
 800a512:	ed90 8a01 	vldr	s16, [r0, #4]
 800a516:	ed92 7a00 	vldr	s14, [r2]
 800a51a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800a51e:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800a522:	ee72 aae8 	vsub.f32	s21, s5, s17
 800a526:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800a52a:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800a52e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a532:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800a536:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800a53a:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800a53e:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800a542:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800a546:	ee77 0a08 	vadd.f32	s1, s14, s16
 800a54a:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800a54e:	ee37 7a48 	vsub.f32	s14, s14, s16
 800a552:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800a556:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800a55a:	ee76 6a89 	vadd.f32	s13, s13, s18
 800a55e:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800a562:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800a566:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800a56a:	ee35 5a42 	vsub.f32	s10, s10, s4
 800a56e:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800a572:	ee33 2a20 	vadd.f32	s4, s6, s1
 800a576:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800a57a:	ee33 3a60 	vsub.f32	s6, s6, s1
 800a57e:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800a582:	ee77 0a01 	vadd.f32	s1, s14, s2
 800a586:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800a58a:	ee37 7a41 	vsub.f32	s14, s14, s2
 800a58e:	ee73 1a84 	vadd.f32	s3, s7, s8
 800a592:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800a596:	ee76 3a27 	vadd.f32	s7, s12, s15
 800a59a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800a59e:	ee32 8a00 	vadd.f32	s16, s4, s0
 800a5a2:	ee33 1a45 	vsub.f32	s2, s6, s10
 800a5a6:	ee32 2a40 	vsub.f32	s4, s4, s0
 800a5aa:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a5ae:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800a5b2:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800a5b6:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800a5ba:	ee34 6a67 	vsub.f32	s12, s8, s15
 800a5be:	ee75 4a87 	vadd.f32	s9, s11, s14
 800a5c2:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800a5c6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800a5ca:	ee77 7a84 	vadd.f32	s15, s15, s8
 800a5ce:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800a5d2:	44dc      	add	ip, fp
 800a5d4:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a5d8:	45e1      	cmp	r9, ip
 800a5da:	ed86 8a00 	vstr	s16, [r6]
 800a5de:	ed85 2a01 	vstr	s4, [r5, #4]
 800a5e2:	4456      	add	r6, sl
 800a5e4:	ed02 0a01 	vstr	s0, [r2, #-4]
 800a5e8:	4455      	add	r5, sl
 800a5ea:	edc0 6a00 	vstr	s13, [r0]
 800a5ee:	ed82 1a00 	vstr	s2, [r2]
 800a5f2:	ed80 5a01 	vstr	s10, [r0, #4]
 800a5f6:	4452      	add	r2, sl
 800a5f8:	ed01 3a01 	vstr	s6, [r1, #-4]
 800a5fc:	4450      	add	r0, sl
 800a5fe:	edc7 2a00 	vstr	s5, [r7]
 800a602:	edc4 4a00 	vstr	s9, [r4]
 800a606:	ed83 7a00 	vstr	s14, [r3]
 800a60a:	edc1 5a00 	vstr	s11, [r1]
 800a60e:	edc7 3a01 	vstr	s7, [r7, #4]
 800a612:	4451      	add	r1, sl
 800a614:	ed84 6a01 	vstr	s12, [r4, #4]
 800a618:	4457      	add	r7, sl
 800a61a:	edc3 7a01 	vstr	s15, [r3, #4]
 800a61e:	4454      	add	r4, sl
 800a620:	4453      	add	r3, sl
 800a622:	f63f af44 	bhi.w	800a4ae <arm_radix8_butterfly_f32+0x86>
 800a626:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a628:	2b07      	cmp	r3, #7
 800a62a:	f240 81b7 	bls.w	800a99c <arm_radix8_butterfly_f32+0x574>
 800a62e:	9b06      	ldr	r3, [sp, #24]
 800a630:	9903      	ldr	r1, [sp, #12]
 800a632:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a634:	9e05      	ldr	r6, [sp, #20]
 800a636:	9a04      	ldr	r2, [sp, #16]
 800a638:	f103 0c08 	add.w	ip, r3, #8
 800a63c:	9b02      	ldr	r3, [sp, #8]
 800a63e:	3108      	adds	r1, #8
 800a640:	f108 0808 	add.w	r8, r8, #8
 800a644:	1841      	adds	r1, r0, r1
 800a646:	3608      	adds	r6, #8
 800a648:	330c      	adds	r3, #12
 800a64a:	4604      	mov	r4, r0
 800a64c:	4444      	add	r4, r8
 800a64e:	18c3      	adds	r3, r0, r3
 800a650:	9109      	str	r1, [sp, #36]	; 0x24
 800a652:	1981      	adds	r1, r0, r6
 800a654:	f10e 0e08 	add.w	lr, lr, #8
 800a658:	3208      	adds	r2, #8
 800a65a:	940b      	str	r4, [sp, #44]	; 0x2c
 800a65c:	9107      	str	r1, [sp, #28]
 800a65e:	4604      	mov	r4, r0
 800a660:	4601      	mov	r1, r0
 800a662:	9304      	str	r3, [sp, #16]
 800a664:	f100 030c 	add.w	r3, r0, #12
 800a668:	4474      	add	r4, lr
 800a66a:	f04f 0801 	mov.w	r8, #1
 800a66e:	1882      	adds	r2, r0, r2
 800a670:	4461      	add	r1, ip
 800a672:	9305      	str	r3, [sp, #20]
 800a674:	464b      	mov	r3, r9
 800a676:	940a      	str	r4, [sp, #40]	; 0x28
 800a678:	46c1      	mov	r9, r8
 800a67a:	9208      	str	r2, [sp, #32]
 800a67c:	46d8      	mov	r8, fp
 800a67e:	9106      	str	r1, [sp, #24]
 800a680:	f04f 0e00 	mov.w	lr, #0
 800a684:	469b      	mov	fp, r3
 800a686:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a688:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a68a:	449e      	add	lr, r3
 800a68c:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800a690:	441a      	add	r2, r3
 800a692:	920e      	str	r2, [sp, #56]	; 0x38
 800a694:	441a      	add	r2, r3
 800a696:	18d4      	adds	r4, r2, r3
 800a698:	18e5      	adds	r5, r4, r3
 800a69a:	18ee      	adds	r6, r5, r3
 800a69c:	18f7      	adds	r7, r6, r3
 800a69e:	eb07 0c03 	add.w	ip, r7, r3
 800a6a2:	920d      	str	r2, [sp, #52]	; 0x34
 800a6a4:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800a6a8:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800a6ac:	910c      	str	r1, [sp, #48]	; 0x30
 800a6ae:	4419      	add	r1, r3
 800a6b0:	9103      	str	r1, [sp, #12]
 800a6b2:	4419      	add	r1, r3
 800a6b4:	18ca      	adds	r2, r1, r3
 800a6b6:	9202      	str	r2, [sp, #8]
 800a6b8:	441a      	add	r2, r3
 800a6ba:	18d0      	adds	r0, r2, r3
 800a6bc:	ed92 ea01 	vldr	s28, [r2, #4]
 800a6c0:	9a02      	ldr	r2, [sp, #8]
 800a6c2:	edd4 7a00 	vldr	s15, [r4]
 800a6c6:	edd2 da01 	vldr	s27, [r2, #4]
 800a6ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a6cc:	ed91 da01 	vldr	s26, [r1, #4]
 800a6d0:	ed92 ca01 	vldr	s24, [r2, #4]
 800a6d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a6d6:	9903      	ldr	r1, [sp, #12]
 800a6d8:	edcd 7a03 	vstr	s15, [sp, #12]
 800a6dc:	edd2 7a00 	vldr	s15, [r2]
 800a6e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a6e2:	edcd 7a02 	vstr	s15, [sp, #8]
 800a6e6:	edd2 7a00 	vldr	s15, [r2]
 800a6ea:	edd0 ea01 	vldr	s29, [r0, #4]
 800a6ee:	edd1 ca01 	vldr	s25, [r1, #4]
 800a6f2:	eddc ba00 	vldr	s23, [ip]
 800a6f6:	edd7 aa00 	vldr	s21, [r7]
 800a6fa:	ed96 aa00 	vldr	s20, [r6]
 800a6fe:	edd5 9a00 	vldr	s19, [r5]
 800a702:	edcd 7a01 	vstr	s15, [sp, #4]
 800a706:	4403      	add	r3, r0
 800a708:	ed93 fa01 	vldr	s30, [r3, #4]
 800a70c:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800a710:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800a714:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a718:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a71c:	46cc      	mov	ip, r9
 800a71e:	e001      	b.n	800a724 <arm_radix8_butterfly_f32+0x2fc>
 800a720:	3f3504f3 	.word	0x3f3504f3
 800a724:	ed91 6a00 	vldr	s12, [r1]
 800a728:	ed93 5a00 	vldr	s10, [r3]
 800a72c:	edd0 fa00 	vldr	s31, [r0]
 800a730:	edd4 7a00 	vldr	s15, [r4]
 800a734:	ed95 7a00 	vldr	s14, [r5]
 800a738:	ed56 3a01 	vldr	s7, [r6, #-4]
 800a73c:	ed17 3a01 	vldr	s6, [r7, #-4]
 800a740:	ed92 2a00 	vldr	s4, [r2]
 800a744:	ed96 0a00 	vldr	s0, [r6]
 800a748:	ee33 8a85 	vadd.f32	s16, s7, s10
 800a74c:	ee32 1a06 	vadd.f32	s2, s4, s12
 800a750:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800a754:	ee77 4a87 	vadd.f32	s9, s15, s14
 800a758:	ee78 1a04 	vadd.f32	s3, s16, s8
 800a75c:	ee71 6a24 	vadd.f32	s13, s2, s9
 800a760:	ee32 2a46 	vsub.f32	s4, s4, s12
 800a764:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800a768:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a76c:	ed06 6a01 	vstr	s12, [r6, #-4]
 800a770:	edd4 8a01 	vldr	s17, [r4, #4]
 800a774:	ed92 9a01 	vldr	s18, [r2, #4]
 800a778:	edd7 0a00 	vldr	s1, [r7]
 800a77c:	edd1 2a01 	vldr	s5, [r1, #4]
 800a780:	ed95 7a01 	vldr	s14, [r5, #4]
 800a784:	ed93 6a01 	vldr	s12, [r3, #4]
 800a788:	edd0 5a01 	vldr	s11, [r0, #4]
 800a78c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800a790:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800a794:	ee39 5a62 	vsub.f32	s10, s18, s5
 800a798:	ee78 fac7 	vsub.f32	s31, s17, s14
 800a79c:	ee38 4a44 	vsub.f32	s8, s16, s8
 800a7a0:	ee38 7a87 	vadd.f32	s14, s17, s14
 800a7a4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800a7a8:	ee79 2a22 	vadd.f32	s5, s18, s5
 800a7ac:	ee32 9a27 	vadd.f32	s18, s4, s15
 800a7b0:	ee72 7a67 	vsub.f32	s15, s4, s15
 800a7b4:	ee30 2a06 	vadd.f32	s4, s0, s12
 800a7b8:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800a7bc:	ee71 4a64 	vsub.f32	s9, s2, s9
 800a7c0:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800a7c4:	ee32 1a08 	vadd.f32	s2, s4, s16
 800a7c8:	ee72 fa87 	vadd.f32	s31, s5, s14
 800a7cc:	ee32 2a48 	vsub.f32	s4, s4, s16
 800a7d0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800a7d4:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800a7d8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800a7dc:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800a7e0:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800a7e4:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800a7e8:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800a7ec:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800a7f0:	ee30 6a46 	vsub.f32	s12, s0, s12
 800a7f4:	ee74 0a22 	vadd.f32	s1, s8, s5
 800a7f8:	ee36 0a28 	vadd.f32	s0, s12, s17
 800a7fc:	ee74 2a62 	vsub.f32	s5, s8, s5
 800a800:	ee36 6a68 	vsub.f32	s12, s12, s17
 800a804:	ee32 4a64 	vsub.f32	s8, s4, s9
 800a808:	ee73 8a09 	vadd.f32	s17, s6, s18
 800a80c:	ee74 4a82 	vadd.f32	s9, s9, s4
 800a810:	ee33 9a49 	vsub.f32	s18, s6, s18
 800a814:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800a818:	ee35 3a85 	vadd.f32	s6, s11, s10
 800a81c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800a820:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800a824:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800a828:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800a82c:	ee30 7a68 	vsub.f32	s14, s0, s17
 800a830:	ee35 8a03 	vadd.f32	s16, s10, s6
 800a834:	ee38 0a80 	vadd.f32	s0, s17, s0
 800a838:	ee73 3a82 	vadd.f32	s7, s7, s4
 800a83c:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800a840:	ed9d 2a01 	vldr	s4, [sp, #4]
 800a844:	eddd 1a02 	vldr	s3, [sp, #8]
 800a848:	ee35 5a43 	vsub.f32	s10, s10, s6
 800a84c:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800a850:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800a854:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800a858:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a85c:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800a860:	ee76 5a49 	vsub.f32	s11, s12, s18
 800a864:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800a868:	ee39 6a06 	vadd.f32	s12, s18, s12
 800a86c:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800a870:	ee21 4a84 	vmul.f32	s8, s3, s8
 800a874:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800a878:	ee22 7a07 	vmul.f32	s14, s4, s14
 800a87c:	ee22 2a08 	vmul.f32	s4, s4, s16
 800a880:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800a884:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800a888:	ee31 1a09 	vadd.f32	s2, s2, s18
 800a88c:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800a890:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800a894:	ee74 0a60 	vsub.f32	s1, s8, s1
 800a898:	ee37 7a48 	vsub.f32	s14, s14, s16
 800a89c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800a8a0:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800a8a4:	ee72 1a21 	vadd.f32	s3, s4, s3
 800a8a8:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800a8ac:	ee38 2a89 	vadd.f32	s4, s17, s18
 800a8b0:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800a8b4:	ee38 8a04 	vadd.f32	s16, s16, s8
 800a8b8:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800a8bc:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800a8c0:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800a8c4:	eddd 5a03 	vldr	s11, [sp, #12]
 800a8c8:	edc6 fa00 	vstr	s31, [r6]
 800a8cc:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800a8d0:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800a8d4:	ee30 0a45 	vsub.f32	s0, s0, s10
 800a8d8:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800a8dc:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800a8e0:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800a8e4:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800a8e8:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800a8ec:	ee25 6a86 	vmul.f32	s12, s11, s12
 800a8f0:	ee74 4a89 	vadd.f32	s9, s9, s18
 800a8f4:	ee34 3a43 	vsub.f32	s6, s8, s6
 800a8f8:	ee78 8a85 	vadd.f32	s17, s17, s10
 800a8fc:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a900:	44c4      	add	ip, r8
 800a902:	45e3      	cmp	fp, ip
 800a904:	edc3 3a00 	vstr	s7, [r3]
 800a908:	edc3 6a01 	vstr	s13, [r3, #4]
 800a90c:	4456      	add	r6, sl
 800a90e:	ed07 1a01 	vstr	s2, [r7, #-4]
 800a912:	edc7 0a00 	vstr	s1, [r7]
 800a916:	4453      	add	r3, sl
 800a918:	ed80 2a00 	vstr	s4, [r0]
 800a91c:	edc0 2a01 	vstr	s5, [r0, #4]
 800a920:	4457      	add	r7, sl
 800a922:	edc2 1a00 	vstr	s3, [r2]
 800a926:	ed82 7a01 	vstr	s14, [r2, #4]
 800a92a:	4450      	add	r0, sl
 800a92c:	ed85 8a00 	vstr	s16, [r5]
 800a930:	ed85 0a01 	vstr	s0, [r5, #4]
 800a934:	4452      	add	r2, sl
 800a936:	edc1 4a00 	vstr	s9, [r1]
 800a93a:	4455      	add	r5, sl
 800a93c:	ed81 3a01 	vstr	s6, [r1, #4]
 800a940:	edc4 8a00 	vstr	s17, [r4]
 800a944:	ed84 6a01 	vstr	s12, [r4, #4]
 800a948:	4451      	add	r1, sl
 800a94a:	4454      	add	r4, sl
 800a94c:	f63f aeea 	bhi.w	800a724 <arm_radix8_butterfly_f32+0x2fc>
 800a950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a952:	3308      	adds	r3, #8
 800a954:	930b      	str	r3, [sp, #44]	; 0x2c
 800a956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a958:	3308      	adds	r3, #8
 800a95a:	930a      	str	r3, [sp, #40]	; 0x28
 800a95c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a95e:	3308      	adds	r3, #8
 800a960:	9309      	str	r3, [sp, #36]	; 0x24
 800a962:	9b08      	ldr	r3, [sp, #32]
 800a964:	3308      	adds	r3, #8
 800a966:	9308      	str	r3, [sp, #32]
 800a968:	9b07      	ldr	r3, [sp, #28]
 800a96a:	3308      	adds	r3, #8
 800a96c:	9307      	str	r3, [sp, #28]
 800a96e:	9b06      	ldr	r3, [sp, #24]
 800a970:	3308      	adds	r3, #8
 800a972:	9306      	str	r3, [sp, #24]
 800a974:	9b05      	ldr	r3, [sp, #20]
 800a976:	3308      	adds	r3, #8
 800a978:	9305      	str	r3, [sp, #20]
 800a97a:	9b04      	ldr	r3, [sp, #16]
 800a97c:	3308      	adds	r3, #8
 800a97e:	9304      	str	r3, [sp, #16]
 800a980:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a982:	f109 0901 	add.w	r9, r9, #1
 800a986:	454b      	cmp	r3, r9
 800a988:	f47f ae7d 	bne.w	800a686 <arm_radix8_butterfly_f32+0x25e>
 800a98c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a98e:	00db      	lsls	r3, r3, #3
 800a990:	b29b      	uxth	r3, r3
 800a992:	46d9      	mov	r9, fp
 800a994:	9310      	str	r3, [sp, #64]	; 0x40
 800a996:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800a99a:	e554      	b.n	800a446 <arm_radix8_butterfly_f32+0x1e>
 800a99c:	b015      	add	sp, #84	; 0x54
 800a99e:	ecbd 8b10 	vpop	{d8-d15}
 800a9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a6:	bf00      	nop

0800a9a8 <srand>:
 800a9a8:	b538      	push	{r3, r4, r5, lr}
 800a9aa:	4b10      	ldr	r3, [pc, #64]	; (800a9ec <srand+0x44>)
 800a9ac:	681d      	ldr	r5, [r3, #0]
 800a9ae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a9b0:	4604      	mov	r4, r0
 800a9b2:	b9b3      	cbnz	r3, 800a9e2 <srand+0x3a>
 800a9b4:	2018      	movs	r0, #24
 800a9b6:	f001 fd41 	bl	800c43c <malloc>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	6328      	str	r0, [r5, #48]	; 0x30
 800a9be:	b920      	cbnz	r0, 800a9ca <srand+0x22>
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	; (800a9f0 <srand+0x48>)
 800a9c2:	480c      	ldr	r0, [pc, #48]	; (800a9f4 <srand+0x4c>)
 800a9c4:	2146      	movs	r1, #70	; 0x46
 800a9c6:	f000 fe53 	bl	800b670 <__assert_func>
 800a9ca:	490b      	ldr	r1, [pc, #44]	; (800a9f8 <srand+0x50>)
 800a9cc:	4b0b      	ldr	r3, [pc, #44]	; (800a9fc <srand+0x54>)
 800a9ce:	e9c0 1300 	strd	r1, r3, [r0]
 800a9d2:	4b0b      	ldr	r3, [pc, #44]	; (800aa00 <srand+0x58>)
 800a9d4:	6083      	str	r3, [r0, #8]
 800a9d6:	230b      	movs	r3, #11
 800a9d8:	8183      	strh	r3, [r0, #12]
 800a9da:	2100      	movs	r1, #0
 800a9dc:	2001      	movs	r0, #1
 800a9de:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a9e2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	611c      	str	r4, [r3, #16]
 800a9e8:	615a      	str	r2, [r3, #20]
 800a9ea:	bd38      	pop	{r3, r4, r5, pc}
 800a9ec:	20000068 	.word	0x20000068
 800a9f0:	080213dc 	.word	0x080213dc
 800a9f4:	080213f3 	.word	0x080213f3
 800a9f8:	abcd330e 	.word	0xabcd330e
 800a9fc:	e66d1234 	.word	0xe66d1234
 800aa00:	0005deec 	.word	0x0005deec

0800aa04 <rand>:
 800aa04:	4b16      	ldr	r3, [pc, #88]	; (800aa60 <rand+0x5c>)
 800aa06:	b510      	push	{r4, lr}
 800aa08:	681c      	ldr	r4, [r3, #0]
 800aa0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800aa0c:	b9b3      	cbnz	r3, 800aa3c <rand+0x38>
 800aa0e:	2018      	movs	r0, #24
 800aa10:	f001 fd14 	bl	800c43c <malloc>
 800aa14:	4602      	mov	r2, r0
 800aa16:	6320      	str	r0, [r4, #48]	; 0x30
 800aa18:	b920      	cbnz	r0, 800aa24 <rand+0x20>
 800aa1a:	4b12      	ldr	r3, [pc, #72]	; (800aa64 <rand+0x60>)
 800aa1c:	4812      	ldr	r0, [pc, #72]	; (800aa68 <rand+0x64>)
 800aa1e:	2152      	movs	r1, #82	; 0x52
 800aa20:	f000 fe26 	bl	800b670 <__assert_func>
 800aa24:	4911      	ldr	r1, [pc, #68]	; (800aa6c <rand+0x68>)
 800aa26:	4b12      	ldr	r3, [pc, #72]	; (800aa70 <rand+0x6c>)
 800aa28:	e9c0 1300 	strd	r1, r3, [r0]
 800aa2c:	4b11      	ldr	r3, [pc, #68]	; (800aa74 <rand+0x70>)
 800aa2e:	6083      	str	r3, [r0, #8]
 800aa30:	230b      	movs	r3, #11
 800aa32:	8183      	strh	r3, [r0, #12]
 800aa34:	2100      	movs	r1, #0
 800aa36:	2001      	movs	r0, #1
 800aa38:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800aa3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800aa3e:	480e      	ldr	r0, [pc, #56]	; (800aa78 <rand+0x74>)
 800aa40:	690b      	ldr	r3, [r1, #16]
 800aa42:	694c      	ldr	r4, [r1, #20]
 800aa44:	4a0d      	ldr	r2, [pc, #52]	; (800aa7c <rand+0x78>)
 800aa46:	4358      	muls	r0, r3
 800aa48:	fb02 0004 	mla	r0, r2, r4, r0
 800aa4c:	fba3 3202 	umull	r3, r2, r3, r2
 800aa50:	3301      	adds	r3, #1
 800aa52:	eb40 0002 	adc.w	r0, r0, r2
 800aa56:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800aa5a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800aa5e:	bd10      	pop	{r4, pc}
 800aa60:	20000068 	.word	0x20000068
 800aa64:	080213dc 	.word	0x080213dc
 800aa68:	080213f3 	.word	0x080213f3
 800aa6c:	abcd330e 	.word	0xabcd330e
 800aa70:	e66d1234 	.word	0xe66d1234
 800aa74:	0005deec 	.word	0x0005deec
 800aa78:	5851f42d 	.word	0x5851f42d
 800aa7c:	4c957f2d 	.word	0x4c957f2d

0800aa80 <__cvt>:
 800aa80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa84:	ec55 4b10 	vmov	r4, r5, d0
 800aa88:	2d00      	cmp	r5, #0
 800aa8a:	460e      	mov	r6, r1
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	462b      	mov	r3, r5
 800aa90:	bfbb      	ittet	lt
 800aa92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aa96:	461d      	movlt	r5, r3
 800aa98:	2300      	movge	r3, #0
 800aa9a:	232d      	movlt	r3, #45	; 0x2d
 800aa9c:	700b      	strb	r3, [r1, #0]
 800aa9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaa0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aaa4:	4691      	mov	r9, r2
 800aaa6:	f023 0820 	bic.w	r8, r3, #32
 800aaaa:	bfbc      	itt	lt
 800aaac:	4622      	movlt	r2, r4
 800aaae:	4614      	movlt	r4, r2
 800aab0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aab4:	d005      	beq.n	800aac2 <__cvt+0x42>
 800aab6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aaba:	d100      	bne.n	800aabe <__cvt+0x3e>
 800aabc:	3601      	adds	r6, #1
 800aabe:	2102      	movs	r1, #2
 800aac0:	e000      	b.n	800aac4 <__cvt+0x44>
 800aac2:	2103      	movs	r1, #3
 800aac4:	ab03      	add	r3, sp, #12
 800aac6:	9301      	str	r3, [sp, #4]
 800aac8:	ab02      	add	r3, sp, #8
 800aaca:	9300      	str	r3, [sp, #0]
 800aacc:	ec45 4b10 	vmov	d0, r4, r5
 800aad0:	4653      	mov	r3, sl
 800aad2:	4632      	mov	r2, r6
 800aad4:	f000 fe74 	bl	800b7c0 <_dtoa_r>
 800aad8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800aadc:	4607      	mov	r7, r0
 800aade:	d102      	bne.n	800aae6 <__cvt+0x66>
 800aae0:	f019 0f01 	tst.w	r9, #1
 800aae4:	d022      	beq.n	800ab2c <__cvt+0xac>
 800aae6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aaea:	eb07 0906 	add.w	r9, r7, r6
 800aaee:	d110      	bne.n	800ab12 <__cvt+0x92>
 800aaf0:	783b      	ldrb	r3, [r7, #0]
 800aaf2:	2b30      	cmp	r3, #48	; 0x30
 800aaf4:	d10a      	bne.n	800ab0c <__cvt+0x8c>
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	2300      	movs	r3, #0
 800aafa:	4620      	mov	r0, r4
 800aafc:	4629      	mov	r1, r5
 800aafe:	f7f6 f80b 	bl	8000b18 <__aeabi_dcmpeq>
 800ab02:	b918      	cbnz	r0, 800ab0c <__cvt+0x8c>
 800ab04:	f1c6 0601 	rsb	r6, r6, #1
 800ab08:	f8ca 6000 	str.w	r6, [sl]
 800ab0c:	f8da 3000 	ldr.w	r3, [sl]
 800ab10:	4499      	add	r9, r3
 800ab12:	2200      	movs	r2, #0
 800ab14:	2300      	movs	r3, #0
 800ab16:	4620      	mov	r0, r4
 800ab18:	4629      	mov	r1, r5
 800ab1a:	f7f5 fffd 	bl	8000b18 <__aeabi_dcmpeq>
 800ab1e:	b108      	cbz	r0, 800ab24 <__cvt+0xa4>
 800ab20:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab24:	2230      	movs	r2, #48	; 0x30
 800ab26:	9b03      	ldr	r3, [sp, #12]
 800ab28:	454b      	cmp	r3, r9
 800ab2a:	d307      	bcc.n	800ab3c <__cvt+0xbc>
 800ab2c:	9b03      	ldr	r3, [sp, #12]
 800ab2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab30:	1bdb      	subs	r3, r3, r7
 800ab32:	4638      	mov	r0, r7
 800ab34:	6013      	str	r3, [r2, #0]
 800ab36:	b004      	add	sp, #16
 800ab38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab3c:	1c59      	adds	r1, r3, #1
 800ab3e:	9103      	str	r1, [sp, #12]
 800ab40:	701a      	strb	r2, [r3, #0]
 800ab42:	e7f0      	b.n	800ab26 <__cvt+0xa6>

0800ab44 <__exponent>:
 800ab44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab46:	4603      	mov	r3, r0
 800ab48:	2900      	cmp	r1, #0
 800ab4a:	bfb8      	it	lt
 800ab4c:	4249      	neglt	r1, r1
 800ab4e:	f803 2b02 	strb.w	r2, [r3], #2
 800ab52:	bfb4      	ite	lt
 800ab54:	222d      	movlt	r2, #45	; 0x2d
 800ab56:	222b      	movge	r2, #43	; 0x2b
 800ab58:	2909      	cmp	r1, #9
 800ab5a:	7042      	strb	r2, [r0, #1]
 800ab5c:	dd2a      	ble.n	800abb4 <__exponent+0x70>
 800ab5e:	f10d 0207 	add.w	r2, sp, #7
 800ab62:	4617      	mov	r7, r2
 800ab64:	260a      	movs	r6, #10
 800ab66:	4694      	mov	ip, r2
 800ab68:	fb91 f5f6 	sdiv	r5, r1, r6
 800ab6c:	fb06 1415 	mls	r4, r6, r5, r1
 800ab70:	3430      	adds	r4, #48	; 0x30
 800ab72:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ab76:	460c      	mov	r4, r1
 800ab78:	2c63      	cmp	r4, #99	; 0x63
 800ab7a:	f102 32ff 	add.w	r2, r2, #4294967295
 800ab7e:	4629      	mov	r1, r5
 800ab80:	dcf1      	bgt.n	800ab66 <__exponent+0x22>
 800ab82:	3130      	adds	r1, #48	; 0x30
 800ab84:	f1ac 0402 	sub.w	r4, ip, #2
 800ab88:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ab8c:	1c41      	adds	r1, r0, #1
 800ab8e:	4622      	mov	r2, r4
 800ab90:	42ba      	cmp	r2, r7
 800ab92:	d30a      	bcc.n	800abaa <__exponent+0x66>
 800ab94:	f10d 0209 	add.w	r2, sp, #9
 800ab98:	eba2 020c 	sub.w	r2, r2, ip
 800ab9c:	42bc      	cmp	r4, r7
 800ab9e:	bf88      	it	hi
 800aba0:	2200      	movhi	r2, #0
 800aba2:	4413      	add	r3, r2
 800aba4:	1a18      	subs	r0, r3, r0
 800aba6:	b003      	add	sp, #12
 800aba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abaa:	f812 5b01 	ldrb.w	r5, [r2], #1
 800abae:	f801 5f01 	strb.w	r5, [r1, #1]!
 800abb2:	e7ed      	b.n	800ab90 <__exponent+0x4c>
 800abb4:	2330      	movs	r3, #48	; 0x30
 800abb6:	3130      	adds	r1, #48	; 0x30
 800abb8:	7083      	strb	r3, [r0, #2]
 800abba:	70c1      	strb	r1, [r0, #3]
 800abbc:	1d03      	adds	r3, r0, #4
 800abbe:	e7f1      	b.n	800aba4 <__exponent+0x60>

0800abc0 <_printf_float>:
 800abc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc4:	ed2d 8b02 	vpush	{d8}
 800abc8:	b08d      	sub	sp, #52	; 0x34
 800abca:	460c      	mov	r4, r1
 800abcc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800abd0:	4616      	mov	r6, r2
 800abd2:	461f      	mov	r7, r3
 800abd4:	4605      	mov	r5, r0
 800abd6:	f000 fcd5 	bl	800b584 <_localeconv_r>
 800abda:	f8d0 a000 	ldr.w	sl, [r0]
 800abde:	4650      	mov	r0, sl
 800abe0:	f7f5 fb6e 	bl	80002c0 <strlen>
 800abe4:	2300      	movs	r3, #0
 800abe6:	930a      	str	r3, [sp, #40]	; 0x28
 800abe8:	6823      	ldr	r3, [r4, #0]
 800abea:	9305      	str	r3, [sp, #20]
 800abec:	f8d8 3000 	ldr.w	r3, [r8]
 800abf0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800abf4:	3307      	adds	r3, #7
 800abf6:	f023 0307 	bic.w	r3, r3, #7
 800abfa:	f103 0208 	add.w	r2, r3, #8
 800abfe:	f8c8 2000 	str.w	r2, [r8]
 800ac02:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac06:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac0a:	9307      	str	r3, [sp, #28]
 800ac0c:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac10:	ee08 0a10 	vmov	s16, r0
 800ac14:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ac18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac1c:	4b9e      	ldr	r3, [pc, #632]	; (800ae98 <_printf_float+0x2d8>)
 800ac1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac22:	f7f5 ffab 	bl	8000b7c <__aeabi_dcmpun>
 800ac26:	bb88      	cbnz	r0, 800ac8c <_printf_float+0xcc>
 800ac28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac2c:	4b9a      	ldr	r3, [pc, #616]	; (800ae98 <_printf_float+0x2d8>)
 800ac2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac32:	f7f5 ff85 	bl	8000b40 <__aeabi_dcmple>
 800ac36:	bb48      	cbnz	r0, 800ac8c <_printf_float+0xcc>
 800ac38:	2200      	movs	r2, #0
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	4640      	mov	r0, r8
 800ac3e:	4649      	mov	r1, r9
 800ac40:	f7f5 ff74 	bl	8000b2c <__aeabi_dcmplt>
 800ac44:	b110      	cbz	r0, 800ac4c <_printf_float+0x8c>
 800ac46:	232d      	movs	r3, #45	; 0x2d
 800ac48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac4c:	4a93      	ldr	r2, [pc, #588]	; (800ae9c <_printf_float+0x2dc>)
 800ac4e:	4b94      	ldr	r3, [pc, #592]	; (800aea0 <_printf_float+0x2e0>)
 800ac50:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ac54:	bf94      	ite	ls
 800ac56:	4690      	movls	r8, r2
 800ac58:	4698      	movhi	r8, r3
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	6123      	str	r3, [r4, #16]
 800ac5e:	9b05      	ldr	r3, [sp, #20]
 800ac60:	f023 0304 	bic.w	r3, r3, #4
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	f04f 0900 	mov.w	r9, #0
 800ac6a:	9700      	str	r7, [sp, #0]
 800ac6c:	4633      	mov	r3, r6
 800ac6e:	aa0b      	add	r2, sp, #44	; 0x2c
 800ac70:	4621      	mov	r1, r4
 800ac72:	4628      	mov	r0, r5
 800ac74:	f000 f9da 	bl	800b02c <_printf_common>
 800ac78:	3001      	adds	r0, #1
 800ac7a:	f040 8090 	bne.w	800ad9e <_printf_float+0x1de>
 800ac7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac82:	b00d      	add	sp, #52	; 0x34
 800ac84:	ecbd 8b02 	vpop	{d8}
 800ac88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	464b      	mov	r3, r9
 800ac90:	4640      	mov	r0, r8
 800ac92:	4649      	mov	r1, r9
 800ac94:	f7f5 ff72 	bl	8000b7c <__aeabi_dcmpun>
 800ac98:	b140      	cbz	r0, 800acac <_printf_float+0xec>
 800ac9a:	464b      	mov	r3, r9
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	bfbc      	itt	lt
 800aca0:	232d      	movlt	r3, #45	; 0x2d
 800aca2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aca6:	4a7f      	ldr	r2, [pc, #508]	; (800aea4 <_printf_float+0x2e4>)
 800aca8:	4b7f      	ldr	r3, [pc, #508]	; (800aea8 <_printf_float+0x2e8>)
 800acaa:	e7d1      	b.n	800ac50 <_printf_float+0x90>
 800acac:	6863      	ldr	r3, [r4, #4]
 800acae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800acb2:	9206      	str	r2, [sp, #24]
 800acb4:	1c5a      	adds	r2, r3, #1
 800acb6:	d13f      	bne.n	800ad38 <_printf_float+0x178>
 800acb8:	2306      	movs	r3, #6
 800acba:	6063      	str	r3, [r4, #4]
 800acbc:	9b05      	ldr	r3, [sp, #20]
 800acbe:	6861      	ldr	r1, [r4, #4]
 800acc0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800acc4:	2300      	movs	r3, #0
 800acc6:	9303      	str	r3, [sp, #12]
 800acc8:	ab0a      	add	r3, sp, #40	; 0x28
 800acca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800acce:	ab09      	add	r3, sp, #36	; 0x24
 800acd0:	ec49 8b10 	vmov	d0, r8, r9
 800acd4:	9300      	str	r3, [sp, #0]
 800acd6:	6022      	str	r2, [r4, #0]
 800acd8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800acdc:	4628      	mov	r0, r5
 800acde:	f7ff fecf 	bl	800aa80 <__cvt>
 800ace2:	9b06      	ldr	r3, [sp, #24]
 800ace4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ace6:	2b47      	cmp	r3, #71	; 0x47
 800ace8:	4680      	mov	r8, r0
 800acea:	d108      	bne.n	800acfe <_printf_float+0x13e>
 800acec:	1cc8      	adds	r0, r1, #3
 800acee:	db02      	blt.n	800acf6 <_printf_float+0x136>
 800acf0:	6863      	ldr	r3, [r4, #4]
 800acf2:	4299      	cmp	r1, r3
 800acf4:	dd41      	ble.n	800ad7a <_printf_float+0x1ba>
 800acf6:	f1ab 0302 	sub.w	r3, fp, #2
 800acfa:	fa5f fb83 	uxtb.w	fp, r3
 800acfe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad02:	d820      	bhi.n	800ad46 <_printf_float+0x186>
 800ad04:	3901      	subs	r1, #1
 800ad06:	465a      	mov	r2, fp
 800ad08:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ad0c:	9109      	str	r1, [sp, #36]	; 0x24
 800ad0e:	f7ff ff19 	bl	800ab44 <__exponent>
 800ad12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad14:	1813      	adds	r3, r2, r0
 800ad16:	2a01      	cmp	r2, #1
 800ad18:	4681      	mov	r9, r0
 800ad1a:	6123      	str	r3, [r4, #16]
 800ad1c:	dc02      	bgt.n	800ad24 <_printf_float+0x164>
 800ad1e:	6822      	ldr	r2, [r4, #0]
 800ad20:	07d2      	lsls	r2, r2, #31
 800ad22:	d501      	bpl.n	800ad28 <_printf_float+0x168>
 800ad24:	3301      	adds	r3, #1
 800ad26:	6123      	str	r3, [r4, #16]
 800ad28:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d09c      	beq.n	800ac6a <_printf_float+0xaa>
 800ad30:	232d      	movs	r3, #45	; 0x2d
 800ad32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad36:	e798      	b.n	800ac6a <_printf_float+0xaa>
 800ad38:	9a06      	ldr	r2, [sp, #24]
 800ad3a:	2a47      	cmp	r2, #71	; 0x47
 800ad3c:	d1be      	bne.n	800acbc <_printf_float+0xfc>
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d1bc      	bne.n	800acbc <_printf_float+0xfc>
 800ad42:	2301      	movs	r3, #1
 800ad44:	e7b9      	b.n	800acba <_printf_float+0xfa>
 800ad46:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ad4a:	d118      	bne.n	800ad7e <_printf_float+0x1be>
 800ad4c:	2900      	cmp	r1, #0
 800ad4e:	6863      	ldr	r3, [r4, #4]
 800ad50:	dd0b      	ble.n	800ad6a <_printf_float+0x1aa>
 800ad52:	6121      	str	r1, [r4, #16]
 800ad54:	b913      	cbnz	r3, 800ad5c <_printf_float+0x19c>
 800ad56:	6822      	ldr	r2, [r4, #0]
 800ad58:	07d0      	lsls	r0, r2, #31
 800ad5a:	d502      	bpl.n	800ad62 <_printf_float+0x1a2>
 800ad5c:	3301      	adds	r3, #1
 800ad5e:	440b      	add	r3, r1
 800ad60:	6123      	str	r3, [r4, #16]
 800ad62:	65a1      	str	r1, [r4, #88]	; 0x58
 800ad64:	f04f 0900 	mov.w	r9, #0
 800ad68:	e7de      	b.n	800ad28 <_printf_float+0x168>
 800ad6a:	b913      	cbnz	r3, 800ad72 <_printf_float+0x1b2>
 800ad6c:	6822      	ldr	r2, [r4, #0]
 800ad6e:	07d2      	lsls	r2, r2, #31
 800ad70:	d501      	bpl.n	800ad76 <_printf_float+0x1b6>
 800ad72:	3302      	adds	r3, #2
 800ad74:	e7f4      	b.n	800ad60 <_printf_float+0x1a0>
 800ad76:	2301      	movs	r3, #1
 800ad78:	e7f2      	b.n	800ad60 <_printf_float+0x1a0>
 800ad7a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ad7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad80:	4299      	cmp	r1, r3
 800ad82:	db05      	blt.n	800ad90 <_printf_float+0x1d0>
 800ad84:	6823      	ldr	r3, [r4, #0]
 800ad86:	6121      	str	r1, [r4, #16]
 800ad88:	07d8      	lsls	r0, r3, #31
 800ad8a:	d5ea      	bpl.n	800ad62 <_printf_float+0x1a2>
 800ad8c:	1c4b      	adds	r3, r1, #1
 800ad8e:	e7e7      	b.n	800ad60 <_printf_float+0x1a0>
 800ad90:	2900      	cmp	r1, #0
 800ad92:	bfd4      	ite	le
 800ad94:	f1c1 0202 	rsble	r2, r1, #2
 800ad98:	2201      	movgt	r2, #1
 800ad9a:	4413      	add	r3, r2
 800ad9c:	e7e0      	b.n	800ad60 <_printf_float+0x1a0>
 800ad9e:	6823      	ldr	r3, [r4, #0]
 800ada0:	055a      	lsls	r2, r3, #21
 800ada2:	d407      	bmi.n	800adb4 <_printf_float+0x1f4>
 800ada4:	6923      	ldr	r3, [r4, #16]
 800ada6:	4642      	mov	r2, r8
 800ada8:	4631      	mov	r1, r6
 800adaa:	4628      	mov	r0, r5
 800adac:	47b8      	blx	r7
 800adae:	3001      	adds	r0, #1
 800adb0:	d12c      	bne.n	800ae0c <_printf_float+0x24c>
 800adb2:	e764      	b.n	800ac7e <_printf_float+0xbe>
 800adb4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800adb8:	f240 80e0 	bls.w	800af7c <_printf_float+0x3bc>
 800adbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800adc0:	2200      	movs	r2, #0
 800adc2:	2300      	movs	r3, #0
 800adc4:	f7f5 fea8 	bl	8000b18 <__aeabi_dcmpeq>
 800adc8:	2800      	cmp	r0, #0
 800adca:	d034      	beq.n	800ae36 <_printf_float+0x276>
 800adcc:	4a37      	ldr	r2, [pc, #220]	; (800aeac <_printf_float+0x2ec>)
 800adce:	2301      	movs	r3, #1
 800add0:	4631      	mov	r1, r6
 800add2:	4628      	mov	r0, r5
 800add4:	47b8      	blx	r7
 800add6:	3001      	adds	r0, #1
 800add8:	f43f af51 	beq.w	800ac7e <_printf_float+0xbe>
 800addc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ade0:	429a      	cmp	r2, r3
 800ade2:	db02      	blt.n	800adea <_printf_float+0x22a>
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	07d8      	lsls	r0, r3, #31
 800ade8:	d510      	bpl.n	800ae0c <_printf_float+0x24c>
 800adea:	ee18 3a10 	vmov	r3, s16
 800adee:	4652      	mov	r2, sl
 800adf0:	4631      	mov	r1, r6
 800adf2:	4628      	mov	r0, r5
 800adf4:	47b8      	blx	r7
 800adf6:	3001      	adds	r0, #1
 800adf8:	f43f af41 	beq.w	800ac7e <_printf_float+0xbe>
 800adfc:	f04f 0800 	mov.w	r8, #0
 800ae00:	f104 091a 	add.w	r9, r4, #26
 800ae04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae06:	3b01      	subs	r3, #1
 800ae08:	4543      	cmp	r3, r8
 800ae0a:	dc09      	bgt.n	800ae20 <_printf_float+0x260>
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	079b      	lsls	r3, r3, #30
 800ae10:	f100 8107 	bmi.w	800b022 <_printf_float+0x462>
 800ae14:	68e0      	ldr	r0, [r4, #12]
 800ae16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae18:	4298      	cmp	r0, r3
 800ae1a:	bfb8      	it	lt
 800ae1c:	4618      	movlt	r0, r3
 800ae1e:	e730      	b.n	800ac82 <_printf_float+0xc2>
 800ae20:	2301      	movs	r3, #1
 800ae22:	464a      	mov	r2, r9
 800ae24:	4631      	mov	r1, r6
 800ae26:	4628      	mov	r0, r5
 800ae28:	47b8      	blx	r7
 800ae2a:	3001      	adds	r0, #1
 800ae2c:	f43f af27 	beq.w	800ac7e <_printf_float+0xbe>
 800ae30:	f108 0801 	add.w	r8, r8, #1
 800ae34:	e7e6      	b.n	800ae04 <_printf_float+0x244>
 800ae36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	dc39      	bgt.n	800aeb0 <_printf_float+0x2f0>
 800ae3c:	4a1b      	ldr	r2, [pc, #108]	; (800aeac <_printf_float+0x2ec>)
 800ae3e:	2301      	movs	r3, #1
 800ae40:	4631      	mov	r1, r6
 800ae42:	4628      	mov	r0, r5
 800ae44:	47b8      	blx	r7
 800ae46:	3001      	adds	r0, #1
 800ae48:	f43f af19 	beq.w	800ac7e <_printf_float+0xbe>
 800ae4c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae50:	4313      	orrs	r3, r2
 800ae52:	d102      	bne.n	800ae5a <_printf_float+0x29a>
 800ae54:	6823      	ldr	r3, [r4, #0]
 800ae56:	07d9      	lsls	r1, r3, #31
 800ae58:	d5d8      	bpl.n	800ae0c <_printf_float+0x24c>
 800ae5a:	ee18 3a10 	vmov	r3, s16
 800ae5e:	4652      	mov	r2, sl
 800ae60:	4631      	mov	r1, r6
 800ae62:	4628      	mov	r0, r5
 800ae64:	47b8      	blx	r7
 800ae66:	3001      	adds	r0, #1
 800ae68:	f43f af09 	beq.w	800ac7e <_printf_float+0xbe>
 800ae6c:	f04f 0900 	mov.w	r9, #0
 800ae70:	f104 0a1a 	add.w	sl, r4, #26
 800ae74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae76:	425b      	negs	r3, r3
 800ae78:	454b      	cmp	r3, r9
 800ae7a:	dc01      	bgt.n	800ae80 <_printf_float+0x2c0>
 800ae7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae7e:	e792      	b.n	800ada6 <_printf_float+0x1e6>
 800ae80:	2301      	movs	r3, #1
 800ae82:	4652      	mov	r2, sl
 800ae84:	4631      	mov	r1, r6
 800ae86:	4628      	mov	r0, r5
 800ae88:	47b8      	blx	r7
 800ae8a:	3001      	adds	r0, #1
 800ae8c:	f43f aef7 	beq.w	800ac7e <_printf_float+0xbe>
 800ae90:	f109 0901 	add.w	r9, r9, #1
 800ae94:	e7ee      	b.n	800ae74 <_printf_float+0x2b4>
 800ae96:	bf00      	nop
 800ae98:	7fefffff 	.word	0x7fefffff
 800ae9c:	0802144b 	.word	0x0802144b
 800aea0:	0802144f 	.word	0x0802144f
 800aea4:	08021453 	.word	0x08021453
 800aea8:	08021457 	.word	0x08021457
 800aeac:	0802145b 	.word	0x0802145b
 800aeb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aeb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	bfa8      	it	ge
 800aeb8:	461a      	movge	r2, r3
 800aeba:	2a00      	cmp	r2, #0
 800aebc:	4691      	mov	r9, r2
 800aebe:	dc37      	bgt.n	800af30 <_printf_float+0x370>
 800aec0:	f04f 0b00 	mov.w	fp, #0
 800aec4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aec8:	f104 021a 	add.w	r2, r4, #26
 800aecc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aece:	9305      	str	r3, [sp, #20]
 800aed0:	eba3 0309 	sub.w	r3, r3, r9
 800aed4:	455b      	cmp	r3, fp
 800aed6:	dc33      	bgt.n	800af40 <_printf_float+0x380>
 800aed8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aedc:	429a      	cmp	r2, r3
 800aede:	db3b      	blt.n	800af58 <_printf_float+0x398>
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	07da      	lsls	r2, r3, #31
 800aee4:	d438      	bmi.n	800af58 <_printf_float+0x398>
 800aee6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800aeea:	eba2 0903 	sub.w	r9, r2, r3
 800aeee:	9b05      	ldr	r3, [sp, #20]
 800aef0:	1ad2      	subs	r2, r2, r3
 800aef2:	4591      	cmp	r9, r2
 800aef4:	bfa8      	it	ge
 800aef6:	4691      	movge	r9, r2
 800aef8:	f1b9 0f00 	cmp.w	r9, #0
 800aefc:	dc35      	bgt.n	800af6a <_printf_float+0x3aa>
 800aefe:	f04f 0800 	mov.w	r8, #0
 800af02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af06:	f104 0a1a 	add.w	sl, r4, #26
 800af0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af0e:	1a9b      	subs	r3, r3, r2
 800af10:	eba3 0309 	sub.w	r3, r3, r9
 800af14:	4543      	cmp	r3, r8
 800af16:	f77f af79 	ble.w	800ae0c <_printf_float+0x24c>
 800af1a:	2301      	movs	r3, #1
 800af1c:	4652      	mov	r2, sl
 800af1e:	4631      	mov	r1, r6
 800af20:	4628      	mov	r0, r5
 800af22:	47b8      	blx	r7
 800af24:	3001      	adds	r0, #1
 800af26:	f43f aeaa 	beq.w	800ac7e <_printf_float+0xbe>
 800af2a:	f108 0801 	add.w	r8, r8, #1
 800af2e:	e7ec      	b.n	800af0a <_printf_float+0x34a>
 800af30:	4613      	mov	r3, r2
 800af32:	4631      	mov	r1, r6
 800af34:	4642      	mov	r2, r8
 800af36:	4628      	mov	r0, r5
 800af38:	47b8      	blx	r7
 800af3a:	3001      	adds	r0, #1
 800af3c:	d1c0      	bne.n	800aec0 <_printf_float+0x300>
 800af3e:	e69e      	b.n	800ac7e <_printf_float+0xbe>
 800af40:	2301      	movs	r3, #1
 800af42:	4631      	mov	r1, r6
 800af44:	4628      	mov	r0, r5
 800af46:	9205      	str	r2, [sp, #20]
 800af48:	47b8      	blx	r7
 800af4a:	3001      	adds	r0, #1
 800af4c:	f43f ae97 	beq.w	800ac7e <_printf_float+0xbe>
 800af50:	9a05      	ldr	r2, [sp, #20]
 800af52:	f10b 0b01 	add.w	fp, fp, #1
 800af56:	e7b9      	b.n	800aecc <_printf_float+0x30c>
 800af58:	ee18 3a10 	vmov	r3, s16
 800af5c:	4652      	mov	r2, sl
 800af5e:	4631      	mov	r1, r6
 800af60:	4628      	mov	r0, r5
 800af62:	47b8      	blx	r7
 800af64:	3001      	adds	r0, #1
 800af66:	d1be      	bne.n	800aee6 <_printf_float+0x326>
 800af68:	e689      	b.n	800ac7e <_printf_float+0xbe>
 800af6a:	9a05      	ldr	r2, [sp, #20]
 800af6c:	464b      	mov	r3, r9
 800af6e:	4442      	add	r2, r8
 800af70:	4631      	mov	r1, r6
 800af72:	4628      	mov	r0, r5
 800af74:	47b8      	blx	r7
 800af76:	3001      	adds	r0, #1
 800af78:	d1c1      	bne.n	800aefe <_printf_float+0x33e>
 800af7a:	e680      	b.n	800ac7e <_printf_float+0xbe>
 800af7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af7e:	2a01      	cmp	r2, #1
 800af80:	dc01      	bgt.n	800af86 <_printf_float+0x3c6>
 800af82:	07db      	lsls	r3, r3, #31
 800af84:	d53a      	bpl.n	800affc <_printf_float+0x43c>
 800af86:	2301      	movs	r3, #1
 800af88:	4642      	mov	r2, r8
 800af8a:	4631      	mov	r1, r6
 800af8c:	4628      	mov	r0, r5
 800af8e:	47b8      	blx	r7
 800af90:	3001      	adds	r0, #1
 800af92:	f43f ae74 	beq.w	800ac7e <_printf_float+0xbe>
 800af96:	ee18 3a10 	vmov	r3, s16
 800af9a:	4652      	mov	r2, sl
 800af9c:	4631      	mov	r1, r6
 800af9e:	4628      	mov	r0, r5
 800afa0:	47b8      	blx	r7
 800afa2:	3001      	adds	r0, #1
 800afa4:	f43f ae6b 	beq.w	800ac7e <_printf_float+0xbe>
 800afa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800afac:	2200      	movs	r2, #0
 800afae:	2300      	movs	r3, #0
 800afb0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800afb4:	f7f5 fdb0 	bl	8000b18 <__aeabi_dcmpeq>
 800afb8:	b9d8      	cbnz	r0, 800aff2 <_printf_float+0x432>
 800afba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800afbe:	f108 0201 	add.w	r2, r8, #1
 800afc2:	4631      	mov	r1, r6
 800afc4:	4628      	mov	r0, r5
 800afc6:	47b8      	blx	r7
 800afc8:	3001      	adds	r0, #1
 800afca:	d10e      	bne.n	800afea <_printf_float+0x42a>
 800afcc:	e657      	b.n	800ac7e <_printf_float+0xbe>
 800afce:	2301      	movs	r3, #1
 800afd0:	4652      	mov	r2, sl
 800afd2:	4631      	mov	r1, r6
 800afd4:	4628      	mov	r0, r5
 800afd6:	47b8      	blx	r7
 800afd8:	3001      	adds	r0, #1
 800afda:	f43f ae50 	beq.w	800ac7e <_printf_float+0xbe>
 800afde:	f108 0801 	add.w	r8, r8, #1
 800afe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afe4:	3b01      	subs	r3, #1
 800afe6:	4543      	cmp	r3, r8
 800afe8:	dcf1      	bgt.n	800afce <_printf_float+0x40e>
 800afea:	464b      	mov	r3, r9
 800afec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aff0:	e6da      	b.n	800ada8 <_printf_float+0x1e8>
 800aff2:	f04f 0800 	mov.w	r8, #0
 800aff6:	f104 0a1a 	add.w	sl, r4, #26
 800affa:	e7f2      	b.n	800afe2 <_printf_float+0x422>
 800affc:	2301      	movs	r3, #1
 800affe:	4642      	mov	r2, r8
 800b000:	e7df      	b.n	800afc2 <_printf_float+0x402>
 800b002:	2301      	movs	r3, #1
 800b004:	464a      	mov	r2, r9
 800b006:	4631      	mov	r1, r6
 800b008:	4628      	mov	r0, r5
 800b00a:	47b8      	blx	r7
 800b00c:	3001      	adds	r0, #1
 800b00e:	f43f ae36 	beq.w	800ac7e <_printf_float+0xbe>
 800b012:	f108 0801 	add.w	r8, r8, #1
 800b016:	68e3      	ldr	r3, [r4, #12]
 800b018:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b01a:	1a5b      	subs	r3, r3, r1
 800b01c:	4543      	cmp	r3, r8
 800b01e:	dcf0      	bgt.n	800b002 <_printf_float+0x442>
 800b020:	e6f8      	b.n	800ae14 <_printf_float+0x254>
 800b022:	f04f 0800 	mov.w	r8, #0
 800b026:	f104 0919 	add.w	r9, r4, #25
 800b02a:	e7f4      	b.n	800b016 <_printf_float+0x456>

0800b02c <_printf_common>:
 800b02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b030:	4616      	mov	r6, r2
 800b032:	4699      	mov	r9, r3
 800b034:	688a      	ldr	r2, [r1, #8]
 800b036:	690b      	ldr	r3, [r1, #16]
 800b038:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b03c:	4293      	cmp	r3, r2
 800b03e:	bfb8      	it	lt
 800b040:	4613      	movlt	r3, r2
 800b042:	6033      	str	r3, [r6, #0]
 800b044:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b048:	4607      	mov	r7, r0
 800b04a:	460c      	mov	r4, r1
 800b04c:	b10a      	cbz	r2, 800b052 <_printf_common+0x26>
 800b04e:	3301      	adds	r3, #1
 800b050:	6033      	str	r3, [r6, #0]
 800b052:	6823      	ldr	r3, [r4, #0]
 800b054:	0699      	lsls	r1, r3, #26
 800b056:	bf42      	ittt	mi
 800b058:	6833      	ldrmi	r3, [r6, #0]
 800b05a:	3302      	addmi	r3, #2
 800b05c:	6033      	strmi	r3, [r6, #0]
 800b05e:	6825      	ldr	r5, [r4, #0]
 800b060:	f015 0506 	ands.w	r5, r5, #6
 800b064:	d106      	bne.n	800b074 <_printf_common+0x48>
 800b066:	f104 0a19 	add.w	sl, r4, #25
 800b06a:	68e3      	ldr	r3, [r4, #12]
 800b06c:	6832      	ldr	r2, [r6, #0]
 800b06e:	1a9b      	subs	r3, r3, r2
 800b070:	42ab      	cmp	r3, r5
 800b072:	dc26      	bgt.n	800b0c2 <_printf_common+0x96>
 800b074:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b078:	1e13      	subs	r3, r2, #0
 800b07a:	6822      	ldr	r2, [r4, #0]
 800b07c:	bf18      	it	ne
 800b07e:	2301      	movne	r3, #1
 800b080:	0692      	lsls	r2, r2, #26
 800b082:	d42b      	bmi.n	800b0dc <_printf_common+0xb0>
 800b084:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b088:	4649      	mov	r1, r9
 800b08a:	4638      	mov	r0, r7
 800b08c:	47c0      	blx	r8
 800b08e:	3001      	adds	r0, #1
 800b090:	d01e      	beq.n	800b0d0 <_printf_common+0xa4>
 800b092:	6823      	ldr	r3, [r4, #0]
 800b094:	6922      	ldr	r2, [r4, #16]
 800b096:	f003 0306 	and.w	r3, r3, #6
 800b09a:	2b04      	cmp	r3, #4
 800b09c:	bf02      	ittt	eq
 800b09e:	68e5      	ldreq	r5, [r4, #12]
 800b0a0:	6833      	ldreq	r3, [r6, #0]
 800b0a2:	1aed      	subeq	r5, r5, r3
 800b0a4:	68a3      	ldr	r3, [r4, #8]
 800b0a6:	bf0c      	ite	eq
 800b0a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0ac:	2500      	movne	r5, #0
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	bfc4      	itt	gt
 800b0b2:	1a9b      	subgt	r3, r3, r2
 800b0b4:	18ed      	addgt	r5, r5, r3
 800b0b6:	2600      	movs	r6, #0
 800b0b8:	341a      	adds	r4, #26
 800b0ba:	42b5      	cmp	r5, r6
 800b0bc:	d11a      	bne.n	800b0f4 <_printf_common+0xc8>
 800b0be:	2000      	movs	r0, #0
 800b0c0:	e008      	b.n	800b0d4 <_printf_common+0xa8>
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	4652      	mov	r2, sl
 800b0c6:	4649      	mov	r1, r9
 800b0c8:	4638      	mov	r0, r7
 800b0ca:	47c0      	blx	r8
 800b0cc:	3001      	adds	r0, #1
 800b0ce:	d103      	bne.n	800b0d8 <_printf_common+0xac>
 800b0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d8:	3501      	adds	r5, #1
 800b0da:	e7c6      	b.n	800b06a <_printf_common+0x3e>
 800b0dc:	18e1      	adds	r1, r4, r3
 800b0de:	1c5a      	adds	r2, r3, #1
 800b0e0:	2030      	movs	r0, #48	; 0x30
 800b0e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b0e6:	4422      	add	r2, r4
 800b0e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b0ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b0f0:	3302      	adds	r3, #2
 800b0f2:	e7c7      	b.n	800b084 <_printf_common+0x58>
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	4622      	mov	r2, r4
 800b0f8:	4649      	mov	r1, r9
 800b0fa:	4638      	mov	r0, r7
 800b0fc:	47c0      	blx	r8
 800b0fe:	3001      	adds	r0, #1
 800b100:	d0e6      	beq.n	800b0d0 <_printf_common+0xa4>
 800b102:	3601      	adds	r6, #1
 800b104:	e7d9      	b.n	800b0ba <_printf_common+0x8e>
	...

0800b108 <_printf_i>:
 800b108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b10c:	7e0f      	ldrb	r7, [r1, #24]
 800b10e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b110:	2f78      	cmp	r7, #120	; 0x78
 800b112:	4691      	mov	r9, r2
 800b114:	4680      	mov	r8, r0
 800b116:	460c      	mov	r4, r1
 800b118:	469a      	mov	sl, r3
 800b11a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b11e:	d807      	bhi.n	800b130 <_printf_i+0x28>
 800b120:	2f62      	cmp	r7, #98	; 0x62
 800b122:	d80a      	bhi.n	800b13a <_printf_i+0x32>
 800b124:	2f00      	cmp	r7, #0
 800b126:	f000 80d4 	beq.w	800b2d2 <_printf_i+0x1ca>
 800b12a:	2f58      	cmp	r7, #88	; 0x58
 800b12c:	f000 80c0 	beq.w	800b2b0 <_printf_i+0x1a8>
 800b130:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b134:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b138:	e03a      	b.n	800b1b0 <_printf_i+0xa8>
 800b13a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b13e:	2b15      	cmp	r3, #21
 800b140:	d8f6      	bhi.n	800b130 <_printf_i+0x28>
 800b142:	a101      	add	r1, pc, #4	; (adr r1, 800b148 <_printf_i+0x40>)
 800b144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b148:	0800b1a1 	.word	0x0800b1a1
 800b14c:	0800b1b5 	.word	0x0800b1b5
 800b150:	0800b131 	.word	0x0800b131
 800b154:	0800b131 	.word	0x0800b131
 800b158:	0800b131 	.word	0x0800b131
 800b15c:	0800b131 	.word	0x0800b131
 800b160:	0800b1b5 	.word	0x0800b1b5
 800b164:	0800b131 	.word	0x0800b131
 800b168:	0800b131 	.word	0x0800b131
 800b16c:	0800b131 	.word	0x0800b131
 800b170:	0800b131 	.word	0x0800b131
 800b174:	0800b2b9 	.word	0x0800b2b9
 800b178:	0800b1e1 	.word	0x0800b1e1
 800b17c:	0800b273 	.word	0x0800b273
 800b180:	0800b131 	.word	0x0800b131
 800b184:	0800b131 	.word	0x0800b131
 800b188:	0800b2db 	.word	0x0800b2db
 800b18c:	0800b131 	.word	0x0800b131
 800b190:	0800b1e1 	.word	0x0800b1e1
 800b194:	0800b131 	.word	0x0800b131
 800b198:	0800b131 	.word	0x0800b131
 800b19c:	0800b27b 	.word	0x0800b27b
 800b1a0:	682b      	ldr	r3, [r5, #0]
 800b1a2:	1d1a      	adds	r2, r3, #4
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	602a      	str	r2, [r5, #0]
 800b1a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	e09f      	b.n	800b2f4 <_printf_i+0x1ec>
 800b1b4:	6820      	ldr	r0, [r4, #0]
 800b1b6:	682b      	ldr	r3, [r5, #0]
 800b1b8:	0607      	lsls	r7, r0, #24
 800b1ba:	f103 0104 	add.w	r1, r3, #4
 800b1be:	6029      	str	r1, [r5, #0]
 800b1c0:	d501      	bpl.n	800b1c6 <_printf_i+0xbe>
 800b1c2:	681e      	ldr	r6, [r3, #0]
 800b1c4:	e003      	b.n	800b1ce <_printf_i+0xc6>
 800b1c6:	0646      	lsls	r6, r0, #25
 800b1c8:	d5fb      	bpl.n	800b1c2 <_printf_i+0xba>
 800b1ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b1ce:	2e00      	cmp	r6, #0
 800b1d0:	da03      	bge.n	800b1da <_printf_i+0xd2>
 800b1d2:	232d      	movs	r3, #45	; 0x2d
 800b1d4:	4276      	negs	r6, r6
 800b1d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1da:	485a      	ldr	r0, [pc, #360]	; (800b344 <_printf_i+0x23c>)
 800b1dc:	230a      	movs	r3, #10
 800b1de:	e012      	b.n	800b206 <_printf_i+0xfe>
 800b1e0:	682b      	ldr	r3, [r5, #0]
 800b1e2:	6820      	ldr	r0, [r4, #0]
 800b1e4:	1d19      	adds	r1, r3, #4
 800b1e6:	6029      	str	r1, [r5, #0]
 800b1e8:	0605      	lsls	r5, r0, #24
 800b1ea:	d501      	bpl.n	800b1f0 <_printf_i+0xe8>
 800b1ec:	681e      	ldr	r6, [r3, #0]
 800b1ee:	e002      	b.n	800b1f6 <_printf_i+0xee>
 800b1f0:	0641      	lsls	r1, r0, #25
 800b1f2:	d5fb      	bpl.n	800b1ec <_printf_i+0xe4>
 800b1f4:	881e      	ldrh	r6, [r3, #0]
 800b1f6:	4853      	ldr	r0, [pc, #332]	; (800b344 <_printf_i+0x23c>)
 800b1f8:	2f6f      	cmp	r7, #111	; 0x6f
 800b1fa:	bf0c      	ite	eq
 800b1fc:	2308      	moveq	r3, #8
 800b1fe:	230a      	movne	r3, #10
 800b200:	2100      	movs	r1, #0
 800b202:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b206:	6865      	ldr	r5, [r4, #4]
 800b208:	60a5      	str	r5, [r4, #8]
 800b20a:	2d00      	cmp	r5, #0
 800b20c:	bfa2      	ittt	ge
 800b20e:	6821      	ldrge	r1, [r4, #0]
 800b210:	f021 0104 	bicge.w	r1, r1, #4
 800b214:	6021      	strge	r1, [r4, #0]
 800b216:	b90e      	cbnz	r6, 800b21c <_printf_i+0x114>
 800b218:	2d00      	cmp	r5, #0
 800b21a:	d04b      	beq.n	800b2b4 <_printf_i+0x1ac>
 800b21c:	4615      	mov	r5, r2
 800b21e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b222:	fb03 6711 	mls	r7, r3, r1, r6
 800b226:	5dc7      	ldrb	r7, [r0, r7]
 800b228:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b22c:	4637      	mov	r7, r6
 800b22e:	42bb      	cmp	r3, r7
 800b230:	460e      	mov	r6, r1
 800b232:	d9f4      	bls.n	800b21e <_printf_i+0x116>
 800b234:	2b08      	cmp	r3, #8
 800b236:	d10b      	bne.n	800b250 <_printf_i+0x148>
 800b238:	6823      	ldr	r3, [r4, #0]
 800b23a:	07de      	lsls	r6, r3, #31
 800b23c:	d508      	bpl.n	800b250 <_printf_i+0x148>
 800b23e:	6923      	ldr	r3, [r4, #16]
 800b240:	6861      	ldr	r1, [r4, #4]
 800b242:	4299      	cmp	r1, r3
 800b244:	bfde      	ittt	le
 800b246:	2330      	movle	r3, #48	; 0x30
 800b248:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b24c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b250:	1b52      	subs	r2, r2, r5
 800b252:	6122      	str	r2, [r4, #16]
 800b254:	f8cd a000 	str.w	sl, [sp]
 800b258:	464b      	mov	r3, r9
 800b25a:	aa03      	add	r2, sp, #12
 800b25c:	4621      	mov	r1, r4
 800b25e:	4640      	mov	r0, r8
 800b260:	f7ff fee4 	bl	800b02c <_printf_common>
 800b264:	3001      	adds	r0, #1
 800b266:	d14a      	bne.n	800b2fe <_printf_i+0x1f6>
 800b268:	f04f 30ff 	mov.w	r0, #4294967295
 800b26c:	b004      	add	sp, #16
 800b26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b272:	6823      	ldr	r3, [r4, #0]
 800b274:	f043 0320 	orr.w	r3, r3, #32
 800b278:	6023      	str	r3, [r4, #0]
 800b27a:	4833      	ldr	r0, [pc, #204]	; (800b348 <_printf_i+0x240>)
 800b27c:	2778      	movs	r7, #120	; 0x78
 800b27e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b282:	6823      	ldr	r3, [r4, #0]
 800b284:	6829      	ldr	r1, [r5, #0]
 800b286:	061f      	lsls	r7, r3, #24
 800b288:	f851 6b04 	ldr.w	r6, [r1], #4
 800b28c:	d402      	bmi.n	800b294 <_printf_i+0x18c>
 800b28e:	065f      	lsls	r7, r3, #25
 800b290:	bf48      	it	mi
 800b292:	b2b6      	uxthmi	r6, r6
 800b294:	07df      	lsls	r7, r3, #31
 800b296:	bf48      	it	mi
 800b298:	f043 0320 	orrmi.w	r3, r3, #32
 800b29c:	6029      	str	r1, [r5, #0]
 800b29e:	bf48      	it	mi
 800b2a0:	6023      	strmi	r3, [r4, #0]
 800b2a2:	b91e      	cbnz	r6, 800b2ac <_printf_i+0x1a4>
 800b2a4:	6823      	ldr	r3, [r4, #0]
 800b2a6:	f023 0320 	bic.w	r3, r3, #32
 800b2aa:	6023      	str	r3, [r4, #0]
 800b2ac:	2310      	movs	r3, #16
 800b2ae:	e7a7      	b.n	800b200 <_printf_i+0xf8>
 800b2b0:	4824      	ldr	r0, [pc, #144]	; (800b344 <_printf_i+0x23c>)
 800b2b2:	e7e4      	b.n	800b27e <_printf_i+0x176>
 800b2b4:	4615      	mov	r5, r2
 800b2b6:	e7bd      	b.n	800b234 <_printf_i+0x12c>
 800b2b8:	682b      	ldr	r3, [r5, #0]
 800b2ba:	6826      	ldr	r6, [r4, #0]
 800b2bc:	6961      	ldr	r1, [r4, #20]
 800b2be:	1d18      	adds	r0, r3, #4
 800b2c0:	6028      	str	r0, [r5, #0]
 800b2c2:	0635      	lsls	r5, r6, #24
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	d501      	bpl.n	800b2cc <_printf_i+0x1c4>
 800b2c8:	6019      	str	r1, [r3, #0]
 800b2ca:	e002      	b.n	800b2d2 <_printf_i+0x1ca>
 800b2cc:	0670      	lsls	r0, r6, #25
 800b2ce:	d5fb      	bpl.n	800b2c8 <_printf_i+0x1c0>
 800b2d0:	8019      	strh	r1, [r3, #0]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	6123      	str	r3, [r4, #16]
 800b2d6:	4615      	mov	r5, r2
 800b2d8:	e7bc      	b.n	800b254 <_printf_i+0x14c>
 800b2da:	682b      	ldr	r3, [r5, #0]
 800b2dc:	1d1a      	adds	r2, r3, #4
 800b2de:	602a      	str	r2, [r5, #0]
 800b2e0:	681d      	ldr	r5, [r3, #0]
 800b2e2:	6862      	ldr	r2, [r4, #4]
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	f7f4 ff9a 	bl	8000220 <memchr>
 800b2ec:	b108      	cbz	r0, 800b2f2 <_printf_i+0x1ea>
 800b2ee:	1b40      	subs	r0, r0, r5
 800b2f0:	6060      	str	r0, [r4, #4]
 800b2f2:	6863      	ldr	r3, [r4, #4]
 800b2f4:	6123      	str	r3, [r4, #16]
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2fc:	e7aa      	b.n	800b254 <_printf_i+0x14c>
 800b2fe:	6923      	ldr	r3, [r4, #16]
 800b300:	462a      	mov	r2, r5
 800b302:	4649      	mov	r1, r9
 800b304:	4640      	mov	r0, r8
 800b306:	47d0      	blx	sl
 800b308:	3001      	adds	r0, #1
 800b30a:	d0ad      	beq.n	800b268 <_printf_i+0x160>
 800b30c:	6823      	ldr	r3, [r4, #0]
 800b30e:	079b      	lsls	r3, r3, #30
 800b310:	d413      	bmi.n	800b33a <_printf_i+0x232>
 800b312:	68e0      	ldr	r0, [r4, #12]
 800b314:	9b03      	ldr	r3, [sp, #12]
 800b316:	4298      	cmp	r0, r3
 800b318:	bfb8      	it	lt
 800b31a:	4618      	movlt	r0, r3
 800b31c:	e7a6      	b.n	800b26c <_printf_i+0x164>
 800b31e:	2301      	movs	r3, #1
 800b320:	4632      	mov	r2, r6
 800b322:	4649      	mov	r1, r9
 800b324:	4640      	mov	r0, r8
 800b326:	47d0      	blx	sl
 800b328:	3001      	adds	r0, #1
 800b32a:	d09d      	beq.n	800b268 <_printf_i+0x160>
 800b32c:	3501      	adds	r5, #1
 800b32e:	68e3      	ldr	r3, [r4, #12]
 800b330:	9903      	ldr	r1, [sp, #12]
 800b332:	1a5b      	subs	r3, r3, r1
 800b334:	42ab      	cmp	r3, r5
 800b336:	dcf2      	bgt.n	800b31e <_printf_i+0x216>
 800b338:	e7eb      	b.n	800b312 <_printf_i+0x20a>
 800b33a:	2500      	movs	r5, #0
 800b33c:	f104 0619 	add.w	r6, r4, #25
 800b340:	e7f5      	b.n	800b32e <_printf_i+0x226>
 800b342:	bf00      	nop
 800b344:	0802145d 	.word	0x0802145d
 800b348:	0802146e 	.word	0x0802146e

0800b34c <std>:
 800b34c:	2300      	movs	r3, #0
 800b34e:	b510      	push	{r4, lr}
 800b350:	4604      	mov	r4, r0
 800b352:	e9c0 3300 	strd	r3, r3, [r0]
 800b356:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b35a:	6083      	str	r3, [r0, #8]
 800b35c:	8181      	strh	r1, [r0, #12]
 800b35e:	6643      	str	r3, [r0, #100]	; 0x64
 800b360:	81c2      	strh	r2, [r0, #14]
 800b362:	6183      	str	r3, [r0, #24]
 800b364:	4619      	mov	r1, r3
 800b366:	2208      	movs	r2, #8
 800b368:	305c      	adds	r0, #92	; 0x5c
 800b36a:	f000 f902 	bl	800b572 <memset>
 800b36e:	4b05      	ldr	r3, [pc, #20]	; (800b384 <std+0x38>)
 800b370:	6263      	str	r3, [r4, #36]	; 0x24
 800b372:	4b05      	ldr	r3, [pc, #20]	; (800b388 <std+0x3c>)
 800b374:	62a3      	str	r3, [r4, #40]	; 0x28
 800b376:	4b05      	ldr	r3, [pc, #20]	; (800b38c <std+0x40>)
 800b378:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b37a:	4b05      	ldr	r3, [pc, #20]	; (800b390 <std+0x44>)
 800b37c:	6224      	str	r4, [r4, #32]
 800b37e:	6323      	str	r3, [r4, #48]	; 0x30
 800b380:	bd10      	pop	{r4, pc}
 800b382:	bf00      	nop
 800b384:	0800b4ed 	.word	0x0800b4ed
 800b388:	0800b50f 	.word	0x0800b50f
 800b38c:	0800b547 	.word	0x0800b547
 800b390:	0800b56b 	.word	0x0800b56b

0800b394 <stdio_exit_handler>:
 800b394:	4a02      	ldr	r2, [pc, #8]	; (800b3a0 <stdio_exit_handler+0xc>)
 800b396:	4903      	ldr	r1, [pc, #12]	; (800b3a4 <stdio_exit_handler+0x10>)
 800b398:	4803      	ldr	r0, [pc, #12]	; (800b3a8 <stdio_exit_handler+0x14>)
 800b39a:	f000 b869 	b.w	800b470 <_fwalk_sglue>
 800b39e:	bf00      	nop
 800b3a0:	20000010 	.word	0x20000010
 800b3a4:	0800d059 	.word	0x0800d059
 800b3a8:	2000001c 	.word	0x2000001c

0800b3ac <cleanup_stdio>:
 800b3ac:	6841      	ldr	r1, [r0, #4]
 800b3ae:	4b0c      	ldr	r3, [pc, #48]	; (800b3e0 <cleanup_stdio+0x34>)
 800b3b0:	4299      	cmp	r1, r3
 800b3b2:	b510      	push	{r4, lr}
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	d001      	beq.n	800b3bc <cleanup_stdio+0x10>
 800b3b8:	f001 fe4e 	bl	800d058 <_fflush_r>
 800b3bc:	68a1      	ldr	r1, [r4, #8]
 800b3be:	4b09      	ldr	r3, [pc, #36]	; (800b3e4 <cleanup_stdio+0x38>)
 800b3c0:	4299      	cmp	r1, r3
 800b3c2:	d002      	beq.n	800b3ca <cleanup_stdio+0x1e>
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	f001 fe47 	bl	800d058 <_fflush_r>
 800b3ca:	68e1      	ldr	r1, [r4, #12]
 800b3cc:	4b06      	ldr	r3, [pc, #24]	; (800b3e8 <cleanup_stdio+0x3c>)
 800b3ce:	4299      	cmp	r1, r3
 800b3d0:	d004      	beq.n	800b3dc <cleanup_stdio+0x30>
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3d8:	f001 be3e 	b.w	800d058 <_fflush_r>
 800b3dc:	bd10      	pop	{r4, pc}
 800b3de:	bf00      	nop
 800b3e0:	2006209c 	.word	0x2006209c
 800b3e4:	20062104 	.word	0x20062104
 800b3e8:	2006216c 	.word	0x2006216c

0800b3ec <global_stdio_init.part.0>:
 800b3ec:	b510      	push	{r4, lr}
 800b3ee:	4b0b      	ldr	r3, [pc, #44]	; (800b41c <global_stdio_init.part.0+0x30>)
 800b3f0:	4c0b      	ldr	r4, [pc, #44]	; (800b420 <global_stdio_init.part.0+0x34>)
 800b3f2:	4a0c      	ldr	r2, [pc, #48]	; (800b424 <global_stdio_init.part.0+0x38>)
 800b3f4:	601a      	str	r2, [r3, #0]
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	2104      	movs	r1, #4
 800b3fc:	f7ff ffa6 	bl	800b34c <std>
 800b400:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b404:	2201      	movs	r2, #1
 800b406:	2109      	movs	r1, #9
 800b408:	f7ff ffa0 	bl	800b34c <std>
 800b40c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b410:	2202      	movs	r2, #2
 800b412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b416:	2112      	movs	r1, #18
 800b418:	f7ff bf98 	b.w	800b34c <std>
 800b41c:	200621d4 	.word	0x200621d4
 800b420:	2006209c 	.word	0x2006209c
 800b424:	0800b395 	.word	0x0800b395

0800b428 <__sfp_lock_acquire>:
 800b428:	4801      	ldr	r0, [pc, #4]	; (800b430 <__sfp_lock_acquire+0x8>)
 800b42a:	f000 b91f 	b.w	800b66c <__retarget_lock_acquire_recursive>
 800b42e:	bf00      	nop
 800b430:	200621dd 	.word	0x200621dd

0800b434 <__sfp_lock_release>:
 800b434:	4801      	ldr	r0, [pc, #4]	; (800b43c <__sfp_lock_release+0x8>)
 800b436:	f000 b91a 	b.w	800b66e <__retarget_lock_release_recursive>
 800b43a:	bf00      	nop
 800b43c:	200621dd 	.word	0x200621dd

0800b440 <__sinit>:
 800b440:	b510      	push	{r4, lr}
 800b442:	4604      	mov	r4, r0
 800b444:	f7ff fff0 	bl	800b428 <__sfp_lock_acquire>
 800b448:	6a23      	ldr	r3, [r4, #32]
 800b44a:	b11b      	cbz	r3, 800b454 <__sinit+0x14>
 800b44c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b450:	f7ff bff0 	b.w	800b434 <__sfp_lock_release>
 800b454:	4b04      	ldr	r3, [pc, #16]	; (800b468 <__sinit+0x28>)
 800b456:	6223      	str	r3, [r4, #32]
 800b458:	4b04      	ldr	r3, [pc, #16]	; (800b46c <__sinit+0x2c>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d1f5      	bne.n	800b44c <__sinit+0xc>
 800b460:	f7ff ffc4 	bl	800b3ec <global_stdio_init.part.0>
 800b464:	e7f2      	b.n	800b44c <__sinit+0xc>
 800b466:	bf00      	nop
 800b468:	0800b3ad 	.word	0x0800b3ad
 800b46c:	200621d4 	.word	0x200621d4

0800b470 <_fwalk_sglue>:
 800b470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b474:	4607      	mov	r7, r0
 800b476:	4688      	mov	r8, r1
 800b478:	4614      	mov	r4, r2
 800b47a:	2600      	movs	r6, #0
 800b47c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b480:	f1b9 0901 	subs.w	r9, r9, #1
 800b484:	d505      	bpl.n	800b492 <_fwalk_sglue+0x22>
 800b486:	6824      	ldr	r4, [r4, #0]
 800b488:	2c00      	cmp	r4, #0
 800b48a:	d1f7      	bne.n	800b47c <_fwalk_sglue+0xc>
 800b48c:	4630      	mov	r0, r6
 800b48e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b492:	89ab      	ldrh	r3, [r5, #12]
 800b494:	2b01      	cmp	r3, #1
 800b496:	d907      	bls.n	800b4a8 <_fwalk_sglue+0x38>
 800b498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b49c:	3301      	adds	r3, #1
 800b49e:	d003      	beq.n	800b4a8 <_fwalk_sglue+0x38>
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	4638      	mov	r0, r7
 800b4a4:	47c0      	blx	r8
 800b4a6:	4306      	orrs	r6, r0
 800b4a8:	3568      	adds	r5, #104	; 0x68
 800b4aa:	e7e9      	b.n	800b480 <_fwalk_sglue+0x10>

0800b4ac <siprintf>:
 800b4ac:	b40e      	push	{r1, r2, r3}
 800b4ae:	b500      	push	{lr}
 800b4b0:	b09c      	sub	sp, #112	; 0x70
 800b4b2:	ab1d      	add	r3, sp, #116	; 0x74
 800b4b4:	9002      	str	r0, [sp, #8]
 800b4b6:	9006      	str	r0, [sp, #24]
 800b4b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b4bc:	4809      	ldr	r0, [pc, #36]	; (800b4e4 <siprintf+0x38>)
 800b4be:	9107      	str	r1, [sp, #28]
 800b4c0:	9104      	str	r1, [sp, #16]
 800b4c2:	4909      	ldr	r1, [pc, #36]	; (800b4e8 <siprintf+0x3c>)
 800b4c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4c8:	9105      	str	r1, [sp, #20]
 800b4ca:	6800      	ldr	r0, [r0, #0]
 800b4cc:	9301      	str	r3, [sp, #4]
 800b4ce:	a902      	add	r1, sp, #8
 800b4d0:	f001 fc3e 	bl	800cd50 <_svfiprintf_r>
 800b4d4:	9b02      	ldr	r3, [sp, #8]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	701a      	strb	r2, [r3, #0]
 800b4da:	b01c      	add	sp, #112	; 0x70
 800b4dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4e0:	b003      	add	sp, #12
 800b4e2:	4770      	bx	lr
 800b4e4:	20000068 	.word	0x20000068
 800b4e8:	ffff0208 	.word	0xffff0208

0800b4ec <__sread>:
 800b4ec:	b510      	push	{r4, lr}
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4f4:	f000 f86c 	bl	800b5d0 <_read_r>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	bfab      	itete	ge
 800b4fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b4fe:	89a3      	ldrhlt	r3, [r4, #12]
 800b500:	181b      	addge	r3, r3, r0
 800b502:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b506:	bfac      	ite	ge
 800b508:	6563      	strge	r3, [r4, #84]	; 0x54
 800b50a:	81a3      	strhlt	r3, [r4, #12]
 800b50c:	bd10      	pop	{r4, pc}

0800b50e <__swrite>:
 800b50e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b512:	461f      	mov	r7, r3
 800b514:	898b      	ldrh	r3, [r1, #12]
 800b516:	05db      	lsls	r3, r3, #23
 800b518:	4605      	mov	r5, r0
 800b51a:	460c      	mov	r4, r1
 800b51c:	4616      	mov	r6, r2
 800b51e:	d505      	bpl.n	800b52c <__swrite+0x1e>
 800b520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b524:	2302      	movs	r3, #2
 800b526:	2200      	movs	r2, #0
 800b528:	f000 f840 	bl	800b5ac <_lseek_r>
 800b52c:	89a3      	ldrh	r3, [r4, #12]
 800b52e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b532:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b536:	81a3      	strh	r3, [r4, #12]
 800b538:	4632      	mov	r2, r6
 800b53a:	463b      	mov	r3, r7
 800b53c:	4628      	mov	r0, r5
 800b53e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b542:	f000 b857 	b.w	800b5f4 <_write_r>

0800b546 <__sseek>:
 800b546:	b510      	push	{r4, lr}
 800b548:	460c      	mov	r4, r1
 800b54a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b54e:	f000 f82d 	bl	800b5ac <_lseek_r>
 800b552:	1c43      	adds	r3, r0, #1
 800b554:	89a3      	ldrh	r3, [r4, #12]
 800b556:	bf15      	itete	ne
 800b558:	6560      	strne	r0, [r4, #84]	; 0x54
 800b55a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b55e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b562:	81a3      	strheq	r3, [r4, #12]
 800b564:	bf18      	it	ne
 800b566:	81a3      	strhne	r3, [r4, #12]
 800b568:	bd10      	pop	{r4, pc}

0800b56a <__sclose>:
 800b56a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b56e:	f000 b80d 	b.w	800b58c <_close_r>

0800b572 <memset>:
 800b572:	4402      	add	r2, r0
 800b574:	4603      	mov	r3, r0
 800b576:	4293      	cmp	r3, r2
 800b578:	d100      	bne.n	800b57c <memset+0xa>
 800b57a:	4770      	bx	lr
 800b57c:	f803 1b01 	strb.w	r1, [r3], #1
 800b580:	e7f9      	b.n	800b576 <memset+0x4>
	...

0800b584 <_localeconv_r>:
 800b584:	4800      	ldr	r0, [pc, #0]	; (800b588 <_localeconv_r+0x4>)
 800b586:	4770      	bx	lr
 800b588:	2000015c 	.word	0x2000015c

0800b58c <_close_r>:
 800b58c:	b538      	push	{r3, r4, r5, lr}
 800b58e:	4d06      	ldr	r5, [pc, #24]	; (800b5a8 <_close_r+0x1c>)
 800b590:	2300      	movs	r3, #0
 800b592:	4604      	mov	r4, r0
 800b594:	4608      	mov	r0, r1
 800b596:	602b      	str	r3, [r5, #0]
 800b598:	f7f8 f85b 	bl	8003652 <_close>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d102      	bne.n	800b5a6 <_close_r+0x1a>
 800b5a0:	682b      	ldr	r3, [r5, #0]
 800b5a2:	b103      	cbz	r3, 800b5a6 <_close_r+0x1a>
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	bd38      	pop	{r3, r4, r5, pc}
 800b5a8:	200621d8 	.word	0x200621d8

0800b5ac <_lseek_r>:
 800b5ac:	b538      	push	{r3, r4, r5, lr}
 800b5ae:	4d07      	ldr	r5, [pc, #28]	; (800b5cc <_lseek_r+0x20>)
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	4608      	mov	r0, r1
 800b5b4:	4611      	mov	r1, r2
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	602a      	str	r2, [r5, #0]
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	f7f8 f870 	bl	80036a0 <_lseek>
 800b5c0:	1c43      	adds	r3, r0, #1
 800b5c2:	d102      	bne.n	800b5ca <_lseek_r+0x1e>
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	b103      	cbz	r3, 800b5ca <_lseek_r+0x1e>
 800b5c8:	6023      	str	r3, [r4, #0]
 800b5ca:	bd38      	pop	{r3, r4, r5, pc}
 800b5cc:	200621d8 	.word	0x200621d8

0800b5d0 <_read_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	4d07      	ldr	r5, [pc, #28]	; (800b5f0 <_read_r+0x20>)
 800b5d4:	4604      	mov	r4, r0
 800b5d6:	4608      	mov	r0, r1
 800b5d8:	4611      	mov	r1, r2
 800b5da:	2200      	movs	r2, #0
 800b5dc:	602a      	str	r2, [r5, #0]
 800b5de:	461a      	mov	r2, r3
 800b5e0:	f7f7 fffe 	bl	80035e0 <_read>
 800b5e4:	1c43      	adds	r3, r0, #1
 800b5e6:	d102      	bne.n	800b5ee <_read_r+0x1e>
 800b5e8:	682b      	ldr	r3, [r5, #0]
 800b5ea:	b103      	cbz	r3, 800b5ee <_read_r+0x1e>
 800b5ec:	6023      	str	r3, [r4, #0]
 800b5ee:	bd38      	pop	{r3, r4, r5, pc}
 800b5f0:	200621d8 	.word	0x200621d8

0800b5f4 <_write_r>:
 800b5f4:	b538      	push	{r3, r4, r5, lr}
 800b5f6:	4d07      	ldr	r5, [pc, #28]	; (800b614 <_write_r+0x20>)
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	4608      	mov	r0, r1
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	2200      	movs	r2, #0
 800b600:	602a      	str	r2, [r5, #0]
 800b602:	461a      	mov	r2, r3
 800b604:	f7f8 f809 	bl	800361a <_write>
 800b608:	1c43      	adds	r3, r0, #1
 800b60a:	d102      	bne.n	800b612 <_write_r+0x1e>
 800b60c:	682b      	ldr	r3, [r5, #0]
 800b60e:	b103      	cbz	r3, 800b612 <_write_r+0x1e>
 800b610:	6023      	str	r3, [r4, #0]
 800b612:	bd38      	pop	{r3, r4, r5, pc}
 800b614:	200621d8 	.word	0x200621d8

0800b618 <__errno>:
 800b618:	4b01      	ldr	r3, [pc, #4]	; (800b620 <__errno+0x8>)
 800b61a:	6818      	ldr	r0, [r3, #0]
 800b61c:	4770      	bx	lr
 800b61e:	bf00      	nop
 800b620:	20000068 	.word	0x20000068

0800b624 <__libc_init_array>:
 800b624:	b570      	push	{r4, r5, r6, lr}
 800b626:	4d0d      	ldr	r5, [pc, #52]	; (800b65c <__libc_init_array+0x38>)
 800b628:	4c0d      	ldr	r4, [pc, #52]	; (800b660 <__libc_init_array+0x3c>)
 800b62a:	1b64      	subs	r4, r4, r5
 800b62c:	10a4      	asrs	r4, r4, #2
 800b62e:	2600      	movs	r6, #0
 800b630:	42a6      	cmp	r6, r4
 800b632:	d109      	bne.n	800b648 <__libc_init_array+0x24>
 800b634:	4d0b      	ldr	r5, [pc, #44]	; (800b664 <__libc_init_array+0x40>)
 800b636:	4c0c      	ldr	r4, [pc, #48]	; (800b668 <__libc_init_array+0x44>)
 800b638:	f002 f8b6 	bl	800d7a8 <_init>
 800b63c:	1b64      	subs	r4, r4, r5
 800b63e:	10a4      	asrs	r4, r4, #2
 800b640:	2600      	movs	r6, #0
 800b642:	42a6      	cmp	r6, r4
 800b644:	d105      	bne.n	800b652 <__libc_init_array+0x2e>
 800b646:	bd70      	pop	{r4, r5, r6, pc}
 800b648:	f855 3b04 	ldr.w	r3, [r5], #4
 800b64c:	4798      	blx	r3
 800b64e:	3601      	adds	r6, #1
 800b650:	e7ee      	b.n	800b630 <__libc_init_array+0xc>
 800b652:	f855 3b04 	ldr.w	r3, [r5], #4
 800b656:	4798      	blx	r3
 800b658:	3601      	adds	r6, #1
 800b65a:	e7f2      	b.n	800b642 <__libc_init_array+0x1e>
 800b65c:	080217b0 	.word	0x080217b0
 800b660:	080217b0 	.word	0x080217b0
 800b664:	080217b0 	.word	0x080217b0
 800b668:	080217b4 	.word	0x080217b4

0800b66c <__retarget_lock_acquire_recursive>:
 800b66c:	4770      	bx	lr

0800b66e <__retarget_lock_release_recursive>:
 800b66e:	4770      	bx	lr

0800b670 <__assert_func>:
 800b670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b672:	4614      	mov	r4, r2
 800b674:	461a      	mov	r2, r3
 800b676:	4b09      	ldr	r3, [pc, #36]	; (800b69c <__assert_func+0x2c>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4605      	mov	r5, r0
 800b67c:	68d8      	ldr	r0, [r3, #12]
 800b67e:	b14c      	cbz	r4, 800b694 <__assert_func+0x24>
 800b680:	4b07      	ldr	r3, [pc, #28]	; (800b6a0 <__assert_func+0x30>)
 800b682:	9100      	str	r1, [sp, #0]
 800b684:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b688:	4906      	ldr	r1, [pc, #24]	; (800b6a4 <__assert_func+0x34>)
 800b68a:	462b      	mov	r3, r5
 800b68c:	f001 fd0c 	bl	800d0a8 <fiprintf>
 800b690:	f001 fd54 	bl	800d13c <abort>
 800b694:	4b04      	ldr	r3, [pc, #16]	; (800b6a8 <__assert_func+0x38>)
 800b696:	461c      	mov	r4, r3
 800b698:	e7f3      	b.n	800b682 <__assert_func+0x12>
 800b69a:	bf00      	nop
 800b69c:	20000068 	.word	0x20000068
 800b6a0:	0802147f 	.word	0x0802147f
 800b6a4:	0802148c 	.word	0x0802148c
 800b6a8:	080214ba 	.word	0x080214ba

0800b6ac <quorem>:
 800b6ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b0:	6903      	ldr	r3, [r0, #16]
 800b6b2:	690c      	ldr	r4, [r1, #16]
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	4607      	mov	r7, r0
 800b6b8:	db7e      	blt.n	800b7b8 <quorem+0x10c>
 800b6ba:	3c01      	subs	r4, #1
 800b6bc:	f101 0814 	add.w	r8, r1, #20
 800b6c0:	f100 0514 	add.w	r5, r0, #20
 800b6c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6c8:	9301      	str	r3, [sp, #4]
 800b6ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b6ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6d2:	3301      	adds	r3, #1
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b6da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b6de:	fbb2 f6f3 	udiv	r6, r2, r3
 800b6e2:	d331      	bcc.n	800b748 <quorem+0x9c>
 800b6e4:	f04f 0e00 	mov.w	lr, #0
 800b6e8:	4640      	mov	r0, r8
 800b6ea:	46ac      	mov	ip, r5
 800b6ec:	46f2      	mov	sl, lr
 800b6ee:	f850 2b04 	ldr.w	r2, [r0], #4
 800b6f2:	b293      	uxth	r3, r2
 800b6f4:	fb06 e303 	mla	r3, r6, r3, lr
 800b6f8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b6fc:	0c1a      	lsrs	r2, r3, #16
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	ebaa 0303 	sub.w	r3, sl, r3
 800b704:	f8dc a000 	ldr.w	sl, [ip]
 800b708:	fa13 f38a 	uxtah	r3, r3, sl
 800b70c:	fb06 220e 	mla	r2, r6, lr, r2
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	9b00      	ldr	r3, [sp, #0]
 800b714:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b718:	b292      	uxth	r2, r2
 800b71a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b71e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b722:	f8bd 3000 	ldrh.w	r3, [sp]
 800b726:	4581      	cmp	r9, r0
 800b728:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b72c:	f84c 3b04 	str.w	r3, [ip], #4
 800b730:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b734:	d2db      	bcs.n	800b6ee <quorem+0x42>
 800b736:	f855 300b 	ldr.w	r3, [r5, fp]
 800b73a:	b92b      	cbnz	r3, 800b748 <quorem+0x9c>
 800b73c:	9b01      	ldr	r3, [sp, #4]
 800b73e:	3b04      	subs	r3, #4
 800b740:	429d      	cmp	r5, r3
 800b742:	461a      	mov	r2, r3
 800b744:	d32c      	bcc.n	800b7a0 <quorem+0xf4>
 800b746:	613c      	str	r4, [r7, #16]
 800b748:	4638      	mov	r0, r7
 800b74a:	f001 f9a7 	bl	800ca9c <__mcmp>
 800b74e:	2800      	cmp	r0, #0
 800b750:	db22      	blt.n	800b798 <quorem+0xec>
 800b752:	3601      	adds	r6, #1
 800b754:	4629      	mov	r1, r5
 800b756:	2000      	movs	r0, #0
 800b758:	f858 2b04 	ldr.w	r2, [r8], #4
 800b75c:	f8d1 c000 	ldr.w	ip, [r1]
 800b760:	b293      	uxth	r3, r2
 800b762:	1ac3      	subs	r3, r0, r3
 800b764:	0c12      	lsrs	r2, r2, #16
 800b766:	fa13 f38c 	uxtah	r3, r3, ip
 800b76a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b76e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b772:	b29b      	uxth	r3, r3
 800b774:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b778:	45c1      	cmp	r9, r8
 800b77a:	f841 3b04 	str.w	r3, [r1], #4
 800b77e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b782:	d2e9      	bcs.n	800b758 <quorem+0xac>
 800b784:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b788:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b78c:	b922      	cbnz	r2, 800b798 <quorem+0xec>
 800b78e:	3b04      	subs	r3, #4
 800b790:	429d      	cmp	r5, r3
 800b792:	461a      	mov	r2, r3
 800b794:	d30a      	bcc.n	800b7ac <quorem+0x100>
 800b796:	613c      	str	r4, [r7, #16]
 800b798:	4630      	mov	r0, r6
 800b79a:	b003      	add	sp, #12
 800b79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a0:	6812      	ldr	r2, [r2, #0]
 800b7a2:	3b04      	subs	r3, #4
 800b7a4:	2a00      	cmp	r2, #0
 800b7a6:	d1ce      	bne.n	800b746 <quorem+0x9a>
 800b7a8:	3c01      	subs	r4, #1
 800b7aa:	e7c9      	b.n	800b740 <quorem+0x94>
 800b7ac:	6812      	ldr	r2, [r2, #0]
 800b7ae:	3b04      	subs	r3, #4
 800b7b0:	2a00      	cmp	r2, #0
 800b7b2:	d1f0      	bne.n	800b796 <quorem+0xea>
 800b7b4:	3c01      	subs	r4, #1
 800b7b6:	e7eb      	b.n	800b790 <quorem+0xe4>
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	e7ee      	b.n	800b79a <quorem+0xee>
 800b7bc:	0000      	movs	r0, r0
	...

0800b7c0 <_dtoa_r>:
 800b7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c4:	ed2d 8b04 	vpush	{d8-d9}
 800b7c8:	69c5      	ldr	r5, [r0, #28]
 800b7ca:	b093      	sub	sp, #76	; 0x4c
 800b7cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b7d0:	ec57 6b10 	vmov	r6, r7, d0
 800b7d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b7d8:	9107      	str	r1, [sp, #28]
 800b7da:	4604      	mov	r4, r0
 800b7dc:	920a      	str	r2, [sp, #40]	; 0x28
 800b7de:	930d      	str	r3, [sp, #52]	; 0x34
 800b7e0:	b975      	cbnz	r5, 800b800 <_dtoa_r+0x40>
 800b7e2:	2010      	movs	r0, #16
 800b7e4:	f000 fe2a 	bl	800c43c <malloc>
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	61e0      	str	r0, [r4, #28]
 800b7ec:	b920      	cbnz	r0, 800b7f8 <_dtoa_r+0x38>
 800b7ee:	4bae      	ldr	r3, [pc, #696]	; (800baa8 <_dtoa_r+0x2e8>)
 800b7f0:	21ef      	movs	r1, #239	; 0xef
 800b7f2:	48ae      	ldr	r0, [pc, #696]	; (800baac <_dtoa_r+0x2ec>)
 800b7f4:	f7ff ff3c 	bl	800b670 <__assert_func>
 800b7f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b7fc:	6005      	str	r5, [r0, #0]
 800b7fe:	60c5      	str	r5, [r0, #12]
 800b800:	69e3      	ldr	r3, [r4, #28]
 800b802:	6819      	ldr	r1, [r3, #0]
 800b804:	b151      	cbz	r1, 800b81c <_dtoa_r+0x5c>
 800b806:	685a      	ldr	r2, [r3, #4]
 800b808:	604a      	str	r2, [r1, #4]
 800b80a:	2301      	movs	r3, #1
 800b80c:	4093      	lsls	r3, r2
 800b80e:	608b      	str	r3, [r1, #8]
 800b810:	4620      	mov	r0, r4
 800b812:	f000 ff07 	bl	800c624 <_Bfree>
 800b816:	69e3      	ldr	r3, [r4, #28]
 800b818:	2200      	movs	r2, #0
 800b81a:	601a      	str	r2, [r3, #0]
 800b81c:	1e3b      	subs	r3, r7, #0
 800b81e:	bfbb      	ittet	lt
 800b820:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b824:	9303      	strlt	r3, [sp, #12]
 800b826:	2300      	movge	r3, #0
 800b828:	2201      	movlt	r2, #1
 800b82a:	bfac      	ite	ge
 800b82c:	f8c8 3000 	strge.w	r3, [r8]
 800b830:	f8c8 2000 	strlt.w	r2, [r8]
 800b834:	4b9e      	ldr	r3, [pc, #632]	; (800bab0 <_dtoa_r+0x2f0>)
 800b836:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b83a:	ea33 0308 	bics.w	r3, r3, r8
 800b83e:	d11b      	bne.n	800b878 <_dtoa_r+0xb8>
 800b840:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b842:	f242 730f 	movw	r3, #9999	; 0x270f
 800b846:	6013      	str	r3, [r2, #0]
 800b848:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b84c:	4333      	orrs	r3, r6
 800b84e:	f000 8593 	beq.w	800c378 <_dtoa_r+0xbb8>
 800b852:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b854:	b963      	cbnz	r3, 800b870 <_dtoa_r+0xb0>
 800b856:	4b97      	ldr	r3, [pc, #604]	; (800bab4 <_dtoa_r+0x2f4>)
 800b858:	e027      	b.n	800b8aa <_dtoa_r+0xea>
 800b85a:	4b97      	ldr	r3, [pc, #604]	; (800bab8 <_dtoa_r+0x2f8>)
 800b85c:	9300      	str	r3, [sp, #0]
 800b85e:	3308      	adds	r3, #8
 800b860:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b862:	6013      	str	r3, [r2, #0]
 800b864:	9800      	ldr	r0, [sp, #0]
 800b866:	b013      	add	sp, #76	; 0x4c
 800b868:	ecbd 8b04 	vpop	{d8-d9}
 800b86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b870:	4b90      	ldr	r3, [pc, #576]	; (800bab4 <_dtoa_r+0x2f4>)
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	3303      	adds	r3, #3
 800b876:	e7f3      	b.n	800b860 <_dtoa_r+0xa0>
 800b878:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b87c:	2200      	movs	r2, #0
 800b87e:	ec51 0b17 	vmov	r0, r1, d7
 800b882:	eeb0 8a47 	vmov.f32	s16, s14
 800b886:	eef0 8a67 	vmov.f32	s17, s15
 800b88a:	2300      	movs	r3, #0
 800b88c:	f7f5 f944 	bl	8000b18 <__aeabi_dcmpeq>
 800b890:	4681      	mov	r9, r0
 800b892:	b160      	cbz	r0, 800b8ae <_dtoa_r+0xee>
 800b894:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b896:	2301      	movs	r3, #1
 800b898:	6013      	str	r3, [r2, #0]
 800b89a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	f000 8568 	beq.w	800c372 <_dtoa_r+0xbb2>
 800b8a2:	4b86      	ldr	r3, [pc, #536]	; (800babc <_dtoa_r+0x2fc>)
 800b8a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b8a6:	6013      	str	r3, [r2, #0]
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	e7da      	b.n	800b864 <_dtoa_r+0xa4>
 800b8ae:	aa10      	add	r2, sp, #64	; 0x40
 800b8b0:	a911      	add	r1, sp, #68	; 0x44
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	eeb0 0a48 	vmov.f32	s0, s16
 800b8b8:	eef0 0a68 	vmov.f32	s1, s17
 800b8bc:	f001 f994 	bl	800cbe8 <__d2b>
 800b8c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b8c4:	4682      	mov	sl, r0
 800b8c6:	2d00      	cmp	r5, #0
 800b8c8:	d07f      	beq.n	800b9ca <_dtoa_r+0x20a>
 800b8ca:	ee18 3a90 	vmov	r3, s17
 800b8ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b8d6:	ec51 0b18 	vmov	r0, r1, d8
 800b8da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b8de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b8e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b8e6:	4619      	mov	r1, r3
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	4b75      	ldr	r3, [pc, #468]	; (800bac0 <_dtoa_r+0x300>)
 800b8ec:	f7f4 fcf4 	bl	80002d8 <__aeabi_dsub>
 800b8f0:	a367      	add	r3, pc, #412	; (adr r3, 800ba90 <_dtoa_r+0x2d0>)
 800b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f6:	f7f4 fea7 	bl	8000648 <__aeabi_dmul>
 800b8fa:	a367      	add	r3, pc, #412	; (adr r3, 800ba98 <_dtoa_r+0x2d8>)
 800b8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b900:	f7f4 fcec 	bl	80002dc <__adddf3>
 800b904:	4606      	mov	r6, r0
 800b906:	4628      	mov	r0, r5
 800b908:	460f      	mov	r7, r1
 800b90a:	f7f4 fe33 	bl	8000574 <__aeabi_i2d>
 800b90e:	a364      	add	r3, pc, #400	; (adr r3, 800baa0 <_dtoa_r+0x2e0>)
 800b910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b914:	f7f4 fe98 	bl	8000648 <__aeabi_dmul>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4630      	mov	r0, r6
 800b91e:	4639      	mov	r1, r7
 800b920:	f7f4 fcdc 	bl	80002dc <__adddf3>
 800b924:	4606      	mov	r6, r0
 800b926:	460f      	mov	r7, r1
 800b928:	f7f5 f93e 	bl	8000ba8 <__aeabi_d2iz>
 800b92c:	2200      	movs	r2, #0
 800b92e:	4683      	mov	fp, r0
 800b930:	2300      	movs	r3, #0
 800b932:	4630      	mov	r0, r6
 800b934:	4639      	mov	r1, r7
 800b936:	f7f5 f8f9 	bl	8000b2c <__aeabi_dcmplt>
 800b93a:	b148      	cbz	r0, 800b950 <_dtoa_r+0x190>
 800b93c:	4658      	mov	r0, fp
 800b93e:	f7f4 fe19 	bl	8000574 <__aeabi_i2d>
 800b942:	4632      	mov	r2, r6
 800b944:	463b      	mov	r3, r7
 800b946:	f7f5 f8e7 	bl	8000b18 <__aeabi_dcmpeq>
 800b94a:	b908      	cbnz	r0, 800b950 <_dtoa_r+0x190>
 800b94c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b950:	f1bb 0f16 	cmp.w	fp, #22
 800b954:	d857      	bhi.n	800ba06 <_dtoa_r+0x246>
 800b956:	4b5b      	ldr	r3, [pc, #364]	; (800bac4 <_dtoa_r+0x304>)
 800b958:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b960:	ec51 0b18 	vmov	r0, r1, d8
 800b964:	f7f5 f8e2 	bl	8000b2c <__aeabi_dcmplt>
 800b968:	2800      	cmp	r0, #0
 800b96a:	d04e      	beq.n	800ba0a <_dtoa_r+0x24a>
 800b96c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b970:	2300      	movs	r3, #0
 800b972:	930c      	str	r3, [sp, #48]	; 0x30
 800b974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b976:	1b5b      	subs	r3, r3, r5
 800b978:	1e5a      	subs	r2, r3, #1
 800b97a:	bf45      	ittet	mi
 800b97c:	f1c3 0301 	rsbmi	r3, r3, #1
 800b980:	9305      	strmi	r3, [sp, #20]
 800b982:	2300      	movpl	r3, #0
 800b984:	2300      	movmi	r3, #0
 800b986:	9206      	str	r2, [sp, #24]
 800b988:	bf54      	ite	pl
 800b98a:	9305      	strpl	r3, [sp, #20]
 800b98c:	9306      	strmi	r3, [sp, #24]
 800b98e:	f1bb 0f00 	cmp.w	fp, #0
 800b992:	db3c      	blt.n	800ba0e <_dtoa_r+0x24e>
 800b994:	9b06      	ldr	r3, [sp, #24]
 800b996:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b99a:	445b      	add	r3, fp
 800b99c:	9306      	str	r3, [sp, #24]
 800b99e:	2300      	movs	r3, #0
 800b9a0:	9308      	str	r3, [sp, #32]
 800b9a2:	9b07      	ldr	r3, [sp, #28]
 800b9a4:	2b09      	cmp	r3, #9
 800b9a6:	d868      	bhi.n	800ba7a <_dtoa_r+0x2ba>
 800b9a8:	2b05      	cmp	r3, #5
 800b9aa:	bfc4      	itt	gt
 800b9ac:	3b04      	subgt	r3, #4
 800b9ae:	9307      	strgt	r3, [sp, #28]
 800b9b0:	9b07      	ldr	r3, [sp, #28]
 800b9b2:	f1a3 0302 	sub.w	r3, r3, #2
 800b9b6:	bfcc      	ite	gt
 800b9b8:	2500      	movgt	r5, #0
 800b9ba:	2501      	movle	r5, #1
 800b9bc:	2b03      	cmp	r3, #3
 800b9be:	f200 8085 	bhi.w	800bacc <_dtoa_r+0x30c>
 800b9c2:	e8df f003 	tbb	[pc, r3]
 800b9c6:	3b2e      	.short	0x3b2e
 800b9c8:	5839      	.short	0x5839
 800b9ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b9ce:	441d      	add	r5, r3
 800b9d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b9d4:	2b20      	cmp	r3, #32
 800b9d6:	bfc1      	itttt	gt
 800b9d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b9dc:	fa08 f803 	lslgt.w	r8, r8, r3
 800b9e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b9e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b9e8:	bfd6      	itet	le
 800b9ea:	f1c3 0320 	rsble	r3, r3, #32
 800b9ee:	ea48 0003 	orrgt.w	r0, r8, r3
 800b9f2:	fa06 f003 	lslle.w	r0, r6, r3
 800b9f6:	f7f4 fdad 	bl	8000554 <__aeabi_ui2d>
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ba00:	3d01      	subs	r5, #1
 800ba02:	920e      	str	r2, [sp, #56]	; 0x38
 800ba04:	e76f      	b.n	800b8e6 <_dtoa_r+0x126>
 800ba06:	2301      	movs	r3, #1
 800ba08:	e7b3      	b.n	800b972 <_dtoa_r+0x1b2>
 800ba0a:	900c      	str	r0, [sp, #48]	; 0x30
 800ba0c:	e7b2      	b.n	800b974 <_dtoa_r+0x1b4>
 800ba0e:	9b05      	ldr	r3, [sp, #20]
 800ba10:	eba3 030b 	sub.w	r3, r3, fp
 800ba14:	9305      	str	r3, [sp, #20]
 800ba16:	f1cb 0300 	rsb	r3, fp, #0
 800ba1a:	9308      	str	r3, [sp, #32]
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba20:	e7bf      	b.n	800b9a2 <_dtoa_r+0x1e2>
 800ba22:	2300      	movs	r3, #0
 800ba24:	9309      	str	r3, [sp, #36]	; 0x24
 800ba26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	dc52      	bgt.n	800bad2 <_dtoa_r+0x312>
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	9301      	str	r3, [sp, #4]
 800ba30:	9304      	str	r3, [sp, #16]
 800ba32:	461a      	mov	r2, r3
 800ba34:	920a      	str	r2, [sp, #40]	; 0x28
 800ba36:	e00b      	b.n	800ba50 <_dtoa_r+0x290>
 800ba38:	2301      	movs	r3, #1
 800ba3a:	e7f3      	b.n	800ba24 <_dtoa_r+0x264>
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba42:	445b      	add	r3, fp
 800ba44:	9301      	str	r3, [sp, #4]
 800ba46:	3301      	adds	r3, #1
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	9304      	str	r3, [sp, #16]
 800ba4c:	bfb8      	it	lt
 800ba4e:	2301      	movlt	r3, #1
 800ba50:	69e0      	ldr	r0, [r4, #28]
 800ba52:	2100      	movs	r1, #0
 800ba54:	2204      	movs	r2, #4
 800ba56:	f102 0614 	add.w	r6, r2, #20
 800ba5a:	429e      	cmp	r6, r3
 800ba5c:	d93d      	bls.n	800bada <_dtoa_r+0x31a>
 800ba5e:	6041      	str	r1, [r0, #4]
 800ba60:	4620      	mov	r0, r4
 800ba62:	f000 fd9f 	bl	800c5a4 <_Balloc>
 800ba66:	9000      	str	r0, [sp, #0]
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d139      	bne.n	800bae0 <_dtoa_r+0x320>
 800ba6c:	4b16      	ldr	r3, [pc, #88]	; (800bac8 <_dtoa_r+0x308>)
 800ba6e:	4602      	mov	r2, r0
 800ba70:	f240 11af 	movw	r1, #431	; 0x1af
 800ba74:	e6bd      	b.n	800b7f2 <_dtoa_r+0x32>
 800ba76:	2301      	movs	r3, #1
 800ba78:	e7e1      	b.n	800ba3e <_dtoa_r+0x27e>
 800ba7a:	2501      	movs	r5, #1
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	9307      	str	r3, [sp, #28]
 800ba80:	9509      	str	r5, [sp, #36]	; 0x24
 800ba82:	f04f 33ff 	mov.w	r3, #4294967295
 800ba86:	9301      	str	r3, [sp, #4]
 800ba88:	9304      	str	r3, [sp, #16]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	2312      	movs	r3, #18
 800ba8e:	e7d1      	b.n	800ba34 <_dtoa_r+0x274>
 800ba90:	636f4361 	.word	0x636f4361
 800ba94:	3fd287a7 	.word	0x3fd287a7
 800ba98:	8b60c8b3 	.word	0x8b60c8b3
 800ba9c:	3fc68a28 	.word	0x3fc68a28
 800baa0:	509f79fb 	.word	0x509f79fb
 800baa4:	3fd34413 	.word	0x3fd34413
 800baa8:	080213dc 	.word	0x080213dc
 800baac:	080214c8 	.word	0x080214c8
 800bab0:	7ff00000 	.word	0x7ff00000
 800bab4:	080214c4 	.word	0x080214c4
 800bab8:	080214bb 	.word	0x080214bb
 800babc:	0802145c 	.word	0x0802145c
 800bac0:	3ff80000 	.word	0x3ff80000
 800bac4:	080215b8 	.word	0x080215b8
 800bac8:	08021520 	.word	0x08021520
 800bacc:	2301      	movs	r3, #1
 800bace:	9309      	str	r3, [sp, #36]	; 0x24
 800bad0:	e7d7      	b.n	800ba82 <_dtoa_r+0x2c2>
 800bad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bad4:	9301      	str	r3, [sp, #4]
 800bad6:	9304      	str	r3, [sp, #16]
 800bad8:	e7ba      	b.n	800ba50 <_dtoa_r+0x290>
 800bada:	3101      	adds	r1, #1
 800badc:	0052      	lsls	r2, r2, #1
 800bade:	e7ba      	b.n	800ba56 <_dtoa_r+0x296>
 800bae0:	69e3      	ldr	r3, [r4, #28]
 800bae2:	9a00      	ldr	r2, [sp, #0]
 800bae4:	601a      	str	r2, [r3, #0]
 800bae6:	9b04      	ldr	r3, [sp, #16]
 800bae8:	2b0e      	cmp	r3, #14
 800baea:	f200 80a8 	bhi.w	800bc3e <_dtoa_r+0x47e>
 800baee:	2d00      	cmp	r5, #0
 800baf0:	f000 80a5 	beq.w	800bc3e <_dtoa_r+0x47e>
 800baf4:	f1bb 0f00 	cmp.w	fp, #0
 800baf8:	dd38      	ble.n	800bb6c <_dtoa_r+0x3ac>
 800bafa:	4bc0      	ldr	r3, [pc, #768]	; (800bdfc <_dtoa_r+0x63c>)
 800bafc:	f00b 020f 	and.w	r2, fp, #15
 800bb00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb04:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bb08:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bb0c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bb10:	d019      	beq.n	800bb46 <_dtoa_r+0x386>
 800bb12:	4bbb      	ldr	r3, [pc, #748]	; (800be00 <_dtoa_r+0x640>)
 800bb14:	ec51 0b18 	vmov	r0, r1, d8
 800bb18:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb1c:	f7f4 febe 	bl	800089c <__aeabi_ddiv>
 800bb20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb24:	f008 080f 	and.w	r8, r8, #15
 800bb28:	2503      	movs	r5, #3
 800bb2a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800be00 <_dtoa_r+0x640>
 800bb2e:	f1b8 0f00 	cmp.w	r8, #0
 800bb32:	d10a      	bne.n	800bb4a <_dtoa_r+0x38a>
 800bb34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb38:	4632      	mov	r2, r6
 800bb3a:	463b      	mov	r3, r7
 800bb3c:	f7f4 feae 	bl	800089c <__aeabi_ddiv>
 800bb40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb44:	e02b      	b.n	800bb9e <_dtoa_r+0x3de>
 800bb46:	2502      	movs	r5, #2
 800bb48:	e7ef      	b.n	800bb2a <_dtoa_r+0x36a>
 800bb4a:	f018 0f01 	tst.w	r8, #1
 800bb4e:	d008      	beq.n	800bb62 <_dtoa_r+0x3a2>
 800bb50:	4630      	mov	r0, r6
 800bb52:	4639      	mov	r1, r7
 800bb54:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bb58:	f7f4 fd76 	bl	8000648 <__aeabi_dmul>
 800bb5c:	3501      	adds	r5, #1
 800bb5e:	4606      	mov	r6, r0
 800bb60:	460f      	mov	r7, r1
 800bb62:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bb66:	f109 0908 	add.w	r9, r9, #8
 800bb6a:	e7e0      	b.n	800bb2e <_dtoa_r+0x36e>
 800bb6c:	f000 809f 	beq.w	800bcae <_dtoa_r+0x4ee>
 800bb70:	f1cb 0600 	rsb	r6, fp, #0
 800bb74:	4ba1      	ldr	r3, [pc, #644]	; (800bdfc <_dtoa_r+0x63c>)
 800bb76:	4fa2      	ldr	r7, [pc, #648]	; (800be00 <_dtoa_r+0x640>)
 800bb78:	f006 020f 	and.w	r2, r6, #15
 800bb7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb84:	ec51 0b18 	vmov	r0, r1, d8
 800bb88:	f7f4 fd5e 	bl	8000648 <__aeabi_dmul>
 800bb8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb90:	1136      	asrs	r6, r6, #4
 800bb92:	2300      	movs	r3, #0
 800bb94:	2502      	movs	r5, #2
 800bb96:	2e00      	cmp	r6, #0
 800bb98:	d17e      	bne.n	800bc98 <_dtoa_r+0x4d8>
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d1d0      	bne.n	800bb40 <_dtoa_r+0x380>
 800bb9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bba0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	f000 8084 	beq.w	800bcb2 <_dtoa_r+0x4f2>
 800bbaa:	4b96      	ldr	r3, [pc, #600]	; (800be04 <_dtoa_r+0x644>)
 800bbac:	2200      	movs	r2, #0
 800bbae:	4640      	mov	r0, r8
 800bbb0:	4649      	mov	r1, r9
 800bbb2:	f7f4 ffbb 	bl	8000b2c <__aeabi_dcmplt>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d07b      	beq.n	800bcb2 <_dtoa_r+0x4f2>
 800bbba:	9b04      	ldr	r3, [sp, #16]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d078      	beq.n	800bcb2 <_dtoa_r+0x4f2>
 800bbc0:	9b01      	ldr	r3, [sp, #4]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	dd39      	ble.n	800bc3a <_dtoa_r+0x47a>
 800bbc6:	4b90      	ldr	r3, [pc, #576]	; (800be08 <_dtoa_r+0x648>)
 800bbc8:	2200      	movs	r2, #0
 800bbca:	4640      	mov	r0, r8
 800bbcc:	4649      	mov	r1, r9
 800bbce:	f7f4 fd3b 	bl	8000648 <__aeabi_dmul>
 800bbd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbd6:	9e01      	ldr	r6, [sp, #4]
 800bbd8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bbdc:	3501      	adds	r5, #1
 800bbde:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bbe2:	4628      	mov	r0, r5
 800bbe4:	f7f4 fcc6 	bl	8000574 <__aeabi_i2d>
 800bbe8:	4642      	mov	r2, r8
 800bbea:	464b      	mov	r3, r9
 800bbec:	f7f4 fd2c 	bl	8000648 <__aeabi_dmul>
 800bbf0:	4b86      	ldr	r3, [pc, #536]	; (800be0c <_dtoa_r+0x64c>)
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f7f4 fb72 	bl	80002dc <__adddf3>
 800bbf8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bbfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc00:	9303      	str	r3, [sp, #12]
 800bc02:	2e00      	cmp	r6, #0
 800bc04:	d158      	bne.n	800bcb8 <_dtoa_r+0x4f8>
 800bc06:	4b82      	ldr	r3, [pc, #520]	; (800be10 <_dtoa_r+0x650>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	4640      	mov	r0, r8
 800bc0c:	4649      	mov	r1, r9
 800bc0e:	f7f4 fb63 	bl	80002d8 <__aeabi_dsub>
 800bc12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc16:	4680      	mov	r8, r0
 800bc18:	4689      	mov	r9, r1
 800bc1a:	f7f4 ffa5 	bl	8000b68 <__aeabi_dcmpgt>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	f040 8296 	bne.w	800c150 <_dtoa_r+0x990>
 800bc24:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bc28:	4640      	mov	r0, r8
 800bc2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc2e:	4649      	mov	r1, r9
 800bc30:	f7f4 ff7c 	bl	8000b2c <__aeabi_dcmplt>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	f040 8289 	bne.w	800c14c <_dtoa_r+0x98c>
 800bc3a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bc3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	f2c0 814e 	blt.w	800bee2 <_dtoa_r+0x722>
 800bc46:	f1bb 0f0e 	cmp.w	fp, #14
 800bc4a:	f300 814a 	bgt.w	800bee2 <_dtoa_r+0x722>
 800bc4e:	4b6b      	ldr	r3, [pc, #428]	; (800bdfc <_dtoa_r+0x63c>)
 800bc50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bc54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	f280 80dc 	bge.w	800be18 <_dtoa_r+0x658>
 800bc60:	9b04      	ldr	r3, [sp, #16]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	f300 80d8 	bgt.w	800be18 <_dtoa_r+0x658>
 800bc68:	f040 826f 	bne.w	800c14a <_dtoa_r+0x98a>
 800bc6c:	4b68      	ldr	r3, [pc, #416]	; (800be10 <_dtoa_r+0x650>)
 800bc6e:	2200      	movs	r2, #0
 800bc70:	4640      	mov	r0, r8
 800bc72:	4649      	mov	r1, r9
 800bc74:	f7f4 fce8 	bl	8000648 <__aeabi_dmul>
 800bc78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc7c:	f7f4 ff6a 	bl	8000b54 <__aeabi_dcmpge>
 800bc80:	9e04      	ldr	r6, [sp, #16]
 800bc82:	4637      	mov	r7, r6
 800bc84:	2800      	cmp	r0, #0
 800bc86:	f040 8245 	bne.w	800c114 <_dtoa_r+0x954>
 800bc8a:	9d00      	ldr	r5, [sp, #0]
 800bc8c:	2331      	movs	r3, #49	; 0x31
 800bc8e:	f805 3b01 	strb.w	r3, [r5], #1
 800bc92:	f10b 0b01 	add.w	fp, fp, #1
 800bc96:	e241      	b.n	800c11c <_dtoa_r+0x95c>
 800bc98:	07f2      	lsls	r2, r6, #31
 800bc9a:	d505      	bpl.n	800bca8 <_dtoa_r+0x4e8>
 800bc9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bca0:	f7f4 fcd2 	bl	8000648 <__aeabi_dmul>
 800bca4:	3501      	adds	r5, #1
 800bca6:	2301      	movs	r3, #1
 800bca8:	1076      	asrs	r6, r6, #1
 800bcaa:	3708      	adds	r7, #8
 800bcac:	e773      	b.n	800bb96 <_dtoa_r+0x3d6>
 800bcae:	2502      	movs	r5, #2
 800bcb0:	e775      	b.n	800bb9e <_dtoa_r+0x3de>
 800bcb2:	9e04      	ldr	r6, [sp, #16]
 800bcb4:	465f      	mov	r7, fp
 800bcb6:	e792      	b.n	800bbde <_dtoa_r+0x41e>
 800bcb8:	9900      	ldr	r1, [sp, #0]
 800bcba:	4b50      	ldr	r3, [pc, #320]	; (800bdfc <_dtoa_r+0x63c>)
 800bcbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bcc0:	4431      	add	r1, r6
 800bcc2:	9102      	str	r1, [sp, #8]
 800bcc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bcc6:	eeb0 9a47 	vmov.f32	s18, s14
 800bcca:	eef0 9a67 	vmov.f32	s19, s15
 800bcce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bcd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bcd6:	2900      	cmp	r1, #0
 800bcd8:	d044      	beq.n	800bd64 <_dtoa_r+0x5a4>
 800bcda:	494e      	ldr	r1, [pc, #312]	; (800be14 <_dtoa_r+0x654>)
 800bcdc:	2000      	movs	r0, #0
 800bcde:	f7f4 fddd 	bl	800089c <__aeabi_ddiv>
 800bce2:	ec53 2b19 	vmov	r2, r3, d9
 800bce6:	f7f4 faf7 	bl	80002d8 <__aeabi_dsub>
 800bcea:	9d00      	ldr	r5, [sp, #0]
 800bcec:	ec41 0b19 	vmov	d9, r0, r1
 800bcf0:	4649      	mov	r1, r9
 800bcf2:	4640      	mov	r0, r8
 800bcf4:	f7f4 ff58 	bl	8000ba8 <__aeabi_d2iz>
 800bcf8:	4606      	mov	r6, r0
 800bcfa:	f7f4 fc3b 	bl	8000574 <__aeabi_i2d>
 800bcfe:	4602      	mov	r2, r0
 800bd00:	460b      	mov	r3, r1
 800bd02:	4640      	mov	r0, r8
 800bd04:	4649      	mov	r1, r9
 800bd06:	f7f4 fae7 	bl	80002d8 <__aeabi_dsub>
 800bd0a:	3630      	adds	r6, #48	; 0x30
 800bd0c:	f805 6b01 	strb.w	r6, [r5], #1
 800bd10:	ec53 2b19 	vmov	r2, r3, d9
 800bd14:	4680      	mov	r8, r0
 800bd16:	4689      	mov	r9, r1
 800bd18:	f7f4 ff08 	bl	8000b2c <__aeabi_dcmplt>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	d164      	bne.n	800bdea <_dtoa_r+0x62a>
 800bd20:	4642      	mov	r2, r8
 800bd22:	464b      	mov	r3, r9
 800bd24:	4937      	ldr	r1, [pc, #220]	; (800be04 <_dtoa_r+0x644>)
 800bd26:	2000      	movs	r0, #0
 800bd28:	f7f4 fad6 	bl	80002d8 <__aeabi_dsub>
 800bd2c:	ec53 2b19 	vmov	r2, r3, d9
 800bd30:	f7f4 fefc 	bl	8000b2c <__aeabi_dcmplt>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	f040 80b6 	bne.w	800bea6 <_dtoa_r+0x6e6>
 800bd3a:	9b02      	ldr	r3, [sp, #8]
 800bd3c:	429d      	cmp	r5, r3
 800bd3e:	f43f af7c 	beq.w	800bc3a <_dtoa_r+0x47a>
 800bd42:	4b31      	ldr	r3, [pc, #196]	; (800be08 <_dtoa_r+0x648>)
 800bd44:	ec51 0b19 	vmov	r0, r1, d9
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f7f4 fc7d 	bl	8000648 <__aeabi_dmul>
 800bd4e:	4b2e      	ldr	r3, [pc, #184]	; (800be08 <_dtoa_r+0x648>)
 800bd50:	ec41 0b19 	vmov	d9, r0, r1
 800bd54:	2200      	movs	r2, #0
 800bd56:	4640      	mov	r0, r8
 800bd58:	4649      	mov	r1, r9
 800bd5a:	f7f4 fc75 	bl	8000648 <__aeabi_dmul>
 800bd5e:	4680      	mov	r8, r0
 800bd60:	4689      	mov	r9, r1
 800bd62:	e7c5      	b.n	800bcf0 <_dtoa_r+0x530>
 800bd64:	ec51 0b17 	vmov	r0, r1, d7
 800bd68:	f7f4 fc6e 	bl	8000648 <__aeabi_dmul>
 800bd6c:	9b02      	ldr	r3, [sp, #8]
 800bd6e:	9d00      	ldr	r5, [sp, #0]
 800bd70:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd72:	ec41 0b19 	vmov	d9, r0, r1
 800bd76:	4649      	mov	r1, r9
 800bd78:	4640      	mov	r0, r8
 800bd7a:	f7f4 ff15 	bl	8000ba8 <__aeabi_d2iz>
 800bd7e:	4606      	mov	r6, r0
 800bd80:	f7f4 fbf8 	bl	8000574 <__aeabi_i2d>
 800bd84:	3630      	adds	r6, #48	; 0x30
 800bd86:	4602      	mov	r2, r0
 800bd88:	460b      	mov	r3, r1
 800bd8a:	4640      	mov	r0, r8
 800bd8c:	4649      	mov	r1, r9
 800bd8e:	f7f4 faa3 	bl	80002d8 <__aeabi_dsub>
 800bd92:	f805 6b01 	strb.w	r6, [r5], #1
 800bd96:	9b02      	ldr	r3, [sp, #8]
 800bd98:	429d      	cmp	r5, r3
 800bd9a:	4680      	mov	r8, r0
 800bd9c:	4689      	mov	r9, r1
 800bd9e:	f04f 0200 	mov.w	r2, #0
 800bda2:	d124      	bne.n	800bdee <_dtoa_r+0x62e>
 800bda4:	4b1b      	ldr	r3, [pc, #108]	; (800be14 <_dtoa_r+0x654>)
 800bda6:	ec51 0b19 	vmov	r0, r1, d9
 800bdaa:	f7f4 fa97 	bl	80002dc <__adddf3>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	4640      	mov	r0, r8
 800bdb4:	4649      	mov	r1, r9
 800bdb6:	f7f4 fed7 	bl	8000b68 <__aeabi_dcmpgt>
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	d173      	bne.n	800bea6 <_dtoa_r+0x6e6>
 800bdbe:	ec53 2b19 	vmov	r2, r3, d9
 800bdc2:	4914      	ldr	r1, [pc, #80]	; (800be14 <_dtoa_r+0x654>)
 800bdc4:	2000      	movs	r0, #0
 800bdc6:	f7f4 fa87 	bl	80002d8 <__aeabi_dsub>
 800bdca:	4602      	mov	r2, r0
 800bdcc:	460b      	mov	r3, r1
 800bdce:	4640      	mov	r0, r8
 800bdd0:	4649      	mov	r1, r9
 800bdd2:	f7f4 feab 	bl	8000b2c <__aeabi_dcmplt>
 800bdd6:	2800      	cmp	r0, #0
 800bdd8:	f43f af2f 	beq.w	800bc3a <_dtoa_r+0x47a>
 800bddc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bdde:	1e6b      	subs	r3, r5, #1
 800bde0:	930f      	str	r3, [sp, #60]	; 0x3c
 800bde2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bde6:	2b30      	cmp	r3, #48	; 0x30
 800bde8:	d0f8      	beq.n	800bddc <_dtoa_r+0x61c>
 800bdea:	46bb      	mov	fp, r7
 800bdec:	e04a      	b.n	800be84 <_dtoa_r+0x6c4>
 800bdee:	4b06      	ldr	r3, [pc, #24]	; (800be08 <_dtoa_r+0x648>)
 800bdf0:	f7f4 fc2a 	bl	8000648 <__aeabi_dmul>
 800bdf4:	4680      	mov	r8, r0
 800bdf6:	4689      	mov	r9, r1
 800bdf8:	e7bd      	b.n	800bd76 <_dtoa_r+0x5b6>
 800bdfa:	bf00      	nop
 800bdfc:	080215b8 	.word	0x080215b8
 800be00:	08021590 	.word	0x08021590
 800be04:	3ff00000 	.word	0x3ff00000
 800be08:	40240000 	.word	0x40240000
 800be0c:	401c0000 	.word	0x401c0000
 800be10:	40140000 	.word	0x40140000
 800be14:	3fe00000 	.word	0x3fe00000
 800be18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800be1c:	9d00      	ldr	r5, [sp, #0]
 800be1e:	4642      	mov	r2, r8
 800be20:	464b      	mov	r3, r9
 800be22:	4630      	mov	r0, r6
 800be24:	4639      	mov	r1, r7
 800be26:	f7f4 fd39 	bl	800089c <__aeabi_ddiv>
 800be2a:	f7f4 febd 	bl	8000ba8 <__aeabi_d2iz>
 800be2e:	9001      	str	r0, [sp, #4]
 800be30:	f7f4 fba0 	bl	8000574 <__aeabi_i2d>
 800be34:	4642      	mov	r2, r8
 800be36:	464b      	mov	r3, r9
 800be38:	f7f4 fc06 	bl	8000648 <__aeabi_dmul>
 800be3c:	4602      	mov	r2, r0
 800be3e:	460b      	mov	r3, r1
 800be40:	4630      	mov	r0, r6
 800be42:	4639      	mov	r1, r7
 800be44:	f7f4 fa48 	bl	80002d8 <__aeabi_dsub>
 800be48:	9e01      	ldr	r6, [sp, #4]
 800be4a:	9f04      	ldr	r7, [sp, #16]
 800be4c:	3630      	adds	r6, #48	; 0x30
 800be4e:	f805 6b01 	strb.w	r6, [r5], #1
 800be52:	9e00      	ldr	r6, [sp, #0]
 800be54:	1bae      	subs	r6, r5, r6
 800be56:	42b7      	cmp	r7, r6
 800be58:	4602      	mov	r2, r0
 800be5a:	460b      	mov	r3, r1
 800be5c:	d134      	bne.n	800bec8 <_dtoa_r+0x708>
 800be5e:	f7f4 fa3d 	bl	80002dc <__adddf3>
 800be62:	4642      	mov	r2, r8
 800be64:	464b      	mov	r3, r9
 800be66:	4606      	mov	r6, r0
 800be68:	460f      	mov	r7, r1
 800be6a:	f7f4 fe7d 	bl	8000b68 <__aeabi_dcmpgt>
 800be6e:	b9c8      	cbnz	r0, 800bea4 <_dtoa_r+0x6e4>
 800be70:	4642      	mov	r2, r8
 800be72:	464b      	mov	r3, r9
 800be74:	4630      	mov	r0, r6
 800be76:	4639      	mov	r1, r7
 800be78:	f7f4 fe4e 	bl	8000b18 <__aeabi_dcmpeq>
 800be7c:	b110      	cbz	r0, 800be84 <_dtoa_r+0x6c4>
 800be7e:	9b01      	ldr	r3, [sp, #4]
 800be80:	07db      	lsls	r3, r3, #31
 800be82:	d40f      	bmi.n	800bea4 <_dtoa_r+0x6e4>
 800be84:	4651      	mov	r1, sl
 800be86:	4620      	mov	r0, r4
 800be88:	f000 fbcc 	bl	800c624 <_Bfree>
 800be8c:	2300      	movs	r3, #0
 800be8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be90:	702b      	strb	r3, [r5, #0]
 800be92:	f10b 0301 	add.w	r3, fp, #1
 800be96:	6013      	str	r3, [r2, #0]
 800be98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	f43f ace2 	beq.w	800b864 <_dtoa_r+0xa4>
 800bea0:	601d      	str	r5, [r3, #0]
 800bea2:	e4df      	b.n	800b864 <_dtoa_r+0xa4>
 800bea4:	465f      	mov	r7, fp
 800bea6:	462b      	mov	r3, r5
 800bea8:	461d      	mov	r5, r3
 800beaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800beae:	2a39      	cmp	r2, #57	; 0x39
 800beb0:	d106      	bne.n	800bec0 <_dtoa_r+0x700>
 800beb2:	9a00      	ldr	r2, [sp, #0]
 800beb4:	429a      	cmp	r2, r3
 800beb6:	d1f7      	bne.n	800bea8 <_dtoa_r+0x6e8>
 800beb8:	9900      	ldr	r1, [sp, #0]
 800beba:	2230      	movs	r2, #48	; 0x30
 800bebc:	3701      	adds	r7, #1
 800bebe:	700a      	strb	r2, [r1, #0]
 800bec0:	781a      	ldrb	r2, [r3, #0]
 800bec2:	3201      	adds	r2, #1
 800bec4:	701a      	strb	r2, [r3, #0]
 800bec6:	e790      	b.n	800bdea <_dtoa_r+0x62a>
 800bec8:	4ba3      	ldr	r3, [pc, #652]	; (800c158 <_dtoa_r+0x998>)
 800beca:	2200      	movs	r2, #0
 800becc:	f7f4 fbbc 	bl	8000648 <__aeabi_dmul>
 800bed0:	2200      	movs	r2, #0
 800bed2:	2300      	movs	r3, #0
 800bed4:	4606      	mov	r6, r0
 800bed6:	460f      	mov	r7, r1
 800bed8:	f7f4 fe1e 	bl	8000b18 <__aeabi_dcmpeq>
 800bedc:	2800      	cmp	r0, #0
 800bede:	d09e      	beq.n	800be1e <_dtoa_r+0x65e>
 800bee0:	e7d0      	b.n	800be84 <_dtoa_r+0x6c4>
 800bee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bee4:	2a00      	cmp	r2, #0
 800bee6:	f000 80ca 	beq.w	800c07e <_dtoa_r+0x8be>
 800beea:	9a07      	ldr	r2, [sp, #28]
 800beec:	2a01      	cmp	r2, #1
 800beee:	f300 80ad 	bgt.w	800c04c <_dtoa_r+0x88c>
 800bef2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bef4:	2a00      	cmp	r2, #0
 800bef6:	f000 80a5 	beq.w	800c044 <_dtoa_r+0x884>
 800befa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800befe:	9e08      	ldr	r6, [sp, #32]
 800bf00:	9d05      	ldr	r5, [sp, #20]
 800bf02:	9a05      	ldr	r2, [sp, #20]
 800bf04:	441a      	add	r2, r3
 800bf06:	9205      	str	r2, [sp, #20]
 800bf08:	9a06      	ldr	r2, [sp, #24]
 800bf0a:	2101      	movs	r1, #1
 800bf0c:	441a      	add	r2, r3
 800bf0e:	4620      	mov	r0, r4
 800bf10:	9206      	str	r2, [sp, #24]
 800bf12:	f000 fc3d 	bl	800c790 <__i2b>
 800bf16:	4607      	mov	r7, r0
 800bf18:	b165      	cbz	r5, 800bf34 <_dtoa_r+0x774>
 800bf1a:	9b06      	ldr	r3, [sp, #24]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	dd09      	ble.n	800bf34 <_dtoa_r+0x774>
 800bf20:	42ab      	cmp	r3, r5
 800bf22:	9a05      	ldr	r2, [sp, #20]
 800bf24:	bfa8      	it	ge
 800bf26:	462b      	movge	r3, r5
 800bf28:	1ad2      	subs	r2, r2, r3
 800bf2a:	9205      	str	r2, [sp, #20]
 800bf2c:	9a06      	ldr	r2, [sp, #24]
 800bf2e:	1aed      	subs	r5, r5, r3
 800bf30:	1ad3      	subs	r3, r2, r3
 800bf32:	9306      	str	r3, [sp, #24]
 800bf34:	9b08      	ldr	r3, [sp, #32]
 800bf36:	b1f3      	cbz	r3, 800bf76 <_dtoa_r+0x7b6>
 800bf38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	f000 80a3 	beq.w	800c086 <_dtoa_r+0x8c6>
 800bf40:	2e00      	cmp	r6, #0
 800bf42:	dd10      	ble.n	800bf66 <_dtoa_r+0x7a6>
 800bf44:	4639      	mov	r1, r7
 800bf46:	4632      	mov	r2, r6
 800bf48:	4620      	mov	r0, r4
 800bf4a:	f000 fce1 	bl	800c910 <__pow5mult>
 800bf4e:	4652      	mov	r2, sl
 800bf50:	4601      	mov	r1, r0
 800bf52:	4607      	mov	r7, r0
 800bf54:	4620      	mov	r0, r4
 800bf56:	f000 fc31 	bl	800c7bc <__multiply>
 800bf5a:	4651      	mov	r1, sl
 800bf5c:	4680      	mov	r8, r0
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f000 fb60 	bl	800c624 <_Bfree>
 800bf64:	46c2      	mov	sl, r8
 800bf66:	9b08      	ldr	r3, [sp, #32]
 800bf68:	1b9a      	subs	r2, r3, r6
 800bf6a:	d004      	beq.n	800bf76 <_dtoa_r+0x7b6>
 800bf6c:	4651      	mov	r1, sl
 800bf6e:	4620      	mov	r0, r4
 800bf70:	f000 fcce 	bl	800c910 <__pow5mult>
 800bf74:	4682      	mov	sl, r0
 800bf76:	2101      	movs	r1, #1
 800bf78:	4620      	mov	r0, r4
 800bf7a:	f000 fc09 	bl	800c790 <__i2b>
 800bf7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	4606      	mov	r6, r0
 800bf84:	f340 8081 	ble.w	800c08a <_dtoa_r+0x8ca>
 800bf88:	461a      	mov	r2, r3
 800bf8a:	4601      	mov	r1, r0
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	f000 fcbf 	bl	800c910 <__pow5mult>
 800bf92:	9b07      	ldr	r3, [sp, #28]
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	4606      	mov	r6, r0
 800bf98:	dd7a      	ble.n	800c090 <_dtoa_r+0x8d0>
 800bf9a:	f04f 0800 	mov.w	r8, #0
 800bf9e:	6933      	ldr	r3, [r6, #16]
 800bfa0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bfa4:	6918      	ldr	r0, [r3, #16]
 800bfa6:	f000 fba5 	bl	800c6f4 <__hi0bits>
 800bfaa:	f1c0 0020 	rsb	r0, r0, #32
 800bfae:	9b06      	ldr	r3, [sp, #24]
 800bfb0:	4418      	add	r0, r3
 800bfb2:	f010 001f 	ands.w	r0, r0, #31
 800bfb6:	f000 8094 	beq.w	800c0e2 <_dtoa_r+0x922>
 800bfba:	f1c0 0320 	rsb	r3, r0, #32
 800bfbe:	2b04      	cmp	r3, #4
 800bfc0:	f340 8085 	ble.w	800c0ce <_dtoa_r+0x90e>
 800bfc4:	9b05      	ldr	r3, [sp, #20]
 800bfc6:	f1c0 001c 	rsb	r0, r0, #28
 800bfca:	4403      	add	r3, r0
 800bfcc:	9305      	str	r3, [sp, #20]
 800bfce:	9b06      	ldr	r3, [sp, #24]
 800bfd0:	4403      	add	r3, r0
 800bfd2:	4405      	add	r5, r0
 800bfd4:	9306      	str	r3, [sp, #24]
 800bfd6:	9b05      	ldr	r3, [sp, #20]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	dd05      	ble.n	800bfe8 <_dtoa_r+0x828>
 800bfdc:	4651      	mov	r1, sl
 800bfde:	461a      	mov	r2, r3
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	f000 fcef 	bl	800c9c4 <__lshift>
 800bfe6:	4682      	mov	sl, r0
 800bfe8:	9b06      	ldr	r3, [sp, #24]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	dd05      	ble.n	800bffa <_dtoa_r+0x83a>
 800bfee:	4631      	mov	r1, r6
 800bff0:	461a      	mov	r2, r3
 800bff2:	4620      	mov	r0, r4
 800bff4:	f000 fce6 	bl	800c9c4 <__lshift>
 800bff8:	4606      	mov	r6, r0
 800bffa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d072      	beq.n	800c0e6 <_dtoa_r+0x926>
 800c000:	4631      	mov	r1, r6
 800c002:	4650      	mov	r0, sl
 800c004:	f000 fd4a 	bl	800ca9c <__mcmp>
 800c008:	2800      	cmp	r0, #0
 800c00a:	da6c      	bge.n	800c0e6 <_dtoa_r+0x926>
 800c00c:	2300      	movs	r3, #0
 800c00e:	4651      	mov	r1, sl
 800c010:	220a      	movs	r2, #10
 800c012:	4620      	mov	r0, r4
 800c014:	f000 fb28 	bl	800c668 <__multadd>
 800c018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c01a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c01e:	4682      	mov	sl, r0
 800c020:	2b00      	cmp	r3, #0
 800c022:	f000 81b0 	beq.w	800c386 <_dtoa_r+0xbc6>
 800c026:	2300      	movs	r3, #0
 800c028:	4639      	mov	r1, r7
 800c02a:	220a      	movs	r2, #10
 800c02c:	4620      	mov	r0, r4
 800c02e:	f000 fb1b 	bl	800c668 <__multadd>
 800c032:	9b01      	ldr	r3, [sp, #4]
 800c034:	2b00      	cmp	r3, #0
 800c036:	4607      	mov	r7, r0
 800c038:	f300 8096 	bgt.w	800c168 <_dtoa_r+0x9a8>
 800c03c:	9b07      	ldr	r3, [sp, #28]
 800c03e:	2b02      	cmp	r3, #2
 800c040:	dc59      	bgt.n	800c0f6 <_dtoa_r+0x936>
 800c042:	e091      	b.n	800c168 <_dtoa_r+0x9a8>
 800c044:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c046:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c04a:	e758      	b.n	800befe <_dtoa_r+0x73e>
 800c04c:	9b04      	ldr	r3, [sp, #16]
 800c04e:	1e5e      	subs	r6, r3, #1
 800c050:	9b08      	ldr	r3, [sp, #32]
 800c052:	42b3      	cmp	r3, r6
 800c054:	bfbf      	itttt	lt
 800c056:	9b08      	ldrlt	r3, [sp, #32]
 800c058:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c05a:	9608      	strlt	r6, [sp, #32]
 800c05c:	1af3      	sublt	r3, r6, r3
 800c05e:	bfb4      	ite	lt
 800c060:	18d2      	addlt	r2, r2, r3
 800c062:	1b9e      	subge	r6, r3, r6
 800c064:	9b04      	ldr	r3, [sp, #16]
 800c066:	bfbc      	itt	lt
 800c068:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c06a:	2600      	movlt	r6, #0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	bfb7      	itett	lt
 800c070:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c074:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c078:	1a9d      	sublt	r5, r3, r2
 800c07a:	2300      	movlt	r3, #0
 800c07c:	e741      	b.n	800bf02 <_dtoa_r+0x742>
 800c07e:	9e08      	ldr	r6, [sp, #32]
 800c080:	9d05      	ldr	r5, [sp, #20]
 800c082:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c084:	e748      	b.n	800bf18 <_dtoa_r+0x758>
 800c086:	9a08      	ldr	r2, [sp, #32]
 800c088:	e770      	b.n	800bf6c <_dtoa_r+0x7ac>
 800c08a:	9b07      	ldr	r3, [sp, #28]
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	dc19      	bgt.n	800c0c4 <_dtoa_r+0x904>
 800c090:	9b02      	ldr	r3, [sp, #8]
 800c092:	b9bb      	cbnz	r3, 800c0c4 <_dtoa_r+0x904>
 800c094:	9b03      	ldr	r3, [sp, #12]
 800c096:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c09a:	b99b      	cbnz	r3, 800c0c4 <_dtoa_r+0x904>
 800c09c:	9b03      	ldr	r3, [sp, #12]
 800c09e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c0a2:	0d1b      	lsrs	r3, r3, #20
 800c0a4:	051b      	lsls	r3, r3, #20
 800c0a6:	b183      	cbz	r3, 800c0ca <_dtoa_r+0x90a>
 800c0a8:	9b05      	ldr	r3, [sp, #20]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	9305      	str	r3, [sp, #20]
 800c0ae:	9b06      	ldr	r3, [sp, #24]
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	9306      	str	r3, [sp, #24]
 800c0b4:	f04f 0801 	mov.w	r8, #1
 800c0b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	f47f af6f 	bne.w	800bf9e <_dtoa_r+0x7de>
 800c0c0:	2001      	movs	r0, #1
 800c0c2:	e774      	b.n	800bfae <_dtoa_r+0x7ee>
 800c0c4:	f04f 0800 	mov.w	r8, #0
 800c0c8:	e7f6      	b.n	800c0b8 <_dtoa_r+0x8f8>
 800c0ca:	4698      	mov	r8, r3
 800c0cc:	e7f4      	b.n	800c0b8 <_dtoa_r+0x8f8>
 800c0ce:	d082      	beq.n	800bfd6 <_dtoa_r+0x816>
 800c0d0:	9a05      	ldr	r2, [sp, #20]
 800c0d2:	331c      	adds	r3, #28
 800c0d4:	441a      	add	r2, r3
 800c0d6:	9205      	str	r2, [sp, #20]
 800c0d8:	9a06      	ldr	r2, [sp, #24]
 800c0da:	441a      	add	r2, r3
 800c0dc:	441d      	add	r5, r3
 800c0de:	9206      	str	r2, [sp, #24]
 800c0e0:	e779      	b.n	800bfd6 <_dtoa_r+0x816>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	e7f4      	b.n	800c0d0 <_dtoa_r+0x910>
 800c0e6:	9b04      	ldr	r3, [sp, #16]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	dc37      	bgt.n	800c15c <_dtoa_r+0x99c>
 800c0ec:	9b07      	ldr	r3, [sp, #28]
 800c0ee:	2b02      	cmp	r3, #2
 800c0f0:	dd34      	ble.n	800c15c <_dtoa_r+0x99c>
 800c0f2:	9b04      	ldr	r3, [sp, #16]
 800c0f4:	9301      	str	r3, [sp, #4]
 800c0f6:	9b01      	ldr	r3, [sp, #4]
 800c0f8:	b963      	cbnz	r3, 800c114 <_dtoa_r+0x954>
 800c0fa:	4631      	mov	r1, r6
 800c0fc:	2205      	movs	r2, #5
 800c0fe:	4620      	mov	r0, r4
 800c100:	f000 fab2 	bl	800c668 <__multadd>
 800c104:	4601      	mov	r1, r0
 800c106:	4606      	mov	r6, r0
 800c108:	4650      	mov	r0, sl
 800c10a:	f000 fcc7 	bl	800ca9c <__mcmp>
 800c10e:	2800      	cmp	r0, #0
 800c110:	f73f adbb 	bgt.w	800bc8a <_dtoa_r+0x4ca>
 800c114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c116:	9d00      	ldr	r5, [sp, #0]
 800c118:	ea6f 0b03 	mvn.w	fp, r3
 800c11c:	f04f 0800 	mov.w	r8, #0
 800c120:	4631      	mov	r1, r6
 800c122:	4620      	mov	r0, r4
 800c124:	f000 fa7e 	bl	800c624 <_Bfree>
 800c128:	2f00      	cmp	r7, #0
 800c12a:	f43f aeab 	beq.w	800be84 <_dtoa_r+0x6c4>
 800c12e:	f1b8 0f00 	cmp.w	r8, #0
 800c132:	d005      	beq.n	800c140 <_dtoa_r+0x980>
 800c134:	45b8      	cmp	r8, r7
 800c136:	d003      	beq.n	800c140 <_dtoa_r+0x980>
 800c138:	4641      	mov	r1, r8
 800c13a:	4620      	mov	r0, r4
 800c13c:	f000 fa72 	bl	800c624 <_Bfree>
 800c140:	4639      	mov	r1, r7
 800c142:	4620      	mov	r0, r4
 800c144:	f000 fa6e 	bl	800c624 <_Bfree>
 800c148:	e69c      	b.n	800be84 <_dtoa_r+0x6c4>
 800c14a:	2600      	movs	r6, #0
 800c14c:	4637      	mov	r7, r6
 800c14e:	e7e1      	b.n	800c114 <_dtoa_r+0x954>
 800c150:	46bb      	mov	fp, r7
 800c152:	4637      	mov	r7, r6
 800c154:	e599      	b.n	800bc8a <_dtoa_r+0x4ca>
 800c156:	bf00      	nop
 800c158:	40240000 	.word	0x40240000
 800c15c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c15e:	2b00      	cmp	r3, #0
 800c160:	f000 80c8 	beq.w	800c2f4 <_dtoa_r+0xb34>
 800c164:	9b04      	ldr	r3, [sp, #16]
 800c166:	9301      	str	r3, [sp, #4]
 800c168:	2d00      	cmp	r5, #0
 800c16a:	dd05      	ble.n	800c178 <_dtoa_r+0x9b8>
 800c16c:	4639      	mov	r1, r7
 800c16e:	462a      	mov	r2, r5
 800c170:	4620      	mov	r0, r4
 800c172:	f000 fc27 	bl	800c9c4 <__lshift>
 800c176:	4607      	mov	r7, r0
 800c178:	f1b8 0f00 	cmp.w	r8, #0
 800c17c:	d05b      	beq.n	800c236 <_dtoa_r+0xa76>
 800c17e:	6879      	ldr	r1, [r7, #4]
 800c180:	4620      	mov	r0, r4
 800c182:	f000 fa0f 	bl	800c5a4 <_Balloc>
 800c186:	4605      	mov	r5, r0
 800c188:	b928      	cbnz	r0, 800c196 <_dtoa_r+0x9d6>
 800c18a:	4b83      	ldr	r3, [pc, #524]	; (800c398 <_dtoa_r+0xbd8>)
 800c18c:	4602      	mov	r2, r0
 800c18e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c192:	f7ff bb2e 	b.w	800b7f2 <_dtoa_r+0x32>
 800c196:	693a      	ldr	r2, [r7, #16]
 800c198:	3202      	adds	r2, #2
 800c19a:	0092      	lsls	r2, r2, #2
 800c19c:	f107 010c 	add.w	r1, r7, #12
 800c1a0:	300c      	adds	r0, #12
 800c1a2:	f000 ffbd 	bl	800d120 <memcpy>
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	4629      	mov	r1, r5
 800c1aa:	4620      	mov	r0, r4
 800c1ac:	f000 fc0a 	bl	800c9c4 <__lshift>
 800c1b0:	9b00      	ldr	r3, [sp, #0]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	9304      	str	r3, [sp, #16]
 800c1b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1ba:	4413      	add	r3, r2
 800c1bc:	9308      	str	r3, [sp, #32]
 800c1be:	9b02      	ldr	r3, [sp, #8]
 800c1c0:	f003 0301 	and.w	r3, r3, #1
 800c1c4:	46b8      	mov	r8, r7
 800c1c6:	9306      	str	r3, [sp, #24]
 800c1c8:	4607      	mov	r7, r0
 800c1ca:	9b04      	ldr	r3, [sp, #16]
 800c1cc:	4631      	mov	r1, r6
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	4650      	mov	r0, sl
 800c1d2:	9301      	str	r3, [sp, #4]
 800c1d4:	f7ff fa6a 	bl	800b6ac <quorem>
 800c1d8:	4641      	mov	r1, r8
 800c1da:	9002      	str	r0, [sp, #8]
 800c1dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c1e0:	4650      	mov	r0, sl
 800c1e2:	f000 fc5b 	bl	800ca9c <__mcmp>
 800c1e6:	463a      	mov	r2, r7
 800c1e8:	9005      	str	r0, [sp, #20]
 800c1ea:	4631      	mov	r1, r6
 800c1ec:	4620      	mov	r0, r4
 800c1ee:	f000 fc71 	bl	800cad4 <__mdiff>
 800c1f2:	68c2      	ldr	r2, [r0, #12]
 800c1f4:	4605      	mov	r5, r0
 800c1f6:	bb02      	cbnz	r2, 800c23a <_dtoa_r+0xa7a>
 800c1f8:	4601      	mov	r1, r0
 800c1fa:	4650      	mov	r0, sl
 800c1fc:	f000 fc4e 	bl	800ca9c <__mcmp>
 800c200:	4602      	mov	r2, r0
 800c202:	4629      	mov	r1, r5
 800c204:	4620      	mov	r0, r4
 800c206:	9209      	str	r2, [sp, #36]	; 0x24
 800c208:	f000 fa0c 	bl	800c624 <_Bfree>
 800c20c:	9b07      	ldr	r3, [sp, #28]
 800c20e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c210:	9d04      	ldr	r5, [sp, #16]
 800c212:	ea43 0102 	orr.w	r1, r3, r2
 800c216:	9b06      	ldr	r3, [sp, #24]
 800c218:	4319      	orrs	r1, r3
 800c21a:	d110      	bne.n	800c23e <_dtoa_r+0xa7e>
 800c21c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c220:	d029      	beq.n	800c276 <_dtoa_r+0xab6>
 800c222:	9b05      	ldr	r3, [sp, #20]
 800c224:	2b00      	cmp	r3, #0
 800c226:	dd02      	ble.n	800c22e <_dtoa_r+0xa6e>
 800c228:	9b02      	ldr	r3, [sp, #8]
 800c22a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c22e:	9b01      	ldr	r3, [sp, #4]
 800c230:	f883 9000 	strb.w	r9, [r3]
 800c234:	e774      	b.n	800c120 <_dtoa_r+0x960>
 800c236:	4638      	mov	r0, r7
 800c238:	e7ba      	b.n	800c1b0 <_dtoa_r+0x9f0>
 800c23a:	2201      	movs	r2, #1
 800c23c:	e7e1      	b.n	800c202 <_dtoa_r+0xa42>
 800c23e:	9b05      	ldr	r3, [sp, #20]
 800c240:	2b00      	cmp	r3, #0
 800c242:	db04      	blt.n	800c24e <_dtoa_r+0xa8e>
 800c244:	9907      	ldr	r1, [sp, #28]
 800c246:	430b      	orrs	r3, r1
 800c248:	9906      	ldr	r1, [sp, #24]
 800c24a:	430b      	orrs	r3, r1
 800c24c:	d120      	bne.n	800c290 <_dtoa_r+0xad0>
 800c24e:	2a00      	cmp	r2, #0
 800c250:	dded      	ble.n	800c22e <_dtoa_r+0xa6e>
 800c252:	4651      	mov	r1, sl
 800c254:	2201      	movs	r2, #1
 800c256:	4620      	mov	r0, r4
 800c258:	f000 fbb4 	bl	800c9c4 <__lshift>
 800c25c:	4631      	mov	r1, r6
 800c25e:	4682      	mov	sl, r0
 800c260:	f000 fc1c 	bl	800ca9c <__mcmp>
 800c264:	2800      	cmp	r0, #0
 800c266:	dc03      	bgt.n	800c270 <_dtoa_r+0xab0>
 800c268:	d1e1      	bne.n	800c22e <_dtoa_r+0xa6e>
 800c26a:	f019 0f01 	tst.w	r9, #1
 800c26e:	d0de      	beq.n	800c22e <_dtoa_r+0xa6e>
 800c270:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c274:	d1d8      	bne.n	800c228 <_dtoa_r+0xa68>
 800c276:	9a01      	ldr	r2, [sp, #4]
 800c278:	2339      	movs	r3, #57	; 0x39
 800c27a:	7013      	strb	r3, [r2, #0]
 800c27c:	462b      	mov	r3, r5
 800c27e:	461d      	mov	r5, r3
 800c280:	3b01      	subs	r3, #1
 800c282:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c286:	2a39      	cmp	r2, #57	; 0x39
 800c288:	d06c      	beq.n	800c364 <_dtoa_r+0xba4>
 800c28a:	3201      	adds	r2, #1
 800c28c:	701a      	strb	r2, [r3, #0]
 800c28e:	e747      	b.n	800c120 <_dtoa_r+0x960>
 800c290:	2a00      	cmp	r2, #0
 800c292:	dd07      	ble.n	800c2a4 <_dtoa_r+0xae4>
 800c294:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c298:	d0ed      	beq.n	800c276 <_dtoa_r+0xab6>
 800c29a:	9a01      	ldr	r2, [sp, #4]
 800c29c:	f109 0301 	add.w	r3, r9, #1
 800c2a0:	7013      	strb	r3, [r2, #0]
 800c2a2:	e73d      	b.n	800c120 <_dtoa_r+0x960>
 800c2a4:	9b04      	ldr	r3, [sp, #16]
 800c2a6:	9a08      	ldr	r2, [sp, #32]
 800c2a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d043      	beq.n	800c338 <_dtoa_r+0xb78>
 800c2b0:	4651      	mov	r1, sl
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	220a      	movs	r2, #10
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f000 f9d6 	bl	800c668 <__multadd>
 800c2bc:	45b8      	cmp	r8, r7
 800c2be:	4682      	mov	sl, r0
 800c2c0:	f04f 0300 	mov.w	r3, #0
 800c2c4:	f04f 020a 	mov.w	r2, #10
 800c2c8:	4641      	mov	r1, r8
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	d107      	bne.n	800c2de <_dtoa_r+0xb1e>
 800c2ce:	f000 f9cb 	bl	800c668 <__multadd>
 800c2d2:	4680      	mov	r8, r0
 800c2d4:	4607      	mov	r7, r0
 800c2d6:	9b04      	ldr	r3, [sp, #16]
 800c2d8:	3301      	adds	r3, #1
 800c2da:	9304      	str	r3, [sp, #16]
 800c2dc:	e775      	b.n	800c1ca <_dtoa_r+0xa0a>
 800c2de:	f000 f9c3 	bl	800c668 <__multadd>
 800c2e2:	4639      	mov	r1, r7
 800c2e4:	4680      	mov	r8, r0
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	220a      	movs	r2, #10
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	f000 f9bc 	bl	800c668 <__multadd>
 800c2f0:	4607      	mov	r7, r0
 800c2f2:	e7f0      	b.n	800c2d6 <_dtoa_r+0xb16>
 800c2f4:	9b04      	ldr	r3, [sp, #16]
 800c2f6:	9301      	str	r3, [sp, #4]
 800c2f8:	9d00      	ldr	r5, [sp, #0]
 800c2fa:	4631      	mov	r1, r6
 800c2fc:	4650      	mov	r0, sl
 800c2fe:	f7ff f9d5 	bl	800b6ac <quorem>
 800c302:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c306:	9b00      	ldr	r3, [sp, #0]
 800c308:	f805 9b01 	strb.w	r9, [r5], #1
 800c30c:	1aea      	subs	r2, r5, r3
 800c30e:	9b01      	ldr	r3, [sp, #4]
 800c310:	4293      	cmp	r3, r2
 800c312:	dd07      	ble.n	800c324 <_dtoa_r+0xb64>
 800c314:	4651      	mov	r1, sl
 800c316:	2300      	movs	r3, #0
 800c318:	220a      	movs	r2, #10
 800c31a:	4620      	mov	r0, r4
 800c31c:	f000 f9a4 	bl	800c668 <__multadd>
 800c320:	4682      	mov	sl, r0
 800c322:	e7ea      	b.n	800c2fa <_dtoa_r+0xb3a>
 800c324:	9b01      	ldr	r3, [sp, #4]
 800c326:	2b00      	cmp	r3, #0
 800c328:	bfc8      	it	gt
 800c32a:	461d      	movgt	r5, r3
 800c32c:	9b00      	ldr	r3, [sp, #0]
 800c32e:	bfd8      	it	le
 800c330:	2501      	movle	r5, #1
 800c332:	441d      	add	r5, r3
 800c334:	f04f 0800 	mov.w	r8, #0
 800c338:	4651      	mov	r1, sl
 800c33a:	2201      	movs	r2, #1
 800c33c:	4620      	mov	r0, r4
 800c33e:	f000 fb41 	bl	800c9c4 <__lshift>
 800c342:	4631      	mov	r1, r6
 800c344:	4682      	mov	sl, r0
 800c346:	f000 fba9 	bl	800ca9c <__mcmp>
 800c34a:	2800      	cmp	r0, #0
 800c34c:	dc96      	bgt.n	800c27c <_dtoa_r+0xabc>
 800c34e:	d102      	bne.n	800c356 <_dtoa_r+0xb96>
 800c350:	f019 0f01 	tst.w	r9, #1
 800c354:	d192      	bne.n	800c27c <_dtoa_r+0xabc>
 800c356:	462b      	mov	r3, r5
 800c358:	461d      	mov	r5, r3
 800c35a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c35e:	2a30      	cmp	r2, #48	; 0x30
 800c360:	d0fa      	beq.n	800c358 <_dtoa_r+0xb98>
 800c362:	e6dd      	b.n	800c120 <_dtoa_r+0x960>
 800c364:	9a00      	ldr	r2, [sp, #0]
 800c366:	429a      	cmp	r2, r3
 800c368:	d189      	bne.n	800c27e <_dtoa_r+0xabe>
 800c36a:	f10b 0b01 	add.w	fp, fp, #1
 800c36e:	2331      	movs	r3, #49	; 0x31
 800c370:	e796      	b.n	800c2a0 <_dtoa_r+0xae0>
 800c372:	4b0a      	ldr	r3, [pc, #40]	; (800c39c <_dtoa_r+0xbdc>)
 800c374:	f7ff ba99 	b.w	800b8aa <_dtoa_r+0xea>
 800c378:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	f47f aa6d 	bne.w	800b85a <_dtoa_r+0x9a>
 800c380:	4b07      	ldr	r3, [pc, #28]	; (800c3a0 <_dtoa_r+0xbe0>)
 800c382:	f7ff ba92 	b.w	800b8aa <_dtoa_r+0xea>
 800c386:	9b01      	ldr	r3, [sp, #4]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	dcb5      	bgt.n	800c2f8 <_dtoa_r+0xb38>
 800c38c:	9b07      	ldr	r3, [sp, #28]
 800c38e:	2b02      	cmp	r3, #2
 800c390:	f73f aeb1 	bgt.w	800c0f6 <_dtoa_r+0x936>
 800c394:	e7b0      	b.n	800c2f8 <_dtoa_r+0xb38>
 800c396:	bf00      	nop
 800c398:	08021520 	.word	0x08021520
 800c39c:	0802145b 	.word	0x0802145b
 800c3a0:	080214bb 	.word	0x080214bb

0800c3a4 <_free_r>:
 800c3a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c3a6:	2900      	cmp	r1, #0
 800c3a8:	d044      	beq.n	800c434 <_free_r+0x90>
 800c3aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3ae:	9001      	str	r0, [sp, #4]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f1a1 0404 	sub.w	r4, r1, #4
 800c3b6:	bfb8      	it	lt
 800c3b8:	18e4      	addlt	r4, r4, r3
 800c3ba:	f000 f8e7 	bl	800c58c <__malloc_lock>
 800c3be:	4a1e      	ldr	r2, [pc, #120]	; (800c438 <_free_r+0x94>)
 800c3c0:	9801      	ldr	r0, [sp, #4]
 800c3c2:	6813      	ldr	r3, [r2, #0]
 800c3c4:	b933      	cbnz	r3, 800c3d4 <_free_r+0x30>
 800c3c6:	6063      	str	r3, [r4, #4]
 800c3c8:	6014      	str	r4, [r2, #0]
 800c3ca:	b003      	add	sp, #12
 800c3cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c3d0:	f000 b8e2 	b.w	800c598 <__malloc_unlock>
 800c3d4:	42a3      	cmp	r3, r4
 800c3d6:	d908      	bls.n	800c3ea <_free_r+0x46>
 800c3d8:	6825      	ldr	r5, [r4, #0]
 800c3da:	1961      	adds	r1, r4, r5
 800c3dc:	428b      	cmp	r3, r1
 800c3de:	bf01      	itttt	eq
 800c3e0:	6819      	ldreq	r1, [r3, #0]
 800c3e2:	685b      	ldreq	r3, [r3, #4]
 800c3e4:	1949      	addeq	r1, r1, r5
 800c3e6:	6021      	streq	r1, [r4, #0]
 800c3e8:	e7ed      	b.n	800c3c6 <_free_r+0x22>
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	685b      	ldr	r3, [r3, #4]
 800c3ee:	b10b      	cbz	r3, 800c3f4 <_free_r+0x50>
 800c3f0:	42a3      	cmp	r3, r4
 800c3f2:	d9fa      	bls.n	800c3ea <_free_r+0x46>
 800c3f4:	6811      	ldr	r1, [r2, #0]
 800c3f6:	1855      	adds	r5, r2, r1
 800c3f8:	42a5      	cmp	r5, r4
 800c3fa:	d10b      	bne.n	800c414 <_free_r+0x70>
 800c3fc:	6824      	ldr	r4, [r4, #0]
 800c3fe:	4421      	add	r1, r4
 800c400:	1854      	adds	r4, r2, r1
 800c402:	42a3      	cmp	r3, r4
 800c404:	6011      	str	r1, [r2, #0]
 800c406:	d1e0      	bne.n	800c3ca <_free_r+0x26>
 800c408:	681c      	ldr	r4, [r3, #0]
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	6053      	str	r3, [r2, #4]
 800c40e:	440c      	add	r4, r1
 800c410:	6014      	str	r4, [r2, #0]
 800c412:	e7da      	b.n	800c3ca <_free_r+0x26>
 800c414:	d902      	bls.n	800c41c <_free_r+0x78>
 800c416:	230c      	movs	r3, #12
 800c418:	6003      	str	r3, [r0, #0]
 800c41a:	e7d6      	b.n	800c3ca <_free_r+0x26>
 800c41c:	6825      	ldr	r5, [r4, #0]
 800c41e:	1961      	adds	r1, r4, r5
 800c420:	428b      	cmp	r3, r1
 800c422:	bf04      	itt	eq
 800c424:	6819      	ldreq	r1, [r3, #0]
 800c426:	685b      	ldreq	r3, [r3, #4]
 800c428:	6063      	str	r3, [r4, #4]
 800c42a:	bf04      	itt	eq
 800c42c:	1949      	addeq	r1, r1, r5
 800c42e:	6021      	streq	r1, [r4, #0]
 800c430:	6054      	str	r4, [r2, #4]
 800c432:	e7ca      	b.n	800c3ca <_free_r+0x26>
 800c434:	b003      	add	sp, #12
 800c436:	bd30      	pop	{r4, r5, pc}
 800c438:	200621e0 	.word	0x200621e0

0800c43c <malloc>:
 800c43c:	4b02      	ldr	r3, [pc, #8]	; (800c448 <malloc+0xc>)
 800c43e:	4601      	mov	r1, r0
 800c440:	6818      	ldr	r0, [r3, #0]
 800c442:	f000 b823 	b.w	800c48c <_malloc_r>
 800c446:	bf00      	nop
 800c448:	20000068 	.word	0x20000068

0800c44c <sbrk_aligned>:
 800c44c:	b570      	push	{r4, r5, r6, lr}
 800c44e:	4e0e      	ldr	r6, [pc, #56]	; (800c488 <sbrk_aligned+0x3c>)
 800c450:	460c      	mov	r4, r1
 800c452:	6831      	ldr	r1, [r6, #0]
 800c454:	4605      	mov	r5, r0
 800c456:	b911      	cbnz	r1, 800c45e <sbrk_aligned+0x12>
 800c458:	f000 fe52 	bl	800d100 <_sbrk_r>
 800c45c:	6030      	str	r0, [r6, #0]
 800c45e:	4621      	mov	r1, r4
 800c460:	4628      	mov	r0, r5
 800c462:	f000 fe4d 	bl	800d100 <_sbrk_r>
 800c466:	1c43      	adds	r3, r0, #1
 800c468:	d00a      	beq.n	800c480 <sbrk_aligned+0x34>
 800c46a:	1cc4      	adds	r4, r0, #3
 800c46c:	f024 0403 	bic.w	r4, r4, #3
 800c470:	42a0      	cmp	r0, r4
 800c472:	d007      	beq.n	800c484 <sbrk_aligned+0x38>
 800c474:	1a21      	subs	r1, r4, r0
 800c476:	4628      	mov	r0, r5
 800c478:	f000 fe42 	bl	800d100 <_sbrk_r>
 800c47c:	3001      	adds	r0, #1
 800c47e:	d101      	bne.n	800c484 <sbrk_aligned+0x38>
 800c480:	f04f 34ff 	mov.w	r4, #4294967295
 800c484:	4620      	mov	r0, r4
 800c486:	bd70      	pop	{r4, r5, r6, pc}
 800c488:	200621e4 	.word	0x200621e4

0800c48c <_malloc_r>:
 800c48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c490:	1ccd      	adds	r5, r1, #3
 800c492:	f025 0503 	bic.w	r5, r5, #3
 800c496:	3508      	adds	r5, #8
 800c498:	2d0c      	cmp	r5, #12
 800c49a:	bf38      	it	cc
 800c49c:	250c      	movcc	r5, #12
 800c49e:	2d00      	cmp	r5, #0
 800c4a0:	4607      	mov	r7, r0
 800c4a2:	db01      	blt.n	800c4a8 <_malloc_r+0x1c>
 800c4a4:	42a9      	cmp	r1, r5
 800c4a6:	d905      	bls.n	800c4b4 <_malloc_r+0x28>
 800c4a8:	230c      	movs	r3, #12
 800c4aa:	603b      	str	r3, [r7, #0]
 800c4ac:	2600      	movs	r6, #0
 800c4ae:	4630      	mov	r0, r6
 800c4b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c588 <_malloc_r+0xfc>
 800c4b8:	f000 f868 	bl	800c58c <__malloc_lock>
 800c4bc:	f8d8 3000 	ldr.w	r3, [r8]
 800c4c0:	461c      	mov	r4, r3
 800c4c2:	bb5c      	cbnz	r4, 800c51c <_malloc_r+0x90>
 800c4c4:	4629      	mov	r1, r5
 800c4c6:	4638      	mov	r0, r7
 800c4c8:	f7ff ffc0 	bl	800c44c <sbrk_aligned>
 800c4cc:	1c43      	adds	r3, r0, #1
 800c4ce:	4604      	mov	r4, r0
 800c4d0:	d155      	bne.n	800c57e <_malloc_r+0xf2>
 800c4d2:	f8d8 4000 	ldr.w	r4, [r8]
 800c4d6:	4626      	mov	r6, r4
 800c4d8:	2e00      	cmp	r6, #0
 800c4da:	d145      	bne.n	800c568 <_malloc_r+0xdc>
 800c4dc:	2c00      	cmp	r4, #0
 800c4de:	d048      	beq.n	800c572 <_malloc_r+0xe6>
 800c4e0:	6823      	ldr	r3, [r4, #0]
 800c4e2:	4631      	mov	r1, r6
 800c4e4:	4638      	mov	r0, r7
 800c4e6:	eb04 0903 	add.w	r9, r4, r3
 800c4ea:	f000 fe09 	bl	800d100 <_sbrk_r>
 800c4ee:	4581      	cmp	r9, r0
 800c4f0:	d13f      	bne.n	800c572 <_malloc_r+0xe6>
 800c4f2:	6821      	ldr	r1, [r4, #0]
 800c4f4:	1a6d      	subs	r5, r5, r1
 800c4f6:	4629      	mov	r1, r5
 800c4f8:	4638      	mov	r0, r7
 800c4fa:	f7ff ffa7 	bl	800c44c <sbrk_aligned>
 800c4fe:	3001      	adds	r0, #1
 800c500:	d037      	beq.n	800c572 <_malloc_r+0xe6>
 800c502:	6823      	ldr	r3, [r4, #0]
 800c504:	442b      	add	r3, r5
 800c506:	6023      	str	r3, [r4, #0]
 800c508:	f8d8 3000 	ldr.w	r3, [r8]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d038      	beq.n	800c582 <_malloc_r+0xf6>
 800c510:	685a      	ldr	r2, [r3, #4]
 800c512:	42a2      	cmp	r2, r4
 800c514:	d12b      	bne.n	800c56e <_malloc_r+0xe2>
 800c516:	2200      	movs	r2, #0
 800c518:	605a      	str	r2, [r3, #4]
 800c51a:	e00f      	b.n	800c53c <_malloc_r+0xb0>
 800c51c:	6822      	ldr	r2, [r4, #0]
 800c51e:	1b52      	subs	r2, r2, r5
 800c520:	d41f      	bmi.n	800c562 <_malloc_r+0xd6>
 800c522:	2a0b      	cmp	r2, #11
 800c524:	d917      	bls.n	800c556 <_malloc_r+0xca>
 800c526:	1961      	adds	r1, r4, r5
 800c528:	42a3      	cmp	r3, r4
 800c52a:	6025      	str	r5, [r4, #0]
 800c52c:	bf18      	it	ne
 800c52e:	6059      	strne	r1, [r3, #4]
 800c530:	6863      	ldr	r3, [r4, #4]
 800c532:	bf08      	it	eq
 800c534:	f8c8 1000 	streq.w	r1, [r8]
 800c538:	5162      	str	r2, [r4, r5]
 800c53a:	604b      	str	r3, [r1, #4]
 800c53c:	4638      	mov	r0, r7
 800c53e:	f104 060b 	add.w	r6, r4, #11
 800c542:	f000 f829 	bl	800c598 <__malloc_unlock>
 800c546:	f026 0607 	bic.w	r6, r6, #7
 800c54a:	1d23      	adds	r3, r4, #4
 800c54c:	1af2      	subs	r2, r6, r3
 800c54e:	d0ae      	beq.n	800c4ae <_malloc_r+0x22>
 800c550:	1b9b      	subs	r3, r3, r6
 800c552:	50a3      	str	r3, [r4, r2]
 800c554:	e7ab      	b.n	800c4ae <_malloc_r+0x22>
 800c556:	42a3      	cmp	r3, r4
 800c558:	6862      	ldr	r2, [r4, #4]
 800c55a:	d1dd      	bne.n	800c518 <_malloc_r+0x8c>
 800c55c:	f8c8 2000 	str.w	r2, [r8]
 800c560:	e7ec      	b.n	800c53c <_malloc_r+0xb0>
 800c562:	4623      	mov	r3, r4
 800c564:	6864      	ldr	r4, [r4, #4]
 800c566:	e7ac      	b.n	800c4c2 <_malloc_r+0x36>
 800c568:	4634      	mov	r4, r6
 800c56a:	6876      	ldr	r6, [r6, #4]
 800c56c:	e7b4      	b.n	800c4d8 <_malloc_r+0x4c>
 800c56e:	4613      	mov	r3, r2
 800c570:	e7cc      	b.n	800c50c <_malloc_r+0x80>
 800c572:	230c      	movs	r3, #12
 800c574:	603b      	str	r3, [r7, #0]
 800c576:	4638      	mov	r0, r7
 800c578:	f000 f80e 	bl	800c598 <__malloc_unlock>
 800c57c:	e797      	b.n	800c4ae <_malloc_r+0x22>
 800c57e:	6025      	str	r5, [r4, #0]
 800c580:	e7dc      	b.n	800c53c <_malloc_r+0xb0>
 800c582:	605b      	str	r3, [r3, #4]
 800c584:	deff      	udf	#255	; 0xff
 800c586:	bf00      	nop
 800c588:	200621e0 	.word	0x200621e0

0800c58c <__malloc_lock>:
 800c58c:	4801      	ldr	r0, [pc, #4]	; (800c594 <__malloc_lock+0x8>)
 800c58e:	f7ff b86d 	b.w	800b66c <__retarget_lock_acquire_recursive>
 800c592:	bf00      	nop
 800c594:	200621dc 	.word	0x200621dc

0800c598 <__malloc_unlock>:
 800c598:	4801      	ldr	r0, [pc, #4]	; (800c5a0 <__malloc_unlock+0x8>)
 800c59a:	f7ff b868 	b.w	800b66e <__retarget_lock_release_recursive>
 800c59e:	bf00      	nop
 800c5a0:	200621dc 	.word	0x200621dc

0800c5a4 <_Balloc>:
 800c5a4:	b570      	push	{r4, r5, r6, lr}
 800c5a6:	69c6      	ldr	r6, [r0, #28]
 800c5a8:	4604      	mov	r4, r0
 800c5aa:	460d      	mov	r5, r1
 800c5ac:	b976      	cbnz	r6, 800c5cc <_Balloc+0x28>
 800c5ae:	2010      	movs	r0, #16
 800c5b0:	f7ff ff44 	bl	800c43c <malloc>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	61e0      	str	r0, [r4, #28]
 800c5b8:	b920      	cbnz	r0, 800c5c4 <_Balloc+0x20>
 800c5ba:	4b18      	ldr	r3, [pc, #96]	; (800c61c <_Balloc+0x78>)
 800c5bc:	4818      	ldr	r0, [pc, #96]	; (800c620 <_Balloc+0x7c>)
 800c5be:	216b      	movs	r1, #107	; 0x6b
 800c5c0:	f7ff f856 	bl	800b670 <__assert_func>
 800c5c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5c8:	6006      	str	r6, [r0, #0]
 800c5ca:	60c6      	str	r6, [r0, #12]
 800c5cc:	69e6      	ldr	r6, [r4, #28]
 800c5ce:	68f3      	ldr	r3, [r6, #12]
 800c5d0:	b183      	cbz	r3, 800c5f4 <_Balloc+0x50>
 800c5d2:	69e3      	ldr	r3, [r4, #28]
 800c5d4:	68db      	ldr	r3, [r3, #12]
 800c5d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5da:	b9b8      	cbnz	r0, 800c60c <_Balloc+0x68>
 800c5dc:	2101      	movs	r1, #1
 800c5de:	fa01 f605 	lsl.w	r6, r1, r5
 800c5e2:	1d72      	adds	r2, r6, #5
 800c5e4:	0092      	lsls	r2, r2, #2
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	f000 fdaf 	bl	800d14a <_calloc_r>
 800c5ec:	b160      	cbz	r0, 800c608 <_Balloc+0x64>
 800c5ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5f2:	e00e      	b.n	800c612 <_Balloc+0x6e>
 800c5f4:	2221      	movs	r2, #33	; 0x21
 800c5f6:	2104      	movs	r1, #4
 800c5f8:	4620      	mov	r0, r4
 800c5fa:	f000 fda6 	bl	800d14a <_calloc_r>
 800c5fe:	69e3      	ldr	r3, [r4, #28]
 800c600:	60f0      	str	r0, [r6, #12]
 800c602:	68db      	ldr	r3, [r3, #12]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d1e4      	bne.n	800c5d2 <_Balloc+0x2e>
 800c608:	2000      	movs	r0, #0
 800c60a:	bd70      	pop	{r4, r5, r6, pc}
 800c60c:	6802      	ldr	r2, [r0, #0]
 800c60e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c612:	2300      	movs	r3, #0
 800c614:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c618:	e7f7      	b.n	800c60a <_Balloc+0x66>
 800c61a:	bf00      	nop
 800c61c:	080213dc 	.word	0x080213dc
 800c620:	08021531 	.word	0x08021531

0800c624 <_Bfree>:
 800c624:	b570      	push	{r4, r5, r6, lr}
 800c626:	69c6      	ldr	r6, [r0, #28]
 800c628:	4605      	mov	r5, r0
 800c62a:	460c      	mov	r4, r1
 800c62c:	b976      	cbnz	r6, 800c64c <_Bfree+0x28>
 800c62e:	2010      	movs	r0, #16
 800c630:	f7ff ff04 	bl	800c43c <malloc>
 800c634:	4602      	mov	r2, r0
 800c636:	61e8      	str	r0, [r5, #28]
 800c638:	b920      	cbnz	r0, 800c644 <_Bfree+0x20>
 800c63a:	4b09      	ldr	r3, [pc, #36]	; (800c660 <_Bfree+0x3c>)
 800c63c:	4809      	ldr	r0, [pc, #36]	; (800c664 <_Bfree+0x40>)
 800c63e:	218f      	movs	r1, #143	; 0x8f
 800c640:	f7ff f816 	bl	800b670 <__assert_func>
 800c644:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c648:	6006      	str	r6, [r0, #0]
 800c64a:	60c6      	str	r6, [r0, #12]
 800c64c:	b13c      	cbz	r4, 800c65e <_Bfree+0x3a>
 800c64e:	69eb      	ldr	r3, [r5, #28]
 800c650:	6862      	ldr	r2, [r4, #4]
 800c652:	68db      	ldr	r3, [r3, #12]
 800c654:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c658:	6021      	str	r1, [r4, #0]
 800c65a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c65e:	bd70      	pop	{r4, r5, r6, pc}
 800c660:	080213dc 	.word	0x080213dc
 800c664:	08021531 	.word	0x08021531

0800c668 <__multadd>:
 800c668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c66c:	690d      	ldr	r5, [r1, #16]
 800c66e:	4607      	mov	r7, r0
 800c670:	460c      	mov	r4, r1
 800c672:	461e      	mov	r6, r3
 800c674:	f101 0c14 	add.w	ip, r1, #20
 800c678:	2000      	movs	r0, #0
 800c67a:	f8dc 3000 	ldr.w	r3, [ip]
 800c67e:	b299      	uxth	r1, r3
 800c680:	fb02 6101 	mla	r1, r2, r1, r6
 800c684:	0c1e      	lsrs	r6, r3, #16
 800c686:	0c0b      	lsrs	r3, r1, #16
 800c688:	fb02 3306 	mla	r3, r2, r6, r3
 800c68c:	b289      	uxth	r1, r1
 800c68e:	3001      	adds	r0, #1
 800c690:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c694:	4285      	cmp	r5, r0
 800c696:	f84c 1b04 	str.w	r1, [ip], #4
 800c69a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c69e:	dcec      	bgt.n	800c67a <__multadd+0x12>
 800c6a0:	b30e      	cbz	r6, 800c6e6 <__multadd+0x7e>
 800c6a2:	68a3      	ldr	r3, [r4, #8]
 800c6a4:	42ab      	cmp	r3, r5
 800c6a6:	dc19      	bgt.n	800c6dc <__multadd+0x74>
 800c6a8:	6861      	ldr	r1, [r4, #4]
 800c6aa:	4638      	mov	r0, r7
 800c6ac:	3101      	adds	r1, #1
 800c6ae:	f7ff ff79 	bl	800c5a4 <_Balloc>
 800c6b2:	4680      	mov	r8, r0
 800c6b4:	b928      	cbnz	r0, 800c6c2 <__multadd+0x5a>
 800c6b6:	4602      	mov	r2, r0
 800c6b8:	4b0c      	ldr	r3, [pc, #48]	; (800c6ec <__multadd+0x84>)
 800c6ba:	480d      	ldr	r0, [pc, #52]	; (800c6f0 <__multadd+0x88>)
 800c6bc:	21ba      	movs	r1, #186	; 0xba
 800c6be:	f7fe ffd7 	bl	800b670 <__assert_func>
 800c6c2:	6922      	ldr	r2, [r4, #16]
 800c6c4:	3202      	adds	r2, #2
 800c6c6:	f104 010c 	add.w	r1, r4, #12
 800c6ca:	0092      	lsls	r2, r2, #2
 800c6cc:	300c      	adds	r0, #12
 800c6ce:	f000 fd27 	bl	800d120 <memcpy>
 800c6d2:	4621      	mov	r1, r4
 800c6d4:	4638      	mov	r0, r7
 800c6d6:	f7ff ffa5 	bl	800c624 <_Bfree>
 800c6da:	4644      	mov	r4, r8
 800c6dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c6e0:	3501      	adds	r5, #1
 800c6e2:	615e      	str	r6, [r3, #20]
 800c6e4:	6125      	str	r5, [r4, #16]
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6ec:	08021520 	.word	0x08021520
 800c6f0:	08021531 	.word	0x08021531

0800c6f4 <__hi0bits>:
 800c6f4:	0c03      	lsrs	r3, r0, #16
 800c6f6:	041b      	lsls	r3, r3, #16
 800c6f8:	b9d3      	cbnz	r3, 800c730 <__hi0bits+0x3c>
 800c6fa:	0400      	lsls	r0, r0, #16
 800c6fc:	2310      	movs	r3, #16
 800c6fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c702:	bf04      	itt	eq
 800c704:	0200      	lsleq	r0, r0, #8
 800c706:	3308      	addeq	r3, #8
 800c708:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c70c:	bf04      	itt	eq
 800c70e:	0100      	lsleq	r0, r0, #4
 800c710:	3304      	addeq	r3, #4
 800c712:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c716:	bf04      	itt	eq
 800c718:	0080      	lsleq	r0, r0, #2
 800c71a:	3302      	addeq	r3, #2
 800c71c:	2800      	cmp	r0, #0
 800c71e:	db05      	blt.n	800c72c <__hi0bits+0x38>
 800c720:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c724:	f103 0301 	add.w	r3, r3, #1
 800c728:	bf08      	it	eq
 800c72a:	2320      	moveq	r3, #32
 800c72c:	4618      	mov	r0, r3
 800c72e:	4770      	bx	lr
 800c730:	2300      	movs	r3, #0
 800c732:	e7e4      	b.n	800c6fe <__hi0bits+0xa>

0800c734 <__lo0bits>:
 800c734:	6803      	ldr	r3, [r0, #0]
 800c736:	f013 0207 	ands.w	r2, r3, #7
 800c73a:	d00c      	beq.n	800c756 <__lo0bits+0x22>
 800c73c:	07d9      	lsls	r1, r3, #31
 800c73e:	d422      	bmi.n	800c786 <__lo0bits+0x52>
 800c740:	079a      	lsls	r2, r3, #30
 800c742:	bf49      	itett	mi
 800c744:	085b      	lsrmi	r3, r3, #1
 800c746:	089b      	lsrpl	r3, r3, #2
 800c748:	6003      	strmi	r3, [r0, #0]
 800c74a:	2201      	movmi	r2, #1
 800c74c:	bf5c      	itt	pl
 800c74e:	6003      	strpl	r3, [r0, #0]
 800c750:	2202      	movpl	r2, #2
 800c752:	4610      	mov	r0, r2
 800c754:	4770      	bx	lr
 800c756:	b299      	uxth	r1, r3
 800c758:	b909      	cbnz	r1, 800c75e <__lo0bits+0x2a>
 800c75a:	0c1b      	lsrs	r3, r3, #16
 800c75c:	2210      	movs	r2, #16
 800c75e:	b2d9      	uxtb	r1, r3
 800c760:	b909      	cbnz	r1, 800c766 <__lo0bits+0x32>
 800c762:	3208      	adds	r2, #8
 800c764:	0a1b      	lsrs	r3, r3, #8
 800c766:	0719      	lsls	r1, r3, #28
 800c768:	bf04      	itt	eq
 800c76a:	091b      	lsreq	r3, r3, #4
 800c76c:	3204      	addeq	r2, #4
 800c76e:	0799      	lsls	r1, r3, #30
 800c770:	bf04      	itt	eq
 800c772:	089b      	lsreq	r3, r3, #2
 800c774:	3202      	addeq	r2, #2
 800c776:	07d9      	lsls	r1, r3, #31
 800c778:	d403      	bmi.n	800c782 <__lo0bits+0x4e>
 800c77a:	085b      	lsrs	r3, r3, #1
 800c77c:	f102 0201 	add.w	r2, r2, #1
 800c780:	d003      	beq.n	800c78a <__lo0bits+0x56>
 800c782:	6003      	str	r3, [r0, #0]
 800c784:	e7e5      	b.n	800c752 <__lo0bits+0x1e>
 800c786:	2200      	movs	r2, #0
 800c788:	e7e3      	b.n	800c752 <__lo0bits+0x1e>
 800c78a:	2220      	movs	r2, #32
 800c78c:	e7e1      	b.n	800c752 <__lo0bits+0x1e>
	...

0800c790 <__i2b>:
 800c790:	b510      	push	{r4, lr}
 800c792:	460c      	mov	r4, r1
 800c794:	2101      	movs	r1, #1
 800c796:	f7ff ff05 	bl	800c5a4 <_Balloc>
 800c79a:	4602      	mov	r2, r0
 800c79c:	b928      	cbnz	r0, 800c7aa <__i2b+0x1a>
 800c79e:	4b05      	ldr	r3, [pc, #20]	; (800c7b4 <__i2b+0x24>)
 800c7a0:	4805      	ldr	r0, [pc, #20]	; (800c7b8 <__i2b+0x28>)
 800c7a2:	f240 1145 	movw	r1, #325	; 0x145
 800c7a6:	f7fe ff63 	bl	800b670 <__assert_func>
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	6144      	str	r4, [r0, #20]
 800c7ae:	6103      	str	r3, [r0, #16]
 800c7b0:	bd10      	pop	{r4, pc}
 800c7b2:	bf00      	nop
 800c7b4:	08021520 	.word	0x08021520
 800c7b8:	08021531 	.word	0x08021531

0800c7bc <__multiply>:
 800c7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c0:	4691      	mov	r9, r2
 800c7c2:	690a      	ldr	r2, [r1, #16]
 800c7c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	bfb8      	it	lt
 800c7cc:	460b      	movlt	r3, r1
 800c7ce:	460c      	mov	r4, r1
 800c7d0:	bfbc      	itt	lt
 800c7d2:	464c      	movlt	r4, r9
 800c7d4:	4699      	movlt	r9, r3
 800c7d6:	6927      	ldr	r7, [r4, #16]
 800c7d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c7dc:	68a3      	ldr	r3, [r4, #8]
 800c7de:	6861      	ldr	r1, [r4, #4]
 800c7e0:	eb07 060a 	add.w	r6, r7, sl
 800c7e4:	42b3      	cmp	r3, r6
 800c7e6:	b085      	sub	sp, #20
 800c7e8:	bfb8      	it	lt
 800c7ea:	3101      	addlt	r1, #1
 800c7ec:	f7ff feda 	bl	800c5a4 <_Balloc>
 800c7f0:	b930      	cbnz	r0, 800c800 <__multiply+0x44>
 800c7f2:	4602      	mov	r2, r0
 800c7f4:	4b44      	ldr	r3, [pc, #272]	; (800c908 <__multiply+0x14c>)
 800c7f6:	4845      	ldr	r0, [pc, #276]	; (800c90c <__multiply+0x150>)
 800c7f8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c7fc:	f7fe ff38 	bl	800b670 <__assert_func>
 800c800:	f100 0514 	add.w	r5, r0, #20
 800c804:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c808:	462b      	mov	r3, r5
 800c80a:	2200      	movs	r2, #0
 800c80c:	4543      	cmp	r3, r8
 800c80e:	d321      	bcc.n	800c854 <__multiply+0x98>
 800c810:	f104 0314 	add.w	r3, r4, #20
 800c814:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c818:	f109 0314 	add.w	r3, r9, #20
 800c81c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c820:	9202      	str	r2, [sp, #8]
 800c822:	1b3a      	subs	r2, r7, r4
 800c824:	3a15      	subs	r2, #21
 800c826:	f022 0203 	bic.w	r2, r2, #3
 800c82a:	3204      	adds	r2, #4
 800c82c:	f104 0115 	add.w	r1, r4, #21
 800c830:	428f      	cmp	r7, r1
 800c832:	bf38      	it	cc
 800c834:	2204      	movcc	r2, #4
 800c836:	9201      	str	r2, [sp, #4]
 800c838:	9a02      	ldr	r2, [sp, #8]
 800c83a:	9303      	str	r3, [sp, #12]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d80c      	bhi.n	800c85a <__multiply+0x9e>
 800c840:	2e00      	cmp	r6, #0
 800c842:	dd03      	ble.n	800c84c <__multiply+0x90>
 800c844:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d05b      	beq.n	800c904 <__multiply+0x148>
 800c84c:	6106      	str	r6, [r0, #16]
 800c84e:	b005      	add	sp, #20
 800c850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c854:	f843 2b04 	str.w	r2, [r3], #4
 800c858:	e7d8      	b.n	800c80c <__multiply+0x50>
 800c85a:	f8b3 a000 	ldrh.w	sl, [r3]
 800c85e:	f1ba 0f00 	cmp.w	sl, #0
 800c862:	d024      	beq.n	800c8ae <__multiply+0xf2>
 800c864:	f104 0e14 	add.w	lr, r4, #20
 800c868:	46a9      	mov	r9, r5
 800c86a:	f04f 0c00 	mov.w	ip, #0
 800c86e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c872:	f8d9 1000 	ldr.w	r1, [r9]
 800c876:	fa1f fb82 	uxth.w	fp, r2
 800c87a:	b289      	uxth	r1, r1
 800c87c:	fb0a 110b 	mla	r1, sl, fp, r1
 800c880:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c884:	f8d9 2000 	ldr.w	r2, [r9]
 800c888:	4461      	add	r1, ip
 800c88a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c88e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c892:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c896:	b289      	uxth	r1, r1
 800c898:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c89c:	4577      	cmp	r7, lr
 800c89e:	f849 1b04 	str.w	r1, [r9], #4
 800c8a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c8a6:	d8e2      	bhi.n	800c86e <__multiply+0xb2>
 800c8a8:	9a01      	ldr	r2, [sp, #4]
 800c8aa:	f845 c002 	str.w	ip, [r5, r2]
 800c8ae:	9a03      	ldr	r2, [sp, #12]
 800c8b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c8b4:	3304      	adds	r3, #4
 800c8b6:	f1b9 0f00 	cmp.w	r9, #0
 800c8ba:	d021      	beq.n	800c900 <__multiply+0x144>
 800c8bc:	6829      	ldr	r1, [r5, #0]
 800c8be:	f104 0c14 	add.w	ip, r4, #20
 800c8c2:	46ae      	mov	lr, r5
 800c8c4:	f04f 0a00 	mov.w	sl, #0
 800c8c8:	f8bc b000 	ldrh.w	fp, [ip]
 800c8cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c8d0:	fb09 220b 	mla	r2, r9, fp, r2
 800c8d4:	4452      	add	r2, sl
 800c8d6:	b289      	uxth	r1, r1
 800c8d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c8dc:	f84e 1b04 	str.w	r1, [lr], #4
 800c8e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c8e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8e8:	f8be 1000 	ldrh.w	r1, [lr]
 800c8ec:	fb09 110a 	mla	r1, r9, sl, r1
 800c8f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c8f4:	4567      	cmp	r7, ip
 800c8f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8fa:	d8e5      	bhi.n	800c8c8 <__multiply+0x10c>
 800c8fc:	9a01      	ldr	r2, [sp, #4]
 800c8fe:	50a9      	str	r1, [r5, r2]
 800c900:	3504      	adds	r5, #4
 800c902:	e799      	b.n	800c838 <__multiply+0x7c>
 800c904:	3e01      	subs	r6, #1
 800c906:	e79b      	b.n	800c840 <__multiply+0x84>
 800c908:	08021520 	.word	0x08021520
 800c90c:	08021531 	.word	0x08021531

0800c910 <__pow5mult>:
 800c910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c914:	4615      	mov	r5, r2
 800c916:	f012 0203 	ands.w	r2, r2, #3
 800c91a:	4606      	mov	r6, r0
 800c91c:	460f      	mov	r7, r1
 800c91e:	d007      	beq.n	800c930 <__pow5mult+0x20>
 800c920:	4c25      	ldr	r4, [pc, #148]	; (800c9b8 <__pow5mult+0xa8>)
 800c922:	3a01      	subs	r2, #1
 800c924:	2300      	movs	r3, #0
 800c926:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c92a:	f7ff fe9d 	bl	800c668 <__multadd>
 800c92e:	4607      	mov	r7, r0
 800c930:	10ad      	asrs	r5, r5, #2
 800c932:	d03d      	beq.n	800c9b0 <__pow5mult+0xa0>
 800c934:	69f4      	ldr	r4, [r6, #28]
 800c936:	b97c      	cbnz	r4, 800c958 <__pow5mult+0x48>
 800c938:	2010      	movs	r0, #16
 800c93a:	f7ff fd7f 	bl	800c43c <malloc>
 800c93e:	4602      	mov	r2, r0
 800c940:	61f0      	str	r0, [r6, #28]
 800c942:	b928      	cbnz	r0, 800c950 <__pow5mult+0x40>
 800c944:	4b1d      	ldr	r3, [pc, #116]	; (800c9bc <__pow5mult+0xac>)
 800c946:	481e      	ldr	r0, [pc, #120]	; (800c9c0 <__pow5mult+0xb0>)
 800c948:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c94c:	f7fe fe90 	bl	800b670 <__assert_func>
 800c950:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c954:	6004      	str	r4, [r0, #0]
 800c956:	60c4      	str	r4, [r0, #12]
 800c958:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c95c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c960:	b94c      	cbnz	r4, 800c976 <__pow5mult+0x66>
 800c962:	f240 2171 	movw	r1, #625	; 0x271
 800c966:	4630      	mov	r0, r6
 800c968:	f7ff ff12 	bl	800c790 <__i2b>
 800c96c:	2300      	movs	r3, #0
 800c96e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c972:	4604      	mov	r4, r0
 800c974:	6003      	str	r3, [r0, #0]
 800c976:	f04f 0900 	mov.w	r9, #0
 800c97a:	07eb      	lsls	r3, r5, #31
 800c97c:	d50a      	bpl.n	800c994 <__pow5mult+0x84>
 800c97e:	4639      	mov	r1, r7
 800c980:	4622      	mov	r2, r4
 800c982:	4630      	mov	r0, r6
 800c984:	f7ff ff1a 	bl	800c7bc <__multiply>
 800c988:	4639      	mov	r1, r7
 800c98a:	4680      	mov	r8, r0
 800c98c:	4630      	mov	r0, r6
 800c98e:	f7ff fe49 	bl	800c624 <_Bfree>
 800c992:	4647      	mov	r7, r8
 800c994:	106d      	asrs	r5, r5, #1
 800c996:	d00b      	beq.n	800c9b0 <__pow5mult+0xa0>
 800c998:	6820      	ldr	r0, [r4, #0]
 800c99a:	b938      	cbnz	r0, 800c9ac <__pow5mult+0x9c>
 800c99c:	4622      	mov	r2, r4
 800c99e:	4621      	mov	r1, r4
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	f7ff ff0b 	bl	800c7bc <__multiply>
 800c9a6:	6020      	str	r0, [r4, #0]
 800c9a8:	f8c0 9000 	str.w	r9, [r0]
 800c9ac:	4604      	mov	r4, r0
 800c9ae:	e7e4      	b.n	800c97a <__pow5mult+0x6a>
 800c9b0:	4638      	mov	r0, r7
 800c9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9b6:	bf00      	nop
 800c9b8:	08021680 	.word	0x08021680
 800c9bc:	080213dc 	.word	0x080213dc
 800c9c0:	08021531 	.word	0x08021531

0800c9c4 <__lshift>:
 800c9c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c8:	460c      	mov	r4, r1
 800c9ca:	6849      	ldr	r1, [r1, #4]
 800c9cc:	6923      	ldr	r3, [r4, #16]
 800c9ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c9d2:	68a3      	ldr	r3, [r4, #8]
 800c9d4:	4607      	mov	r7, r0
 800c9d6:	4691      	mov	r9, r2
 800c9d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c9dc:	f108 0601 	add.w	r6, r8, #1
 800c9e0:	42b3      	cmp	r3, r6
 800c9e2:	db0b      	blt.n	800c9fc <__lshift+0x38>
 800c9e4:	4638      	mov	r0, r7
 800c9e6:	f7ff fddd 	bl	800c5a4 <_Balloc>
 800c9ea:	4605      	mov	r5, r0
 800c9ec:	b948      	cbnz	r0, 800ca02 <__lshift+0x3e>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	4b28      	ldr	r3, [pc, #160]	; (800ca94 <__lshift+0xd0>)
 800c9f2:	4829      	ldr	r0, [pc, #164]	; (800ca98 <__lshift+0xd4>)
 800c9f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c9f8:	f7fe fe3a 	bl	800b670 <__assert_func>
 800c9fc:	3101      	adds	r1, #1
 800c9fe:	005b      	lsls	r3, r3, #1
 800ca00:	e7ee      	b.n	800c9e0 <__lshift+0x1c>
 800ca02:	2300      	movs	r3, #0
 800ca04:	f100 0114 	add.w	r1, r0, #20
 800ca08:	f100 0210 	add.w	r2, r0, #16
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	4553      	cmp	r3, sl
 800ca10:	db33      	blt.n	800ca7a <__lshift+0xb6>
 800ca12:	6920      	ldr	r0, [r4, #16]
 800ca14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca18:	f104 0314 	add.w	r3, r4, #20
 800ca1c:	f019 091f 	ands.w	r9, r9, #31
 800ca20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ca28:	d02b      	beq.n	800ca82 <__lshift+0xbe>
 800ca2a:	f1c9 0e20 	rsb	lr, r9, #32
 800ca2e:	468a      	mov	sl, r1
 800ca30:	2200      	movs	r2, #0
 800ca32:	6818      	ldr	r0, [r3, #0]
 800ca34:	fa00 f009 	lsl.w	r0, r0, r9
 800ca38:	4310      	orrs	r0, r2
 800ca3a:	f84a 0b04 	str.w	r0, [sl], #4
 800ca3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca42:	459c      	cmp	ip, r3
 800ca44:	fa22 f20e 	lsr.w	r2, r2, lr
 800ca48:	d8f3      	bhi.n	800ca32 <__lshift+0x6e>
 800ca4a:	ebac 0304 	sub.w	r3, ip, r4
 800ca4e:	3b15      	subs	r3, #21
 800ca50:	f023 0303 	bic.w	r3, r3, #3
 800ca54:	3304      	adds	r3, #4
 800ca56:	f104 0015 	add.w	r0, r4, #21
 800ca5a:	4584      	cmp	ip, r0
 800ca5c:	bf38      	it	cc
 800ca5e:	2304      	movcc	r3, #4
 800ca60:	50ca      	str	r2, [r1, r3]
 800ca62:	b10a      	cbz	r2, 800ca68 <__lshift+0xa4>
 800ca64:	f108 0602 	add.w	r6, r8, #2
 800ca68:	3e01      	subs	r6, #1
 800ca6a:	4638      	mov	r0, r7
 800ca6c:	612e      	str	r6, [r5, #16]
 800ca6e:	4621      	mov	r1, r4
 800ca70:	f7ff fdd8 	bl	800c624 <_Bfree>
 800ca74:	4628      	mov	r0, r5
 800ca76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ca7e:	3301      	adds	r3, #1
 800ca80:	e7c5      	b.n	800ca0e <__lshift+0x4a>
 800ca82:	3904      	subs	r1, #4
 800ca84:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca88:	f841 2f04 	str.w	r2, [r1, #4]!
 800ca8c:	459c      	cmp	ip, r3
 800ca8e:	d8f9      	bhi.n	800ca84 <__lshift+0xc0>
 800ca90:	e7ea      	b.n	800ca68 <__lshift+0xa4>
 800ca92:	bf00      	nop
 800ca94:	08021520 	.word	0x08021520
 800ca98:	08021531 	.word	0x08021531

0800ca9c <__mcmp>:
 800ca9c:	b530      	push	{r4, r5, lr}
 800ca9e:	6902      	ldr	r2, [r0, #16]
 800caa0:	690c      	ldr	r4, [r1, #16]
 800caa2:	1b12      	subs	r2, r2, r4
 800caa4:	d10e      	bne.n	800cac4 <__mcmp+0x28>
 800caa6:	f100 0314 	add.w	r3, r0, #20
 800caaa:	3114      	adds	r1, #20
 800caac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cab0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cab4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cab8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cabc:	42a5      	cmp	r5, r4
 800cabe:	d003      	beq.n	800cac8 <__mcmp+0x2c>
 800cac0:	d305      	bcc.n	800cace <__mcmp+0x32>
 800cac2:	2201      	movs	r2, #1
 800cac4:	4610      	mov	r0, r2
 800cac6:	bd30      	pop	{r4, r5, pc}
 800cac8:	4283      	cmp	r3, r0
 800caca:	d3f3      	bcc.n	800cab4 <__mcmp+0x18>
 800cacc:	e7fa      	b.n	800cac4 <__mcmp+0x28>
 800cace:	f04f 32ff 	mov.w	r2, #4294967295
 800cad2:	e7f7      	b.n	800cac4 <__mcmp+0x28>

0800cad4 <__mdiff>:
 800cad4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cad8:	460c      	mov	r4, r1
 800cada:	4606      	mov	r6, r0
 800cadc:	4611      	mov	r1, r2
 800cade:	4620      	mov	r0, r4
 800cae0:	4690      	mov	r8, r2
 800cae2:	f7ff ffdb 	bl	800ca9c <__mcmp>
 800cae6:	1e05      	subs	r5, r0, #0
 800cae8:	d110      	bne.n	800cb0c <__mdiff+0x38>
 800caea:	4629      	mov	r1, r5
 800caec:	4630      	mov	r0, r6
 800caee:	f7ff fd59 	bl	800c5a4 <_Balloc>
 800caf2:	b930      	cbnz	r0, 800cb02 <__mdiff+0x2e>
 800caf4:	4b3a      	ldr	r3, [pc, #232]	; (800cbe0 <__mdiff+0x10c>)
 800caf6:	4602      	mov	r2, r0
 800caf8:	f240 2137 	movw	r1, #567	; 0x237
 800cafc:	4839      	ldr	r0, [pc, #228]	; (800cbe4 <__mdiff+0x110>)
 800cafe:	f7fe fdb7 	bl	800b670 <__assert_func>
 800cb02:	2301      	movs	r3, #1
 800cb04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb0c:	bfa4      	itt	ge
 800cb0e:	4643      	movge	r3, r8
 800cb10:	46a0      	movge	r8, r4
 800cb12:	4630      	mov	r0, r6
 800cb14:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cb18:	bfa6      	itte	ge
 800cb1a:	461c      	movge	r4, r3
 800cb1c:	2500      	movge	r5, #0
 800cb1e:	2501      	movlt	r5, #1
 800cb20:	f7ff fd40 	bl	800c5a4 <_Balloc>
 800cb24:	b920      	cbnz	r0, 800cb30 <__mdiff+0x5c>
 800cb26:	4b2e      	ldr	r3, [pc, #184]	; (800cbe0 <__mdiff+0x10c>)
 800cb28:	4602      	mov	r2, r0
 800cb2a:	f240 2145 	movw	r1, #581	; 0x245
 800cb2e:	e7e5      	b.n	800cafc <__mdiff+0x28>
 800cb30:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cb34:	6926      	ldr	r6, [r4, #16]
 800cb36:	60c5      	str	r5, [r0, #12]
 800cb38:	f104 0914 	add.w	r9, r4, #20
 800cb3c:	f108 0514 	add.w	r5, r8, #20
 800cb40:	f100 0e14 	add.w	lr, r0, #20
 800cb44:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cb48:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cb4c:	f108 0210 	add.w	r2, r8, #16
 800cb50:	46f2      	mov	sl, lr
 800cb52:	2100      	movs	r1, #0
 800cb54:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb58:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cb5c:	fa11 f88b 	uxtah	r8, r1, fp
 800cb60:	b299      	uxth	r1, r3
 800cb62:	0c1b      	lsrs	r3, r3, #16
 800cb64:	eba8 0801 	sub.w	r8, r8, r1
 800cb68:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cb6c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cb70:	fa1f f888 	uxth.w	r8, r8
 800cb74:	1419      	asrs	r1, r3, #16
 800cb76:	454e      	cmp	r6, r9
 800cb78:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cb7c:	f84a 3b04 	str.w	r3, [sl], #4
 800cb80:	d8e8      	bhi.n	800cb54 <__mdiff+0x80>
 800cb82:	1b33      	subs	r3, r6, r4
 800cb84:	3b15      	subs	r3, #21
 800cb86:	f023 0303 	bic.w	r3, r3, #3
 800cb8a:	3304      	adds	r3, #4
 800cb8c:	3415      	adds	r4, #21
 800cb8e:	42a6      	cmp	r6, r4
 800cb90:	bf38      	it	cc
 800cb92:	2304      	movcc	r3, #4
 800cb94:	441d      	add	r5, r3
 800cb96:	4473      	add	r3, lr
 800cb98:	469e      	mov	lr, r3
 800cb9a:	462e      	mov	r6, r5
 800cb9c:	4566      	cmp	r6, ip
 800cb9e:	d30e      	bcc.n	800cbbe <__mdiff+0xea>
 800cba0:	f10c 0203 	add.w	r2, ip, #3
 800cba4:	1b52      	subs	r2, r2, r5
 800cba6:	f022 0203 	bic.w	r2, r2, #3
 800cbaa:	3d03      	subs	r5, #3
 800cbac:	45ac      	cmp	ip, r5
 800cbae:	bf38      	it	cc
 800cbb0:	2200      	movcc	r2, #0
 800cbb2:	4413      	add	r3, r2
 800cbb4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cbb8:	b17a      	cbz	r2, 800cbda <__mdiff+0x106>
 800cbba:	6107      	str	r7, [r0, #16]
 800cbbc:	e7a4      	b.n	800cb08 <__mdiff+0x34>
 800cbbe:	f856 8b04 	ldr.w	r8, [r6], #4
 800cbc2:	fa11 f288 	uxtah	r2, r1, r8
 800cbc6:	1414      	asrs	r4, r2, #16
 800cbc8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cbcc:	b292      	uxth	r2, r2
 800cbce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cbd2:	f84e 2b04 	str.w	r2, [lr], #4
 800cbd6:	1421      	asrs	r1, r4, #16
 800cbd8:	e7e0      	b.n	800cb9c <__mdiff+0xc8>
 800cbda:	3f01      	subs	r7, #1
 800cbdc:	e7ea      	b.n	800cbb4 <__mdiff+0xe0>
 800cbde:	bf00      	nop
 800cbe0:	08021520 	.word	0x08021520
 800cbe4:	08021531 	.word	0x08021531

0800cbe8 <__d2b>:
 800cbe8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cbec:	460f      	mov	r7, r1
 800cbee:	2101      	movs	r1, #1
 800cbf0:	ec59 8b10 	vmov	r8, r9, d0
 800cbf4:	4616      	mov	r6, r2
 800cbf6:	f7ff fcd5 	bl	800c5a4 <_Balloc>
 800cbfa:	4604      	mov	r4, r0
 800cbfc:	b930      	cbnz	r0, 800cc0c <__d2b+0x24>
 800cbfe:	4602      	mov	r2, r0
 800cc00:	4b24      	ldr	r3, [pc, #144]	; (800cc94 <__d2b+0xac>)
 800cc02:	4825      	ldr	r0, [pc, #148]	; (800cc98 <__d2b+0xb0>)
 800cc04:	f240 310f 	movw	r1, #783	; 0x30f
 800cc08:	f7fe fd32 	bl	800b670 <__assert_func>
 800cc0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cc10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc14:	bb2d      	cbnz	r5, 800cc62 <__d2b+0x7a>
 800cc16:	9301      	str	r3, [sp, #4]
 800cc18:	f1b8 0300 	subs.w	r3, r8, #0
 800cc1c:	d026      	beq.n	800cc6c <__d2b+0x84>
 800cc1e:	4668      	mov	r0, sp
 800cc20:	9300      	str	r3, [sp, #0]
 800cc22:	f7ff fd87 	bl	800c734 <__lo0bits>
 800cc26:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cc2a:	b1e8      	cbz	r0, 800cc68 <__d2b+0x80>
 800cc2c:	f1c0 0320 	rsb	r3, r0, #32
 800cc30:	fa02 f303 	lsl.w	r3, r2, r3
 800cc34:	430b      	orrs	r3, r1
 800cc36:	40c2      	lsrs	r2, r0
 800cc38:	6163      	str	r3, [r4, #20]
 800cc3a:	9201      	str	r2, [sp, #4]
 800cc3c:	9b01      	ldr	r3, [sp, #4]
 800cc3e:	61a3      	str	r3, [r4, #24]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	bf14      	ite	ne
 800cc44:	2202      	movne	r2, #2
 800cc46:	2201      	moveq	r2, #1
 800cc48:	6122      	str	r2, [r4, #16]
 800cc4a:	b1bd      	cbz	r5, 800cc7c <__d2b+0x94>
 800cc4c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cc50:	4405      	add	r5, r0
 800cc52:	603d      	str	r5, [r7, #0]
 800cc54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cc58:	6030      	str	r0, [r6, #0]
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	b003      	add	sp, #12
 800cc5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc66:	e7d6      	b.n	800cc16 <__d2b+0x2e>
 800cc68:	6161      	str	r1, [r4, #20]
 800cc6a:	e7e7      	b.n	800cc3c <__d2b+0x54>
 800cc6c:	a801      	add	r0, sp, #4
 800cc6e:	f7ff fd61 	bl	800c734 <__lo0bits>
 800cc72:	9b01      	ldr	r3, [sp, #4]
 800cc74:	6163      	str	r3, [r4, #20]
 800cc76:	3020      	adds	r0, #32
 800cc78:	2201      	movs	r2, #1
 800cc7a:	e7e5      	b.n	800cc48 <__d2b+0x60>
 800cc7c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc80:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cc84:	6038      	str	r0, [r7, #0]
 800cc86:	6918      	ldr	r0, [r3, #16]
 800cc88:	f7ff fd34 	bl	800c6f4 <__hi0bits>
 800cc8c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc90:	e7e2      	b.n	800cc58 <__d2b+0x70>
 800cc92:	bf00      	nop
 800cc94:	08021520 	.word	0x08021520
 800cc98:	08021531 	.word	0x08021531

0800cc9c <__ssputs_r>:
 800cc9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cca0:	688e      	ldr	r6, [r1, #8]
 800cca2:	461f      	mov	r7, r3
 800cca4:	42be      	cmp	r6, r7
 800cca6:	680b      	ldr	r3, [r1, #0]
 800cca8:	4682      	mov	sl, r0
 800ccaa:	460c      	mov	r4, r1
 800ccac:	4690      	mov	r8, r2
 800ccae:	d82c      	bhi.n	800cd0a <__ssputs_r+0x6e>
 800ccb0:	898a      	ldrh	r2, [r1, #12]
 800ccb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ccb6:	d026      	beq.n	800cd06 <__ssputs_r+0x6a>
 800ccb8:	6965      	ldr	r5, [r4, #20]
 800ccba:	6909      	ldr	r1, [r1, #16]
 800ccbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ccc0:	eba3 0901 	sub.w	r9, r3, r1
 800ccc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ccc8:	1c7b      	adds	r3, r7, #1
 800ccca:	444b      	add	r3, r9
 800cccc:	106d      	asrs	r5, r5, #1
 800ccce:	429d      	cmp	r5, r3
 800ccd0:	bf38      	it	cc
 800ccd2:	461d      	movcc	r5, r3
 800ccd4:	0553      	lsls	r3, r2, #21
 800ccd6:	d527      	bpl.n	800cd28 <__ssputs_r+0x8c>
 800ccd8:	4629      	mov	r1, r5
 800ccda:	f7ff fbd7 	bl	800c48c <_malloc_r>
 800ccde:	4606      	mov	r6, r0
 800cce0:	b360      	cbz	r0, 800cd3c <__ssputs_r+0xa0>
 800cce2:	6921      	ldr	r1, [r4, #16]
 800cce4:	464a      	mov	r2, r9
 800cce6:	f000 fa1b 	bl	800d120 <memcpy>
 800ccea:	89a3      	ldrh	r3, [r4, #12]
 800ccec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ccf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccf4:	81a3      	strh	r3, [r4, #12]
 800ccf6:	6126      	str	r6, [r4, #16]
 800ccf8:	6165      	str	r5, [r4, #20]
 800ccfa:	444e      	add	r6, r9
 800ccfc:	eba5 0509 	sub.w	r5, r5, r9
 800cd00:	6026      	str	r6, [r4, #0]
 800cd02:	60a5      	str	r5, [r4, #8]
 800cd04:	463e      	mov	r6, r7
 800cd06:	42be      	cmp	r6, r7
 800cd08:	d900      	bls.n	800cd0c <__ssputs_r+0x70>
 800cd0a:	463e      	mov	r6, r7
 800cd0c:	6820      	ldr	r0, [r4, #0]
 800cd0e:	4632      	mov	r2, r6
 800cd10:	4641      	mov	r1, r8
 800cd12:	f000 f9db 	bl	800d0cc <memmove>
 800cd16:	68a3      	ldr	r3, [r4, #8]
 800cd18:	1b9b      	subs	r3, r3, r6
 800cd1a:	60a3      	str	r3, [r4, #8]
 800cd1c:	6823      	ldr	r3, [r4, #0]
 800cd1e:	4433      	add	r3, r6
 800cd20:	6023      	str	r3, [r4, #0]
 800cd22:	2000      	movs	r0, #0
 800cd24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd28:	462a      	mov	r2, r5
 800cd2a:	f000 fa36 	bl	800d19a <_realloc_r>
 800cd2e:	4606      	mov	r6, r0
 800cd30:	2800      	cmp	r0, #0
 800cd32:	d1e0      	bne.n	800ccf6 <__ssputs_r+0x5a>
 800cd34:	6921      	ldr	r1, [r4, #16]
 800cd36:	4650      	mov	r0, sl
 800cd38:	f7ff fb34 	bl	800c3a4 <_free_r>
 800cd3c:	230c      	movs	r3, #12
 800cd3e:	f8ca 3000 	str.w	r3, [sl]
 800cd42:	89a3      	ldrh	r3, [r4, #12]
 800cd44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd48:	81a3      	strh	r3, [r4, #12]
 800cd4a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd4e:	e7e9      	b.n	800cd24 <__ssputs_r+0x88>

0800cd50 <_svfiprintf_r>:
 800cd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd54:	4698      	mov	r8, r3
 800cd56:	898b      	ldrh	r3, [r1, #12]
 800cd58:	061b      	lsls	r3, r3, #24
 800cd5a:	b09d      	sub	sp, #116	; 0x74
 800cd5c:	4607      	mov	r7, r0
 800cd5e:	460d      	mov	r5, r1
 800cd60:	4614      	mov	r4, r2
 800cd62:	d50e      	bpl.n	800cd82 <_svfiprintf_r+0x32>
 800cd64:	690b      	ldr	r3, [r1, #16]
 800cd66:	b963      	cbnz	r3, 800cd82 <_svfiprintf_r+0x32>
 800cd68:	2140      	movs	r1, #64	; 0x40
 800cd6a:	f7ff fb8f 	bl	800c48c <_malloc_r>
 800cd6e:	6028      	str	r0, [r5, #0]
 800cd70:	6128      	str	r0, [r5, #16]
 800cd72:	b920      	cbnz	r0, 800cd7e <_svfiprintf_r+0x2e>
 800cd74:	230c      	movs	r3, #12
 800cd76:	603b      	str	r3, [r7, #0]
 800cd78:	f04f 30ff 	mov.w	r0, #4294967295
 800cd7c:	e0d0      	b.n	800cf20 <_svfiprintf_r+0x1d0>
 800cd7e:	2340      	movs	r3, #64	; 0x40
 800cd80:	616b      	str	r3, [r5, #20]
 800cd82:	2300      	movs	r3, #0
 800cd84:	9309      	str	r3, [sp, #36]	; 0x24
 800cd86:	2320      	movs	r3, #32
 800cd88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd90:	2330      	movs	r3, #48	; 0x30
 800cd92:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cf38 <_svfiprintf_r+0x1e8>
 800cd96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd9a:	f04f 0901 	mov.w	r9, #1
 800cd9e:	4623      	mov	r3, r4
 800cda0:	469a      	mov	sl, r3
 800cda2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cda6:	b10a      	cbz	r2, 800cdac <_svfiprintf_r+0x5c>
 800cda8:	2a25      	cmp	r2, #37	; 0x25
 800cdaa:	d1f9      	bne.n	800cda0 <_svfiprintf_r+0x50>
 800cdac:	ebba 0b04 	subs.w	fp, sl, r4
 800cdb0:	d00b      	beq.n	800cdca <_svfiprintf_r+0x7a>
 800cdb2:	465b      	mov	r3, fp
 800cdb4:	4622      	mov	r2, r4
 800cdb6:	4629      	mov	r1, r5
 800cdb8:	4638      	mov	r0, r7
 800cdba:	f7ff ff6f 	bl	800cc9c <__ssputs_r>
 800cdbe:	3001      	adds	r0, #1
 800cdc0:	f000 80a9 	beq.w	800cf16 <_svfiprintf_r+0x1c6>
 800cdc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdc6:	445a      	add	r2, fp
 800cdc8:	9209      	str	r2, [sp, #36]	; 0x24
 800cdca:	f89a 3000 	ldrb.w	r3, [sl]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	f000 80a1 	beq.w	800cf16 <_svfiprintf_r+0x1c6>
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdde:	f10a 0a01 	add.w	sl, sl, #1
 800cde2:	9304      	str	r3, [sp, #16]
 800cde4:	9307      	str	r3, [sp, #28]
 800cde6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cdea:	931a      	str	r3, [sp, #104]	; 0x68
 800cdec:	4654      	mov	r4, sl
 800cdee:	2205      	movs	r2, #5
 800cdf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdf4:	4850      	ldr	r0, [pc, #320]	; (800cf38 <_svfiprintf_r+0x1e8>)
 800cdf6:	f7f3 fa13 	bl	8000220 <memchr>
 800cdfa:	9a04      	ldr	r2, [sp, #16]
 800cdfc:	b9d8      	cbnz	r0, 800ce36 <_svfiprintf_r+0xe6>
 800cdfe:	06d0      	lsls	r0, r2, #27
 800ce00:	bf44      	itt	mi
 800ce02:	2320      	movmi	r3, #32
 800ce04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce08:	0711      	lsls	r1, r2, #28
 800ce0a:	bf44      	itt	mi
 800ce0c:	232b      	movmi	r3, #43	; 0x2b
 800ce0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce12:	f89a 3000 	ldrb.w	r3, [sl]
 800ce16:	2b2a      	cmp	r3, #42	; 0x2a
 800ce18:	d015      	beq.n	800ce46 <_svfiprintf_r+0xf6>
 800ce1a:	9a07      	ldr	r2, [sp, #28]
 800ce1c:	4654      	mov	r4, sl
 800ce1e:	2000      	movs	r0, #0
 800ce20:	f04f 0c0a 	mov.w	ip, #10
 800ce24:	4621      	mov	r1, r4
 800ce26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce2a:	3b30      	subs	r3, #48	; 0x30
 800ce2c:	2b09      	cmp	r3, #9
 800ce2e:	d94d      	bls.n	800cecc <_svfiprintf_r+0x17c>
 800ce30:	b1b0      	cbz	r0, 800ce60 <_svfiprintf_r+0x110>
 800ce32:	9207      	str	r2, [sp, #28]
 800ce34:	e014      	b.n	800ce60 <_svfiprintf_r+0x110>
 800ce36:	eba0 0308 	sub.w	r3, r0, r8
 800ce3a:	fa09 f303 	lsl.w	r3, r9, r3
 800ce3e:	4313      	orrs	r3, r2
 800ce40:	9304      	str	r3, [sp, #16]
 800ce42:	46a2      	mov	sl, r4
 800ce44:	e7d2      	b.n	800cdec <_svfiprintf_r+0x9c>
 800ce46:	9b03      	ldr	r3, [sp, #12]
 800ce48:	1d19      	adds	r1, r3, #4
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	9103      	str	r1, [sp, #12]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	bfbb      	ittet	lt
 800ce52:	425b      	neglt	r3, r3
 800ce54:	f042 0202 	orrlt.w	r2, r2, #2
 800ce58:	9307      	strge	r3, [sp, #28]
 800ce5a:	9307      	strlt	r3, [sp, #28]
 800ce5c:	bfb8      	it	lt
 800ce5e:	9204      	strlt	r2, [sp, #16]
 800ce60:	7823      	ldrb	r3, [r4, #0]
 800ce62:	2b2e      	cmp	r3, #46	; 0x2e
 800ce64:	d10c      	bne.n	800ce80 <_svfiprintf_r+0x130>
 800ce66:	7863      	ldrb	r3, [r4, #1]
 800ce68:	2b2a      	cmp	r3, #42	; 0x2a
 800ce6a:	d134      	bne.n	800ced6 <_svfiprintf_r+0x186>
 800ce6c:	9b03      	ldr	r3, [sp, #12]
 800ce6e:	1d1a      	adds	r2, r3, #4
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	9203      	str	r2, [sp, #12]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	bfb8      	it	lt
 800ce78:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce7c:	3402      	adds	r4, #2
 800ce7e:	9305      	str	r3, [sp, #20]
 800ce80:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cf48 <_svfiprintf_r+0x1f8>
 800ce84:	7821      	ldrb	r1, [r4, #0]
 800ce86:	2203      	movs	r2, #3
 800ce88:	4650      	mov	r0, sl
 800ce8a:	f7f3 f9c9 	bl	8000220 <memchr>
 800ce8e:	b138      	cbz	r0, 800cea0 <_svfiprintf_r+0x150>
 800ce90:	9b04      	ldr	r3, [sp, #16]
 800ce92:	eba0 000a 	sub.w	r0, r0, sl
 800ce96:	2240      	movs	r2, #64	; 0x40
 800ce98:	4082      	lsls	r2, r0
 800ce9a:	4313      	orrs	r3, r2
 800ce9c:	3401      	adds	r4, #1
 800ce9e:	9304      	str	r3, [sp, #16]
 800cea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cea4:	4825      	ldr	r0, [pc, #148]	; (800cf3c <_svfiprintf_r+0x1ec>)
 800cea6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ceaa:	2206      	movs	r2, #6
 800ceac:	f7f3 f9b8 	bl	8000220 <memchr>
 800ceb0:	2800      	cmp	r0, #0
 800ceb2:	d038      	beq.n	800cf26 <_svfiprintf_r+0x1d6>
 800ceb4:	4b22      	ldr	r3, [pc, #136]	; (800cf40 <_svfiprintf_r+0x1f0>)
 800ceb6:	bb1b      	cbnz	r3, 800cf00 <_svfiprintf_r+0x1b0>
 800ceb8:	9b03      	ldr	r3, [sp, #12]
 800ceba:	3307      	adds	r3, #7
 800cebc:	f023 0307 	bic.w	r3, r3, #7
 800cec0:	3308      	adds	r3, #8
 800cec2:	9303      	str	r3, [sp, #12]
 800cec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cec6:	4433      	add	r3, r6
 800cec8:	9309      	str	r3, [sp, #36]	; 0x24
 800ceca:	e768      	b.n	800cd9e <_svfiprintf_r+0x4e>
 800cecc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ced0:	460c      	mov	r4, r1
 800ced2:	2001      	movs	r0, #1
 800ced4:	e7a6      	b.n	800ce24 <_svfiprintf_r+0xd4>
 800ced6:	2300      	movs	r3, #0
 800ced8:	3401      	adds	r4, #1
 800ceda:	9305      	str	r3, [sp, #20]
 800cedc:	4619      	mov	r1, r3
 800cede:	f04f 0c0a 	mov.w	ip, #10
 800cee2:	4620      	mov	r0, r4
 800cee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cee8:	3a30      	subs	r2, #48	; 0x30
 800ceea:	2a09      	cmp	r2, #9
 800ceec:	d903      	bls.n	800cef6 <_svfiprintf_r+0x1a6>
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d0c6      	beq.n	800ce80 <_svfiprintf_r+0x130>
 800cef2:	9105      	str	r1, [sp, #20]
 800cef4:	e7c4      	b.n	800ce80 <_svfiprintf_r+0x130>
 800cef6:	fb0c 2101 	mla	r1, ip, r1, r2
 800cefa:	4604      	mov	r4, r0
 800cefc:	2301      	movs	r3, #1
 800cefe:	e7f0      	b.n	800cee2 <_svfiprintf_r+0x192>
 800cf00:	ab03      	add	r3, sp, #12
 800cf02:	9300      	str	r3, [sp, #0]
 800cf04:	462a      	mov	r2, r5
 800cf06:	4b0f      	ldr	r3, [pc, #60]	; (800cf44 <_svfiprintf_r+0x1f4>)
 800cf08:	a904      	add	r1, sp, #16
 800cf0a:	4638      	mov	r0, r7
 800cf0c:	f7fd fe58 	bl	800abc0 <_printf_float>
 800cf10:	1c42      	adds	r2, r0, #1
 800cf12:	4606      	mov	r6, r0
 800cf14:	d1d6      	bne.n	800cec4 <_svfiprintf_r+0x174>
 800cf16:	89ab      	ldrh	r3, [r5, #12]
 800cf18:	065b      	lsls	r3, r3, #25
 800cf1a:	f53f af2d 	bmi.w	800cd78 <_svfiprintf_r+0x28>
 800cf1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf20:	b01d      	add	sp, #116	; 0x74
 800cf22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf26:	ab03      	add	r3, sp, #12
 800cf28:	9300      	str	r3, [sp, #0]
 800cf2a:	462a      	mov	r2, r5
 800cf2c:	4b05      	ldr	r3, [pc, #20]	; (800cf44 <_svfiprintf_r+0x1f4>)
 800cf2e:	a904      	add	r1, sp, #16
 800cf30:	4638      	mov	r0, r7
 800cf32:	f7fe f8e9 	bl	800b108 <_printf_i>
 800cf36:	e7eb      	b.n	800cf10 <_svfiprintf_r+0x1c0>
 800cf38:	0802168c 	.word	0x0802168c
 800cf3c:	08021696 	.word	0x08021696
 800cf40:	0800abc1 	.word	0x0800abc1
 800cf44:	0800cc9d 	.word	0x0800cc9d
 800cf48:	08021692 	.word	0x08021692

0800cf4c <__sflush_r>:
 800cf4c:	898a      	ldrh	r2, [r1, #12]
 800cf4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf52:	4605      	mov	r5, r0
 800cf54:	0710      	lsls	r0, r2, #28
 800cf56:	460c      	mov	r4, r1
 800cf58:	d458      	bmi.n	800d00c <__sflush_r+0xc0>
 800cf5a:	684b      	ldr	r3, [r1, #4]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	dc05      	bgt.n	800cf6c <__sflush_r+0x20>
 800cf60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	dc02      	bgt.n	800cf6c <__sflush_r+0x20>
 800cf66:	2000      	movs	r0, #0
 800cf68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf6e:	2e00      	cmp	r6, #0
 800cf70:	d0f9      	beq.n	800cf66 <__sflush_r+0x1a>
 800cf72:	2300      	movs	r3, #0
 800cf74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cf78:	682f      	ldr	r7, [r5, #0]
 800cf7a:	6a21      	ldr	r1, [r4, #32]
 800cf7c:	602b      	str	r3, [r5, #0]
 800cf7e:	d032      	beq.n	800cfe6 <__sflush_r+0x9a>
 800cf80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cf82:	89a3      	ldrh	r3, [r4, #12]
 800cf84:	075a      	lsls	r2, r3, #29
 800cf86:	d505      	bpl.n	800cf94 <__sflush_r+0x48>
 800cf88:	6863      	ldr	r3, [r4, #4]
 800cf8a:	1ac0      	subs	r0, r0, r3
 800cf8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf8e:	b10b      	cbz	r3, 800cf94 <__sflush_r+0x48>
 800cf90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cf92:	1ac0      	subs	r0, r0, r3
 800cf94:	2300      	movs	r3, #0
 800cf96:	4602      	mov	r2, r0
 800cf98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf9a:	6a21      	ldr	r1, [r4, #32]
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	47b0      	blx	r6
 800cfa0:	1c43      	adds	r3, r0, #1
 800cfa2:	89a3      	ldrh	r3, [r4, #12]
 800cfa4:	d106      	bne.n	800cfb4 <__sflush_r+0x68>
 800cfa6:	6829      	ldr	r1, [r5, #0]
 800cfa8:	291d      	cmp	r1, #29
 800cfaa:	d82b      	bhi.n	800d004 <__sflush_r+0xb8>
 800cfac:	4a29      	ldr	r2, [pc, #164]	; (800d054 <__sflush_r+0x108>)
 800cfae:	410a      	asrs	r2, r1
 800cfb0:	07d6      	lsls	r6, r2, #31
 800cfb2:	d427      	bmi.n	800d004 <__sflush_r+0xb8>
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	6062      	str	r2, [r4, #4]
 800cfb8:	04d9      	lsls	r1, r3, #19
 800cfba:	6922      	ldr	r2, [r4, #16]
 800cfbc:	6022      	str	r2, [r4, #0]
 800cfbe:	d504      	bpl.n	800cfca <__sflush_r+0x7e>
 800cfc0:	1c42      	adds	r2, r0, #1
 800cfc2:	d101      	bne.n	800cfc8 <__sflush_r+0x7c>
 800cfc4:	682b      	ldr	r3, [r5, #0]
 800cfc6:	b903      	cbnz	r3, 800cfca <__sflush_r+0x7e>
 800cfc8:	6560      	str	r0, [r4, #84]	; 0x54
 800cfca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cfcc:	602f      	str	r7, [r5, #0]
 800cfce:	2900      	cmp	r1, #0
 800cfd0:	d0c9      	beq.n	800cf66 <__sflush_r+0x1a>
 800cfd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cfd6:	4299      	cmp	r1, r3
 800cfd8:	d002      	beq.n	800cfe0 <__sflush_r+0x94>
 800cfda:	4628      	mov	r0, r5
 800cfdc:	f7ff f9e2 	bl	800c3a4 <_free_r>
 800cfe0:	2000      	movs	r0, #0
 800cfe2:	6360      	str	r0, [r4, #52]	; 0x34
 800cfe4:	e7c0      	b.n	800cf68 <__sflush_r+0x1c>
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	4628      	mov	r0, r5
 800cfea:	47b0      	blx	r6
 800cfec:	1c41      	adds	r1, r0, #1
 800cfee:	d1c8      	bne.n	800cf82 <__sflush_r+0x36>
 800cff0:	682b      	ldr	r3, [r5, #0]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d0c5      	beq.n	800cf82 <__sflush_r+0x36>
 800cff6:	2b1d      	cmp	r3, #29
 800cff8:	d001      	beq.n	800cffe <__sflush_r+0xb2>
 800cffa:	2b16      	cmp	r3, #22
 800cffc:	d101      	bne.n	800d002 <__sflush_r+0xb6>
 800cffe:	602f      	str	r7, [r5, #0]
 800d000:	e7b1      	b.n	800cf66 <__sflush_r+0x1a>
 800d002:	89a3      	ldrh	r3, [r4, #12]
 800d004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d008:	81a3      	strh	r3, [r4, #12]
 800d00a:	e7ad      	b.n	800cf68 <__sflush_r+0x1c>
 800d00c:	690f      	ldr	r7, [r1, #16]
 800d00e:	2f00      	cmp	r7, #0
 800d010:	d0a9      	beq.n	800cf66 <__sflush_r+0x1a>
 800d012:	0793      	lsls	r3, r2, #30
 800d014:	680e      	ldr	r6, [r1, #0]
 800d016:	bf08      	it	eq
 800d018:	694b      	ldreq	r3, [r1, #20]
 800d01a:	600f      	str	r7, [r1, #0]
 800d01c:	bf18      	it	ne
 800d01e:	2300      	movne	r3, #0
 800d020:	eba6 0807 	sub.w	r8, r6, r7
 800d024:	608b      	str	r3, [r1, #8]
 800d026:	f1b8 0f00 	cmp.w	r8, #0
 800d02a:	dd9c      	ble.n	800cf66 <__sflush_r+0x1a>
 800d02c:	6a21      	ldr	r1, [r4, #32]
 800d02e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d030:	4643      	mov	r3, r8
 800d032:	463a      	mov	r2, r7
 800d034:	4628      	mov	r0, r5
 800d036:	47b0      	blx	r6
 800d038:	2800      	cmp	r0, #0
 800d03a:	dc06      	bgt.n	800d04a <__sflush_r+0xfe>
 800d03c:	89a3      	ldrh	r3, [r4, #12]
 800d03e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d042:	81a3      	strh	r3, [r4, #12]
 800d044:	f04f 30ff 	mov.w	r0, #4294967295
 800d048:	e78e      	b.n	800cf68 <__sflush_r+0x1c>
 800d04a:	4407      	add	r7, r0
 800d04c:	eba8 0800 	sub.w	r8, r8, r0
 800d050:	e7e9      	b.n	800d026 <__sflush_r+0xda>
 800d052:	bf00      	nop
 800d054:	dfbffffe 	.word	0xdfbffffe

0800d058 <_fflush_r>:
 800d058:	b538      	push	{r3, r4, r5, lr}
 800d05a:	690b      	ldr	r3, [r1, #16]
 800d05c:	4605      	mov	r5, r0
 800d05e:	460c      	mov	r4, r1
 800d060:	b913      	cbnz	r3, 800d068 <_fflush_r+0x10>
 800d062:	2500      	movs	r5, #0
 800d064:	4628      	mov	r0, r5
 800d066:	bd38      	pop	{r3, r4, r5, pc}
 800d068:	b118      	cbz	r0, 800d072 <_fflush_r+0x1a>
 800d06a:	6a03      	ldr	r3, [r0, #32]
 800d06c:	b90b      	cbnz	r3, 800d072 <_fflush_r+0x1a>
 800d06e:	f7fe f9e7 	bl	800b440 <__sinit>
 800d072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d0f3      	beq.n	800d062 <_fflush_r+0xa>
 800d07a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d07c:	07d0      	lsls	r0, r2, #31
 800d07e:	d404      	bmi.n	800d08a <_fflush_r+0x32>
 800d080:	0599      	lsls	r1, r3, #22
 800d082:	d402      	bmi.n	800d08a <_fflush_r+0x32>
 800d084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d086:	f7fe faf1 	bl	800b66c <__retarget_lock_acquire_recursive>
 800d08a:	4628      	mov	r0, r5
 800d08c:	4621      	mov	r1, r4
 800d08e:	f7ff ff5d 	bl	800cf4c <__sflush_r>
 800d092:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d094:	07da      	lsls	r2, r3, #31
 800d096:	4605      	mov	r5, r0
 800d098:	d4e4      	bmi.n	800d064 <_fflush_r+0xc>
 800d09a:	89a3      	ldrh	r3, [r4, #12]
 800d09c:	059b      	lsls	r3, r3, #22
 800d09e:	d4e1      	bmi.n	800d064 <_fflush_r+0xc>
 800d0a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d0a2:	f7fe fae4 	bl	800b66e <__retarget_lock_release_recursive>
 800d0a6:	e7dd      	b.n	800d064 <_fflush_r+0xc>

0800d0a8 <fiprintf>:
 800d0a8:	b40e      	push	{r1, r2, r3}
 800d0aa:	b503      	push	{r0, r1, lr}
 800d0ac:	4601      	mov	r1, r0
 800d0ae:	ab03      	add	r3, sp, #12
 800d0b0:	4805      	ldr	r0, [pc, #20]	; (800d0c8 <fiprintf+0x20>)
 800d0b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0b6:	6800      	ldr	r0, [r0, #0]
 800d0b8:	9301      	str	r3, [sp, #4]
 800d0ba:	f000 f8d3 	bl	800d264 <_vfiprintf_r>
 800d0be:	b002      	add	sp, #8
 800d0c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0c4:	b003      	add	sp, #12
 800d0c6:	4770      	bx	lr
 800d0c8:	20000068 	.word	0x20000068

0800d0cc <memmove>:
 800d0cc:	4288      	cmp	r0, r1
 800d0ce:	b510      	push	{r4, lr}
 800d0d0:	eb01 0402 	add.w	r4, r1, r2
 800d0d4:	d902      	bls.n	800d0dc <memmove+0x10>
 800d0d6:	4284      	cmp	r4, r0
 800d0d8:	4623      	mov	r3, r4
 800d0da:	d807      	bhi.n	800d0ec <memmove+0x20>
 800d0dc:	1e43      	subs	r3, r0, #1
 800d0de:	42a1      	cmp	r1, r4
 800d0e0:	d008      	beq.n	800d0f4 <memmove+0x28>
 800d0e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d0e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d0ea:	e7f8      	b.n	800d0de <memmove+0x12>
 800d0ec:	4402      	add	r2, r0
 800d0ee:	4601      	mov	r1, r0
 800d0f0:	428a      	cmp	r2, r1
 800d0f2:	d100      	bne.n	800d0f6 <memmove+0x2a>
 800d0f4:	bd10      	pop	{r4, pc}
 800d0f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d0fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d0fe:	e7f7      	b.n	800d0f0 <memmove+0x24>

0800d100 <_sbrk_r>:
 800d100:	b538      	push	{r3, r4, r5, lr}
 800d102:	4d06      	ldr	r5, [pc, #24]	; (800d11c <_sbrk_r+0x1c>)
 800d104:	2300      	movs	r3, #0
 800d106:	4604      	mov	r4, r0
 800d108:	4608      	mov	r0, r1
 800d10a:	602b      	str	r3, [r5, #0]
 800d10c:	f7f6 fad6 	bl	80036bc <_sbrk>
 800d110:	1c43      	adds	r3, r0, #1
 800d112:	d102      	bne.n	800d11a <_sbrk_r+0x1a>
 800d114:	682b      	ldr	r3, [r5, #0]
 800d116:	b103      	cbz	r3, 800d11a <_sbrk_r+0x1a>
 800d118:	6023      	str	r3, [r4, #0]
 800d11a:	bd38      	pop	{r3, r4, r5, pc}
 800d11c:	200621d8 	.word	0x200621d8

0800d120 <memcpy>:
 800d120:	440a      	add	r2, r1
 800d122:	4291      	cmp	r1, r2
 800d124:	f100 33ff 	add.w	r3, r0, #4294967295
 800d128:	d100      	bne.n	800d12c <memcpy+0xc>
 800d12a:	4770      	bx	lr
 800d12c:	b510      	push	{r4, lr}
 800d12e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d132:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d136:	4291      	cmp	r1, r2
 800d138:	d1f9      	bne.n	800d12e <memcpy+0xe>
 800d13a:	bd10      	pop	{r4, pc}

0800d13c <abort>:
 800d13c:	b508      	push	{r3, lr}
 800d13e:	2006      	movs	r0, #6
 800d140:	f000 fa68 	bl	800d614 <raise>
 800d144:	2001      	movs	r0, #1
 800d146:	f7f6 fa41 	bl	80035cc <_exit>

0800d14a <_calloc_r>:
 800d14a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d14c:	fba1 2402 	umull	r2, r4, r1, r2
 800d150:	b94c      	cbnz	r4, 800d166 <_calloc_r+0x1c>
 800d152:	4611      	mov	r1, r2
 800d154:	9201      	str	r2, [sp, #4]
 800d156:	f7ff f999 	bl	800c48c <_malloc_r>
 800d15a:	9a01      	ldr	r2, [sp, #4]
 800d15c:	4605      	mov	r5, r0
 800d15e:	b930      	cbnz	r0, 800d16e <_calloc_r+0x24>
 800d160:	4628      	mov	r0, r5
 800d162:	b003      	add	sp, #12
 800d164:	bd30      	pop	{r4, r5, pc}
 800d166:	220c      	movs	r2, #12
 800d168:	6002      	str	r2, [r0, #0]
 800d16a:	2500      	movs	r5, #0
 800d16c:	e7f8      	b.n	800d160 <_calloc_r+0x16>
 800d16e:	4621      	mov	r1, r4
 800d170:	f7fe f9ff 	bl	800b572 <memset>
 800d174:	e7f4      	b.n	800d160 <_calloc_r+0x16>

0800d176 <__ascii_mbtowc>:
 800d176:	b082      	sub	sp, #8
 800d178:	b901      	cbnz	r1, 800d17c <__ascii_mbtowc+0x6>
 800d17a:	a901      	add	r1, sp, #4
 800d17c:	b142      	cbz	r2, 800d190 <__ascii_mbtowc+0x1a>
 800d17e:	b14b      	cbz	r3, 800d194 <__ascii_mbtowc+0x1e>
 800d180:	7813      	ldrb	r3, [r2, #0]
 800d182:	600b      	str	r3, [r1, #0]
 800d184:	7812      	ldrb	r2, [r2, #0]
 800d186:	1e10      	subs	r0, r2, #0
 800d188:	bf18      	it	ne
 800d18a:	2001      	movne	r0, #1
 800d18c:	b002      	add	sp, #8
 800d18e:	4770      	bx	lr
 800d190:	4610      	mov	r0, r2
 800d192:	e7fb      	b.n	800d18c <__ascii_mbtowc+0x16>
 800d194:	f06f 0001 	mvn.w	r0, #1
 800d198:	e7f8      	b.n	800d18c <__ascii_mbtowc+0x16>

0800d19a <_realloc_r>:
 800d19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d19e:	4680      	mov	r8, r0
 800d1a0:	4614      	mov	r4, r2
 800d1a2:	460e      	mov	r6, r1
 800d1a4:	b921      	cbnz	r1, 800d1b0 <_realloc_r+0x16>
 800d1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1aa:	4611      	mov	r1, r2
 800d1ac:	f7ff b96e 	b.w	800c48c <_malloc_r>
 800d1b0:	b92a      	cbnz	r2, 800d1be <_realloc_r+0x24>
 800d1b2:	f7ff f8f7 	bl	800c3a4 <_free_r>
 800d1b6:	4625      	mov	r5, r4
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1be:	f000 fa45 	bl	800d64c <_malloc_usable_size_r>
 800d1c2:	4284      	cmp	r4, r0
 800d1c4:	4607      	mov	r7, r0
 800d1c6:	d802      	bhi.n	800d1ce <_realloc_r+0x34>
 800d1c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d1cc:	d812      	bhi.n	800d1f4 <_realloc_r+0x5a>
 800d1ce:	4621      	mov	r1, r4
 800d1d0:	4640      	mov	r0, r8
 800d1d2:	f7ff f95b 	bl	800c48c <_malloc_r>
 800d1d6:	4605      	mov	r5, r0
 800d1d8:	2800      	cmp	r0, #0
 800d1da:	d0ed      	beq.n	800d1b8 <_realloc_r+0x1e>
 800d1dc:	42bc      	cmp	r4, r7
 800d1de:	4622      	mov	r2, r4
 800d1e0:	4631      	mov	r1, r6
 800d1e2:	bf28      	it	cs
 800d1e4:	463a      	movcs	r2, r7
 800d1e6:	f7ff ff9b 	bl	800d120 <memcpy>
 800d1ea:	4631      	mov	r1, r6
 800d1ec:	4640      	mov	r0, r8
 800d1ee:	f7ff f8d9 	bl	800c3a4 <_free_r>
 800d1f2:	e7e1      	b.n	800d1b8 <_realloc_r+0x1e>
 800d1f4:	4635      	mov	r5, r6
 800d1f6:	e7df      	b.n	800d1b8 <_realloc_r+0x1e>

0800d1f8 <__ascii_wctomb>:
 800d1f8:	b149      	cbz	r1, 800d20e <__ascii_wctomb+0x16>
 800d1fa:	2aff      	cmp	r2, #255	; 0xff
 800d1fc:	bf85      	ittet	hi
 800d1fe:	238a      	movhi	r3, #138	; 0x8a
 800d200:	6003      	strhi	r3, [r0, #0]
 800d202:	700a      	strbls	r2, [r1, #0]
 800d204:	f04f 30ff 	movhi.w	r0, #4294967295
 800d208:	bf98      	it	ls
 800d20a:	2001      	movls	r0, #1
 800d20c:	4770      	bx	lr
 800d20e:	4608      	mov	r0, r1
 800d210:	4770      	bx	lr

0800d212 <__sfputc_r>:
 800d212:	6893      	ldr	r3, [r2, #8]
 800d214:	3b01      	subs	r3, #1
 800d216:	2b00      	cmp	r3, #0
 800d218:	b410      	push	{r4}
 800d21a:	6093      	str	r3, [r2, #8]
 800d21c:	da08      	bge.n	800d230 <__sfputc_r+0x1e>
 800d21e:	6994      	ldr	r4, [r2, #24]
 800d220:	42a3      	cmp	r3, r4
 800d222:	db01      	blt.n	800d228 <__sfputc_r+0x16>
 800d224:	290a      	cmp	r1, #10
 800d226:	d103      	bne.n	800d230 <__sfputc_r+0x1e>
 800d228:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d22c:	f000 b934 	b.w	800d498 <__swbuf_r>
 800d230:	6813      	ldr	r3, [r2, #0]
 800d232:	1c58      	adds	r0, r3, #1
 800d234:	6010      	str	r0, [r2, #0]
 800d236:	7019      	strb	r1, [r3, #0]
 800d238:	4608      	mov	r0, r1
 800d23a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <__sfputs_r>:
 800d240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d242:	4606      	mov	r6, r0
 800d244:	460f      	mov	r7, r1
 800d246:	4614      	mov	r4, r2
 800d248:	18d5      	adds	r5, r2, r3
 800d24a:	42ac      	cmp	r4, r5
 800d24c:	d101      	bne.n	800d252 <__sfputs_r+0x12>
 800d24e:	2000      	movs	r0, #0
 800d250:	e007      	b.n	800d262 <__sfputs_r+0x22>
 800d252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d256:	463a      	mov	r2, r7
 800d258:	4630      	mov	r0, r6
 800d25a:	f7ff ffda 	bl	800d212 <__sfputc_r>
 800d25e:	1c43      	adds	r3, r0, #1
 800d260:	d1f3      	bne.n	800d24a <__sfputs_r+0xa>
 800d262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d264 <_vfiprintf_r>:
 800d264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d268:	460d      	mov	r5, r1
 800d26a:	b09d      	sub	sp, #116	; 0x74
 800d26c:	4614      	mov	r4, r2
 800d26e:	4698      	mov	r8, r3
 800d270:	4606      	mov	r6, r0
 800d272:	b118      	cbz	r0, 800d27c <_vfiprintf_r+0x18>
 800d274:	6a03      	ldr	r3, [r0, #32]
 800d276:	b90b      	cbnz	r3, 800d27c <_vfiprintf_r+0x18>
 800d278:	f7fe f8e2 	bl	800b440 <__sinit>
 800d27c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d27e:	07d9      	lsls	r1, r3, #31
 800d280:	d405      	bmi.n	800d28e <_vfiprintf_r+0x2a>
 800d282:	89ab      	ldrh	r3, [r5, #12]
 800d284:	059a      	lsls	r2, r3, #22
 800d286:	d402      	bmi.n	800d28e <_vfiprintf_r+0x2a>
 800d288:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d28a:	f7fe f9ef 	bl	800b66c <__retarget_lock_acquire_recursive>
 800d28e:	89ab      	ldrh	r3, [r5, #12]
 800d290:	071b      	lsls	r3, r3, #28
 800d292:	d501      	bpl.n	800d298 <_vfiprintf_r+0x34>
 800d294:	692b      	ldr	r3, [r5, #16]
 800d296:	b99b      	cbnz	r3, 800d2c0 <_vfiprintf_r+0x5c>
 800d298:	4629      	mov	r1, r5
 800d29a:	4630      	mov	r0, r6
 800d29c:	f000 f93a 	bl	800d514 <__swsetup_r>
 800d2a0:	b170      	cbz	r0, 800d2c0 <_vfiprintf_r+0x5c>
 800d2a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2a4:	07dc      	lsls	r4, r3, #31
 800d2a6:	d504      	bpl.n	800d2b2 <_vfiprintf_r+0x4e>
 800d2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ac:	b01d      	add	sp, #116	; 0x74
 800d2ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b2:	89ab      	ldrh	r3, [r5, #12]
 800d2b4:	0598      	lsls	r0, r3, #22
 800d2b6:	d4f7      	bmi.n	800d2a8 <_vfiprintf_r+0x44>
 800d2b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2ba:	f7fe f9d8 	bl	800b66e <__retarget_lock_release_recursive>
 800d2be:	e7f3      	b.n	800d2a8 <_vfiprintf_r+0x44>
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	9309      	str	r3, [sp, #36]	; 0x24
 800d2c4:	2320      	movs	r3, #32
 800d2c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d2ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2ce:	2330      	movs	r3, #48	; 0x30
 800d2d0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d484 <_vfiprintf_r+0x220>
 800d2d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d2d8:	f04f 0901 	mov.w	r9, #1
 800d2dc:	4623      	mov	r3, r4
 800d2de:	469a      	mov	sl, r3
 800d2e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2e4:	b10a      	cbz	r2, 800d2ea <_vfiprintf_r+0x86>
 800d2e6:	2a25      	cmp	r2, #37	; 0x25
 800d2e8:	d1f9      	bne.n	800d2de <_vfiprintf_r+0x7a>
 800d2ea:	ebba 0b04 	subs.w	fp, sl, r4
 800d2ee:	d00b      	beq.n	800d308 <_vfiprintf_r+0xa4>
 800d2f0:	465b      	mov	r3, fp
 800d2f2:	4622      	mov	r2, r4
 800d2f4:	4629      	mov	r1, r5
 800d2f6:	4630      	mov	r0, r6
 800d2f8:	f7ff ffa2 	bl	800d240 <__sfputs_r>
 800d2fc:	3001      	adds	r0, #1
 800d2fe:	f000 80a9 	beq.w	800d454 <_vfiprintf_r+0x1f0>
 800d302:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d304:	445a      	add	r2, fp
 800d306:	9209      	str	r2, [sp, #36]	; 0x24
 800d308:	f89a 3000 	ldrb.w	r3, [sl]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	f000 80a1 	beq.w	800d454 <_vfiprintf_r+0x1f0>
 800d312:	2300      	movs	r3, #0
 800d314:	f04f 32ff 	mov.w	r2, #4294967295
 800d318:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d31c:	f10a 0a01 	add.w	sl, sl, #1
 800d320:	9304      	str	r3, [sp, #16]
 800d322:	9307      	str	r3, [sp, #28]
 800d324:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d328:	931a      	str	r3, [sp, #104]	; 0x68
 800d32a:	4654      	mov	r4, sl
 800d32c:	2205      	movs	r2, #5
 800d32e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d332:	4854      	ldr	r0, [pc, #336]	; (800d484 <_vfiprintf_r+0x220>)
 800d334:	f7f2 ff74 	bl	8000220 <memchr>
 800d338:	9a04      	ldr	r2, [sp, #16]
 800d33a:	b9d8      	cbnz	r0, 800d374 <_vfiprintf_r+0x110>
 800d33c:	06d1      	lsls	r1, r2, #27
 800d33e:	bf44      	itt	mi
 800d340:	2320      	movmi	r3, #32
 800d342:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d346:	0713      	lsls	r3, r2, #28
 800d348:	bf44      	itt	mi
 800d34a:	232b      	movmi	r3, #43	; 0x2b
 800d34c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d350:	f89a 3000 	ldrb.w	r3, [sl]
 800d354:	2b2a      	cmp	r3, #42	; 0x2a
 800d356:	d015      	beq.n	800d384 <_vfiprintf_r+0x120>
 800d358:	9a07      	ldr	r2, [sp, #28]
 800d35a:	4654      	mov	r4, sl
 800d35c:	2000      	movs	r0, #0
 800d35e:	f04f 0c0a 	mov.w	ip, #10
 800d362:	4621      	mov	r1, r4
 800d364:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d368:	3b30      	subs	r3, #48	; 0x30
 800d36a:	2b09      	cmp	r3, #9
 800d36c:	d94d      	bls.n	800d40a <_vfiprintf_r+0x1a6>
 800d36e:	b1b0      	cbz	r0, 800d39e <_vfiprintf_r+0x13a>
 800d370:	9207      	str	r2, [sp, #28]
 800d372:	e014      	b.n	800d39e <_vfiprintf_r+0x13a>
 800d374:	eba0 0308 	sub.w	r3, r0, r8
 800d378:	fa09 f303 	lsl.w	r3, r9, r3
 800d37c:	4313      	orrs	r3, r2
 800d37e:	9304      	str	r3, [sp, #16]
 800d380:	46a2      	mov	sl, r4
 800d382:	e7d2      	b.n	800d32a <_vfiprintf_r+0xc6>
 800d384:	9b03      	ldr	r3, [sp, #12]
 800d386:	1d19      	adds	r1, r3, #4
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	9103      	str	r1, [sp, #12]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	bfbb      	ittet	lt
 800d390:	425b      	neglt	r3, r3
 800d392:	f042 0202 	orrlt.w	r2, r2, #2
 800d396:	9307      	strge	r3, [sp, #28]
 800d398:	9307      	strlt	r3, [sp, #28]
 800d39a:	bfb8      	it	lt
 800d39c:	9204      	strlt	r2, [sp, #16]
 800d39e:	7823      	ldrb	r3, [r4, #0]
 800d3a0:	2b2e      	cmp	r3, #46	; 0x2e
 800d3a2:	d10c      	bne.n	800d3be <_vfiprintf_r+0x15a>
 800d3a4:	7863      	ldrb	r3, [r4, #1]
 800d3a6:	2b2a      	cmp	r3, #42	; 0x2a
 800d3a8:	d134      	bne.n	800d414 <_vfiprintf_r+0x1b0>
 800d3aa:	9b03      	ldr	r3, [sp, #12]
 800d3ac:	1d1a      	adds	r2, r3, #4
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	9203      	str	r2, [sp, #12]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	bfb8      	it	lt
 800d3b6:	f04f 33ff 	movlt.w	r3, #4294967295
 800d3ba:	3402      	adds	r4, #2
 800d3bc:	9305      	str	r3, [sp, #20]
 800d3be:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d494 <_vfiprintf_r+0x230>
 800d3c2:	7821      	ldrb	r1, [r4, #0]
 800d3c4:	2203      	movs	r2, #3
 800d3c6:	4650      	mov	r0, sl
 800d3c8:	f7f2 ff2a 	bl	8000220 <memchr>
 800d3cc:	b138      	cbz	r0, 800d3de <_vfiprintf_r+0x17a>
 800d3ce:	9b04      	ldr	r3, [sp, #16]
 800d3d0:	eba0 000a 	sub.w	r0, r0, sl
 800d3d4:	2240      	movs	r2, #64	; 0x40
 800d3d6:	4082      	lsls	r2, r0
 800d3d8:	4313      	orrs	r3, r2
 800d3da:	3401      	adds	r4, #1
 800d3dc:	9304      	str	r3, [sp, #16]
 800d3de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3e2:	4829      	ldr	r0, [pc, #164]	; (800d488 <_vfiprintf_r+0x224>)
 800d3e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d3e8:	2206      	movs	r2, #6
 800d3ea:	f7f2 ff19 	bl	8000220 <memchr>
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	d03f      	beq.n	800d472 <_vfiprintf_r+0x20e>
 800d3f2:	4b26      	ldr	r3, [pc, #152]	; (800d48c <_vfiprintf_r+0x228>)
 800d3f4:	bb1b      	cbnz	r3, 800d43e <_vfiprintf_r+0x1da>
 800d3f6:	9b03      	ldr	r3, [sp, #12]
 800d3f8:	3307      	adds	r3, #7
 800d3fa:	f023 0307 	bic.w	r3, r3, #7
 800d3fe:	3308      	adds	r3, #8
 800d400:	9303      	str	r3, [sp, #12]
 800d402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d404:	443b      	add	r3, r7
 800d406:	9309      	str	r3, [sp, #36]	; 0x24
 800d408:	e768      	b.n	800d2dc <_vfiprintf_r+0x78>
 800d40a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d40e:	460c      	mov	r4, r1
 800d410:	2001      	movs	r0, #1
 800d412:	e7a6      	b.n	800d362 <_vfiprintf_r+0xfe>
 800d414:	2300      	movs	r3, #0
 800d416:	3401      	adds	r4, #1
 800d418:	9305      	str	r3, [sp, #20]
 800d41a:	4619      	mov	r1, r3
 800d41c:	f04f 0c0a 	mov.w	ip, #10
 800d420:	4620      	mov	r0, r4
 800d422:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d426:	3a30      	subs	r2, #48	; 0x30
 800d428:	2a09      	cmp	r2, #9
 800d42a:	d903      	bls.n	800d434 <_vfiprintf_r+0x1d0>
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d0c6      	beq.n	800d3be <_vfiprintf_r+0x15a>
 800d430:	9105      	str	r1, [sp, #20]
 800d432:	e7c4      	b.n	800d3be <_vfiprintf_r+0x15a>
 800d434:	fb0c 2101 	mla	r1, ip, r1, r2
 800d438:	4604      	mov	r4, r0
 800d43a:	2301      	movs	r3, #1
 800d43c:	e7f0      	b.n	800d420 <_vfiprintf_r+0x1bc>
 800d43e:	ab03      	add	r3, sp, #12
 800d440:	9300      	str	r3, [sp, #0]
 800d442:	462a      	mov	r2, r5
 800d444:	4b12      	ldr	r3, [pc, #72]	; (800d490 <_vfiprintf_r+0x22c>)
 800d446:	a904      	add	r1, sp, #16
 800d448:	4630      	mov	r0, r6
 800d44a:	f7fd fbb9 	bl	800abc0 <_printf_float>
 800d44e:	4607      	mov	r7, r0
 800d450:	1c78      	adds	r0, r7, #1
 800d452:	d1d6      	bne.n	800d402 <_vfiprintf_r+0x19e>
 800d454:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d456:	07d9      	lsls	r1, r3, #31
 800d458:	d405      	bmi.n	800d466 <_vfiprintf_r+0x202>
 800d45a:	89ab      	ldrh	r3, [r5, #12]
 800d45c:	059a      	lsls	r2, r3, #22
 800d45e:	d402      	bmi.n	800d466 <_vfiprintf_r+0x202>
 800d460:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d462:	f7fe f904 	bl	800b66e <__retarget_lock_release_recursive>
 800d466:	89ab      	ldrh	r3, [r5, #12]
 800d468:	065b      	lsls	r3, r3, #25
 800d46a:	f53f af1d 	bmi.w	800d2a8 <_vfiprintf_r+0x44>
 800d46e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d470:	e71c      	b.n	800d2ac <_vfiprintf_r+0x48>
 800d472:	ab03      	add	r3, sp, #12
 800d474:	9300      	str	r3, [sp, #0]
 800d476:	462a      	mov	r2, r5
 800d478:	4b05      	ldr	r3, [pc, #20]	; (800d490 <_vfiprintf_r+0x22c>)
 800d47a:	a904      	add	r1, sp, #16
 800d47c:	4630      	mov	r0, r6
 800d47e:	f7fd fe43 	bl	800b108 <_printf_i>
 800d482:	e7e4      	b.n	800d44e <_vfiprintf_r+0x1ea>
 800d484:	0802168c 	.word	0x0802168c
 800d488:	08021696 	.word	0x08021696
 800d48c:	0800abc1 	.word	0x0800abc1
 800d490:	0800d241 	.word	0x0800d241
 800d494:	08021692 	.word	0x08021692

0800d498 <__swbuf_r>:
 800d498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d49a:	460e      	mov	r6, r1
 800d49c:	4614      	mov	r4, r2
 800d49e:	4605      	mov	r5, r0
 800d4a0:	b118      	cbz	r0, 800d4aa <__swbuf_r+0x12>
 800d4a2:	6a03      	ldr	r3, [r0, #32]
 800d4a4:	b90b      	cbnz	r3, 800d4aa <__swbuf_r+0x12>
 800d4a6:	f7fd ffcb 	bl	800b440 <__sinit>
 800d4aa:	69a3      	ldr	r3, [r4, #24]
 800d4ac:	60a3      	str	r3, [r4, #8]
 800d4ae:	89a3      	ldrh	r3, [r4, #12]
 800d4b0:	071a      	lsls	r2, r3, #28
 800d4b2:	d525      	bpl.n	800d500 <__swbuf_r+0x68>
 800d4b4:	6923      	ldr	r3, [r4, #16]
 800d4b6:	b31b      	cbz	r3, 800d500 <__swbuf_r+0x68>
 800d4b8:	6823      	ldr	r3, [r4, #0]
 800d4ba:	6922      	ldr	r2, [r4, #16]
 800d4bc:	1a98      	subs	r0, r3, r2
 800d4be:	6963      	ldr	r3, [r4, #20]
 800d4c0:	b2f6      	uxtb	r6, r6
 800d4c2:	4283      	cmp	r3, r0
 800d4c4:	4637      	mov	r7, r6
 800d4c6:	dc04      	bgt.n	800d4d2 <__swbuf_r+0x3a>
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	4628      	mov	r0, r5
 800d4cc:	f7ff fdc4 	bl	800d058 <_fflush_r>
 800d4d0:	b9e0      	cbnz	r0, 800d50c <__swbuf_r+0x74>
 800d4d2:	68a3      	ldr	r3, [r4, #8]
 800d4d4:	3b01      	subs	r3, #1
 800d4d6:	60a3      	str	r3, [r4, #8]
 800d4d8:	6823      	ldr	r3, [r4, #0]
 800d4da:	1c5a      	adds	r2, r3, #1
 800d4dc:	6022      	str	r2, [r4, #0]
 800d4de:	701e      	strb	r6, [r3, #0]
 800d4e0:	6962      	ldr	r2, [r4, #20]
 800d4e2:	1c43      	adds	r3, r0, #1
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d004      	beq.n	800d4f2 <__swbuf_r+0x5a>
 800d4e8:	89a3      	ldrh	r3, [r4, #12]
 800d4ea:	07db      	lsls	r3, r3, #31
 800d4ec:	d506      	bpl.n	800d4fc <__swbuf_r+0x64>
 800d4ee:	2e0a      	cmp	r6, #10
 800d4f0:	d104      	bne.n	800d4fc <__swbuf_r+0x64>
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	4628      	mov	r0, r5
 800d4f6:	f7ff fdaf 	bl	800d058 <_fflush_r>
 800d4fa:	b938      	cbnz	r0, 800d50c <__swbuf_r+0x74>
 800d4fc:	4638      	mov	r0, r7
 800d4fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d500:	4621      	mov	r1, r4
 800d502:	4628      	mov	r0, r5
 800d504:	f000 f806 	bl	800d514 <__swsetup_r>
 800d508:	2800      	cmp	r0, #0
 800d50a:	d0d5      	beq.n	800d4b8 <__swbuf_r+0x20>
 800d50c:	f04f 37ff 	mov.w	r7, #4294967295
 800d510:	e7f4      	b.n	800d4fc <__swbuf_r+0x64>
	...

0800d514 <__swsetup_r>:
 800d514:	b538      	push	{r3, r4, r5, lr}
 800d516:	4b2a      	ldr	r3, [pc, #168]	; (800d5c0 <__swsetup_r+0xac>)
 800d518:	4605      	mov	r5, r0
 800d51a:	6818      	ldr	r0, [r3, #0]
 800d51c:	460c      	mov	r4, r1
 800d51e:	b118      	cbz	r0, 800d528 <__swsetup_r+0x14>
 800d520:	6a03      	ldr	r3, [r0, #32]
 800d522:	b90b      	cbnz	r3, 800d528 <__swsetup_r+0x14>
 800d524:	f7fd ff8c 	bl	800b440 <__sinit>
 800d528:	89a3      	ldrh	r3, [r4, #12]
 800d52a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d52e:	0718      	lsls	r0, r3, #28
 800d530:	d422      	bmi.n	800d578 <__swsetup_r+0x64>
 800d532:	06d9      	lsls	r1, r3, #27
 800d534:	d407      	bmi.n	800d546 <__swsetup_r+0x32>
 800d536:	2309      	movs	r3, #9
 800d538:	602b      	str	r3, [r5, #0]
 800d53a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d53e:	81a3      	strh	r3, [r4, #12]
 800d540:	f04f 30ff 	mov.w	r0, #4294967295
 800d544:	e034      	b.n	800d5b0 <__swsetup_r+0x9c>
 800d546:	0758      	lsls	r0, r3, #29
 800d548:	d512      	bpl.n	800d570 <__swsetup_r+0x5c>
 800d54a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d54c:	b141      	cbz	r1, 800d560 <__swsetup_r+0x4c>
 800d54e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d552:	4299      	cmp	r1, r3
 800d554:	d002      	beq.n	800d55c <__swsetup_r+0x48>
 800d556:	4628      	mov	r0, r5
 800d558:	f7fe ff24 	bl	800c3a4 <_free_r>
 800d55c:	2300      	movs	r3, #0
 800d55e:	6363      	str	r3, [r4, #52]	; 0x34
 800d560:	89a3      	ldrh	r3, [r4, #12]
 800d562:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d566:	81a3      	strh	r3, [r4, #12]
 800d568:	2300      	movs	r3, #0
 800d56a:	6063      	str	r3, [r4, #4]
 800d56c:	6923      	ldr	r3, [r4, #16]
 800d56e:	6023      	str	r3, [r4, #0]
 800d570:	89a3      	ldrh	r3, [r4, #12]
 800d572:	f043 0308 	orr.w	r3, r3, #8
 800d576:	81a3      	strh	r3, [r4, #12]
 800d578:	6923      	ldr	r3, [r4, #16]
 800d57a:	b94b      	cbnz	r3, 800d590 <__swsetup_r+0x7c>
 800d57c:	89a3      	ldrh	r3, [r4, #12]
 800d57e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d582:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d586:	d003      	beq.n	800d590 <__swsetup_r+0x7c>
 800d588:	4621      	mov	r1, r4
 800d58a:	4628      	mov	r0, r5
 800d58c:	f000 f88c 	bl	800d6a8 <__smakebuf_r>
 800d590:	89a0      	ldrh	r0, [r4, #12]
 800d592:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d596:	f010 0301 	ands.w	r3, r0, #1
 800d59a:	d00a      	beq.n	800d5b2 <__swsetup_r+0x9e>
 800d59c:	2300      	movs	r3, #0
 800d59e:	60a3      	str	r3, [r4, #8]
 800d5a0:	6963      	ldr	r3, [r4, #20]
 800d5a2:	425b      	negs	r3, r3
 800d5a4:	61a3      	str	r3, [r4, #24]
 800d5a6:	6923      	ldr	r3, [r4, #16]
 800d5a8:	b943      	cbnz	r3, 800d5bc <__swsetup_r+0xa8>
 800d5aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d5ae:	d1c4      	bne.n	800d53a <__swsetup_r+0x26>
 800d5b0:	bd38      	pop	{r3, r4, r5, pc}
 800d5b2:	0781      	lsls	r1, r0, #30
 800d5b4:	bf58      	it	pl
 800d5b6:	6963      	ldrpl	r3, [r4, #20]
 800d5b8:	60a3      	str	r3, [r4, #8]
 800d5ba:	e7f4      	b.n	800d5a6 <__swsetup_r+0x92>
 800d5bc:	2000      	movs	r0, #0
 800d5be:	e7f7      	b.n	800d5b0 <__swsetup_r+0x9c>
 800d5c0:	20000068 	.word	0x20000068

0800d5c4 <_raise_r>:
 800d5c4:	291f      	cmp	r1, #31
 800d5c6:	b538      	push	{r3, r4, r5, lr}
 800d5c8:	4604      	mov	r4, r0
 800d5ca:	460d      	mov	r5, r1
 800d5cc:	d904      	bls.n	800d5d8 <_raise_r+0x14>
 800d5ce:	2316      	movs	r3, #22
 800d5d0:	6003      	str	r3, [r0, #0]
 800d5d2:	f04f 30ff 	mov.w	r0, #4294967295
 800d5d6:	bd38      	pop	{r3, r4, r5, pc}
 800d5d8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d5da:	b112      	cbz	r2, 800d5e2 <_raise_r+0x1e>
 800d5dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d5e0:	b94b      	cbnz	r3, 800d5f6 <_raise_r+0x32>
 800d5e2:	4620      	mov	r0, r4
 800d5e4:	f000 f830 	bl	800d648 <_getpid_r>
 800d5e8:	462a      	mov	r2, r5
 800d5ea:	4601      	mov	r1, r0
 800d5ec:	4620      	mov	r0, r4
 800d5ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5f2:	f000 b817 	b.w	800d624 <_kill_r>
 800d5f6:	2b01      	cmp	r3, #1
 800d5f8:	d00a      	beq.n	800d610 <_raise_r+0x4c>
 800d5fa:	1c59      	adds	r1, r3, #1
 800d5fc:	d103      	bne.n	800d606 <_raise_r+0x42>
 800d5fe:	2316      	movs	r3, #22
 800d600:	6003      	str	r3, [r0, #0]
 800d602:	2001      	movs	r0, #1
 800d604:	e7e7      	b.n	800d5d6 <_raise_r+0x12>
 800d606:	2400      	movs	r4, #0
 800d608:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d60c:	4628      	mov	r0, r5
 800d60e:	4798      	blx	r3
 800d610:	2000      	movs	r0, #0
 800d612:	e7e0      	b.n	800d5d6 <_raise_r+0x12>

0800d614 <raise>:
 800d614:	4b02      	ldr	r3, [pc, #8]	; (800d620 <raise+0xc>)
 800d616:	4601      	mov	r1, r0
 800d618:	6818      	ldr	r0, [r3, #0]
 800d61a:	f7ff bfd3 	b.w	800d5c4 <_raise_r>
 800d61e:	bf00      	nop
 800d620:	20000068 	.word	0x20000068

0800d624 <_kill_r>:
 800d624:	b538      	push	{r3, r4, r5, lr}
 800d626:	4d07      	ldr	r5, [pc, #28]	; (800d644 <_kill_r+0x20>)
 800d628:	2300      	movs	r3, #0
 800d62a:	4604      	mov	r4, r0
 800d62c:	4608      	mov	r0, r1
 800d62e:	4611      	mov	r1, r2
 800d630:	602b      	str	r3, [r5, #0]
 800d632:	f7f5 ffbb 	bl	80035ac <_kill>
 800d636:	1c43      	adds	r3, r0, #1
 800d638:	d102      	bne.n	800d640 <_kill_r+0x1c>
 800d63a:	682b      	ldr	r3, [r5, #0]
 800d63c:	b103      	cbz	r3, 800d640 <_kill_r+0x1c>
 800d63e:	6023      	str	r3, [r4, #0]
 800d640:	bd38      	pop	{r3, r4, r5, pc}
 800d642:	bf00      	nop
 800d644:	200621d8 	.word	0x200621d8

0800d648 <_getpid_r>:
 800d648:	f7f5 bfa8 	b.w	800359c <_getpid>

0800d64c <_malloc_usable_size_r>:
 800d64c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d650:	1f18      	subs	r0, r3, #4
 800d652:	2b00      	cmp	r3, #0
 800d654:	bfbc      	itt	lt
 800d656:	580b      	ldrlt	r3, [r1, r0]
 800d658:	18c0      	addlt	r0, r0, r3
 800d65a:	4770      	bx	lr

0800d65c <__swhatbuf_r>:
 800d65c:	b570      	push	{r4, r5, r6, lr}
 800d65e:	460c      	mov	r4, r1
 800d660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d664:	2900      	cmp	r1, #0
 800d666:	b096      	sub	sp, #88	; 0x58
 800d668:	4615      	mov	r5, r2
 800d66a:	461e      	mov	r6, r3
 800d66c:	da0d      	bge.n	800d68a <__swhatbuf_r+0x2e>
 800d66e:	89a3      	ldrh	r3, [r4, #12]
 800d670:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d674:	f04f 0100 	mov.w	r1, #0
 800d678:	bf0c      	ite	eq
 800d67a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d67e:	2340      	movne	r3, #64	; 0x40
 800d680:	2000      	movs	r0, #0
 800d682:	6031      	str	r1, [r6, #0]
 800d684:	602b      	str	r3, [r5, #0]
 800d686:	b016      	add	sp, #88	; 0x58
 800d688:	bd70      	pop	{r4, r5, r6, pc}
 800d68a:	466a      	mov	r2, sp
 800d68c:	f000 f848 	bl	800d720 <_fstat_r>
 800d690:	2800      	cmp	r0, #0
 800d692:	dbec      	blt.n	800d66e <__swhatbuf_r+0x12>
 800d694:	9901      	ldr	r1, [sp, #4]
 800d696:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d69a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d69e:	4259      	negs	r1, r3
 800d6a0:	4159      	adcs	r1, r3
 800d6a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6a6:	e7eb      	b.n	800d680 <__swhatbuf_r+0x24>

0800d6a8 <__smakebuf_r>:
 800d6a8:	898b      	ldrh	r3, [r1, #12]
 800d6aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6ac:	079d      	lsls	r5, r3, #30
 800d6ae:	4606      	mov	r6, r0
 800d6b0:	460c      	mov	r4, r1
 800d6b2:	d507      	bpl.n	800d6c4 <__smakebuf_r+0x1c>
 800d6b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d6b8:	6023      	str	r3, [r4, #0]
 800d6ba:	6123      	str	r3, [r4, #16]
 800d6bc:	2301      	movs	r3, #1
 800d6be:	6163      	str	r3, [r4, #20]
 800d6c0:	b002      	add	sp, #8
 800d6c2:	bd70      	pop	{r4, r5, r6, pc}
 800d6c4:	ab01      	add	r3, sp, #4
 800d6c6:	466a      	mov	r2, sp
 800d6c8:	f7ff ffc8 	bl	800d65c <__swhatbuf_r>
 800d6cc:	9900      	ldr	r1, [sp, #0]
 800d6ce:	4605      	mov	r5, r0
 800d6d0:	4630      	mov	r0, r6
 800d6d2:	f7fe fedb 	bl	800c48c <_malloc_r>
 800d6d6:	b948      	cbnz	r0, 800d6ec <__smakebuf_r+0x44>
 800d6d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6dc:	059a      	lsls	r2, r3, #22
 800d6de:	d4ef      	bmi.n	800d6c0 <__smakebuf_r+0x18>
 800d6e0:	f023 0303 	bic.w	r3, r3, #3
 800d6e4:	f043 0302 	orr.w	r3, r3, #2
 800d6e8:	81a3      	strh	r3, [r4, #12]
 800d6ea:	e7e3      	b.n	800d6b4 <__smakebuf_r+0xc>
 800d6ec:	89a3      	ldrh	r3, [r4, #12]
 800d6ee:	6020      	str	r0, [r4, #0]
 800d6f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6f4:	81a3      	strh	r3, [r4, #12]
 800d6f6:	9b00      	ldr	r3, [sp, #0]
 800d6f8:	6163      	str	r3, [r4, #20]
 800d6fa:	9b01      	ldr	r3, [sp, #4]
 800d6fc:	6120      	str	r0, [r4, #16]
 800d6fe:	b15b      	cbz	r3, 800d718 <__smakebuf_r+0x70>
 800d700:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d704:	4630      	mov	r0, r6
 800d706:	f000 f81d 	bl	800d744 <_isatty_r>
 800d70a:	b128      	cbz	r0, 800d718 <__smakebuf_r+0x70>
 800d70c:	89a3      	ldrh	r3, [r4, #12]
 800d70e:	f023 0303 	bic.w	r3, r3, #3
 800d712:	f043 0301 	orr.w	r3, r3, #1
 800d716:	81a3      	strh	r3, [r4, #12]
 800d718:	89a3      	ldrh	r3, [r4, #12]
 800d71a:	431d      	orrs	r5, r3
 800d71c:	81a5      	strh	r5, [r4, #12]
 800d71e:	e7cf      	b.n	800d6c0 <__smakebuf_r+0x18>

0800d720 <_fstat_r>:
 800d720:	b538      	push	{r3, r4, r5, lr}
 800d722:	4d07      	ldr	r5, [pc, #28]	; (800d740 <_fstat_r+0x20>)
 800d724:	2300      	movs	r3, #0
 800d726:	4604      	mov	r4, r0
 800d728:	4608      	mov	r0, r1
 800d72a:	4611      	mov	r1, r2
 800d72c:	602b      	str	r3, [r5, #0]
 800d72e:	f7f5 ff9c 	bl	800366a <_fstat>
 800d732:	1c43      	adds	r3, r0, #1
 800d734:	d102      	bne.n	800d73c <_fstat_r+0x1c>
 800d736:	682b      	ldr	r3, [r5, #0]
 800d738:	b103      	cbz	r3, 800d73c <_fstat_r+0x1c>
 800d73a:	6023      	str	r3, [r4, #0]
 800d73c:	bd38      	pop	{r3, r4, r5, pc}
 800d73e:	bf00      	nop
 800d740:	200621d8 	.word	0x200621d8

0800d744 <_isatty_r>:
 800d744:	b538      	push	{r3, r4, r5, lr}
 800d746:	4d06      	ldr	r5, [pc, #24]	; (800d760 <_isatty_r+0x1c>)
 800d748:	2300      	movs	r3, #0
 800d74a:	4604      	mov	r4, r0
 800d74c:	4608      	mov	r0, r1
 800d74e:	602b      	str	r3, [r5, #0]
 800d750:	f7f5 ff9b 	bl	800368a <_isatty>
 800d754:	1c43      	adds	r3, r0, #1
 800d756:	d102      	bne.n	800d75e <_isatty_r+0x1a>
 800d758:	682b      	ldr	r3, [r5, #0]
 800d75a:	b103      	cbz	r3, 800d75e <_isatty_r+0x1a>
 800d75c:	6023      	str	r3, [r4, #0]
 800d75e:	bd38      	pop	{r3, r4, r5, pc}
 800d760:	200621d8 	.word	0x200621d8

0800d764 <sqrtf>:
 800d764:	b508      	push	{r3, lr}
 800d766:	ed2d 8b02 	vpush	{d8}
 800d76a:	eeb0 8a40 	vmov.f32	s16, s0
 800d76e:	f000 f817 	bl	800d7a0 <__ieee754_sqrtf>
 800d772:	eeb4 8a48 	vcmp.f32	s16, s16
 800d776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d77a:	d60c      	bvs.n	800d796 <sqrtf+0x32>
 800d77c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800d79c <sqrtf+0x38>
 800d780:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d788:	d505      	bpl.n	800d796 <sqrtf+0x32>
 800d78a:	f7fd ff45 	bl	800b618 <__errno>
 800d78e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d792:	2321      	movs	r3, #33	; 0x21
 800d794:	6003      	str	r3, [r0, #0]
 800d796:	ecbd 8b02 	vpop	{d8}
 800d79a:	bd08      	pop	{r3, pc}
 800d79c:	00000000 	.word	0x00000000

0800d7a0 <__ieee754_sqrtf>:
 800d7a0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d7a4:	4770      	bx	lr
	...

0800d7a8 <_init>:
 800d7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7aa:	bf00      	nop
 800d7ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ae:	bc08      	pop	{r3}
 800d7b0:	469e      	mov	lr, r3
 800d7b2:	4770      	bx	lr

0800d7b4 <_fini>:
 800d7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7b6:	bf00      	nop
 800d7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ba:	bc08      	pop	{r3}
 800d7bc:	469e      	mov	lr, r3
 800d7be:	4770      	bx	lr
