#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 30 02:09:11 2018
# Process ID: 16604
# Log file: D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.runs/synth_1/imp_top.vds
# Journal file: D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source imp_top.tcl -notrace
Command: synth_design -top imp_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -609 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:24]
WARNING: [Synth 8-2611] redeclaration of ansi port InsMemRW is not allowed [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 275.387 ; gain = 66.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'imp_top' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/imp_top.v:23]
INFO: [Synth 8-638] synthesizing module 'CLK_div' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CLK_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLK_div' (1#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CLK_div.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncing' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/debouncing.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncing' (2#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/debouncing.v:23]
INFO: [Synth 8-638] synthesizing module 'show' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/show.v:23]
INFO: [Synth 8-256] done synthesizing module 'show' (3#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/show.v:23]
INFO: [Synth 8-638] synthesizing module 'Hex7seg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v:23]
INFO: [Synth 8-226] default block is never used [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v:36]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v:35]
INFO: [Synth 8-226] default block is never used [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v:53]
INFO: [Synth 8-256] done synthesizing module 'Hex7seg' (4#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'insROM' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/rom.txt' is read successfully [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:33]
INFO: [Synth 8-256] done synthesizing module 'insROM' (6#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (7#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'extend' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'extend' (8#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-638] synthesizing module 'Jext' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Jext.v:23]
INFO: [Synth 8-256] done synthesizing module 'Jext' (9#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Jext.v:23]
INFO: [Synth 8-638] synthesizing module 'regWriteAddress' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteAddress.v:23]
INFO: [Synth 8-256] done synthesizing module 'regWriteAddress' (10#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteAddress.v:23]
INFO: [Synth 8-638] synthesizing module 'regWriteData' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteData.v:23]
INFO: [Synth 8-256] done synthesizing module 'regWriteData' (11#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteData.v:23]
INFO: [Synth 8-638] synthesizing module 'regFile' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regFile' (12#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_dataA' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_dataA' (13#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_dataB' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataB.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_dataB' (14#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataB.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-256] done synthesizing module 'ALU' (15#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'dataRAM' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/dataRAM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'dataRAM' (16#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/dataRAM.v:23]
INFO: [Synth 8-638] synthesizing module 'nextPC' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v:23]
WARNING: [Synth 8-567] referenced signal 'imme' should be on the sensitivity list [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v:29]
WARNING: [Synth 8-567] referenced signal 'jpc' should be on the sensitivity list [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v:29]
INFO: [Synth 8-256] done synthesizing module 'nextPC' (17#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (18#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'imp_top' (19#1) [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/imp_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 311.184 ; gain = 102.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 311.184 ; gain = 102.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/constrs_1/new/CPU_imp.xdc]
Finished Parsing XDC File [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/constrs_1/new/CPU_imp.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 618.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PCWre0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-327] inferring latch for variable 'op_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'rs_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'rt_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'sa_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'immediate_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'jumpimmediate_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextpc_reg' [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 65    
	  33 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 183   
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 247   
	   5 Input      1 Bit        Muxes := 61    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncing 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module show 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module Hex7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module insROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module regWriteAddress 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regWriteData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regFile 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 62    
	   2 Input      1 Bit        Muxes := 63    
Module ALU_dataA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_dataB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dataRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      1 Bit        Muxes := 183   
	   5 Input      1 Bit        Muxes := 61    
Module nextPC 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cputop/alu/zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5562] The signal cputop/pc/Address_reg_rep is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 618.996 ; gain = 410.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|insROM      | rom        | 128x8         | LUT            | 
|insROM      | rom__1     | 128x8         | LUT            | 
|insROM      | rom__2     | 128x8         | LUT            | 
|insROM      | rom__3     | 128x8         | LUT            | 
|imp_top     | rom        | 128x8         | LUT            | 
|imp_top     | rom__4     | 128x8         | LUT            | 
|imp_top     | extrom     | 128x8         | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/op_reg[5] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/op_reg[4] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/op_reg[3] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/op_reg[2] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/op_reg[1] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/op_reg[0] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][31] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][30] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][29] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][28] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][27] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][26] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][25] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][24] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][23] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][22] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][21] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][20] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][19] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][18] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][17] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][16] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][15] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][14] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][13] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][12] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][11] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][10] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][9] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][8] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][7] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][6] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][5] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][4] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][3] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][2] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][1] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\regFile_reg[0][0] ) is unused and will be removed from module regFile.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[31] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[30] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[29] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[28] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[27] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[26] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[25] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[24] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[23] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[22] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[21] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[20] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[19] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[18] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[17] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[16] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[15] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[14] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[13] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[12] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[11] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[10] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[9] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/nextpc/nextpc_reg[8] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[31] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[30] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[29] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[28] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[27] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[26] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[25] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[24] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[23] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[22] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[21] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[20] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[19] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[18] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[17] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[16] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[15] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[14] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[13] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[12] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[11] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[10] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[9] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/Address_reg[8] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[4] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/jumpimmediate_reg[4] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[0] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/jumpimmediate_reg[0] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[3] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/jumpimmediate_reg[3] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[5] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/jumpimmediate_reg[5] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[1] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/jumpimmediate_reg[1] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[2] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/jumpimmediate_reg[2] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/immediate_reg[15] ) is unused and will be removed from module imp_top.
WARNING: [Synth 8-3332] Sequential element (\cputop/ins/rd_reg[4] ) is unused and will be removed from module imp_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 618.996 ; gain = 410.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 618.996 ; gain = 410.285
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 622.035 ; gain = 413.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 625.867 ; gain = 417.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \cputop/pc/Address_reg_rep  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 795.090 ; gain = 586.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 797.918 ; gain = 589.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 797.918 ; gain = 589.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 797.918 ; gain = 589.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 797.918 ; gain = 589.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 797.918 ; gain = 589.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    21|
|3     |LUT1     |    37|
|4     |LUT2     |    64|
|5     |LUT3     |   110|
|6     |LUT4     |   119|
|7     |LUT5     |  1302|
|8     |LUT6     |  2642|
|9     |MUXF7    |   442|
|10    |MUXF8    |   110|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   844|
|13    |FDSE     |   666|
|14    |LD       |     7|
|15    |IBUF     |     5|
|16    |OBUF     |    11|
+------+---------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |  6383|
|2     |  cputop   |CPU_top    |  6304|
|3     |    alu    |ALU        |    20|
|4     |    nextpc |nextPC     |    18|
|5     |    pc     |PC         |  3390|
|6     |    ram    |dataRAM    |   933|
|7     |    regf   |regFile    |  1943|
|8     |  div      |CLK_div    |    41|
|9     |  hex      |Hex7seg    |     8|
|10    |  key      |debouncing |     4|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 797.918 ; gain = 589.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 797.918 ; gain = 268.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 797.918 ; gain = 589.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 1480 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 797.918 ; gain = 576.539
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 797.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 02:10:21 2018...
