Analysis & Elaboration report for ProcesadorVectorial
Wed Oct 26 15:40:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "control_unit:control_unit_TB"
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Oct 26 15:40:13 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProcesadorVectorial                         ;
; Top-level Entity Name              ; control_unit_tb                             ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                             ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                     ;
; Top-level entity name                                            ; control_unit_tb    ; ProcesadorVectorial ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_unit_TB"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; JumpI     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JumpCI    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JumpCD    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemToReg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemRead   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ImmSrc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VectorOp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrc1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrc3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegVWrite ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegSWrite ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUOp     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrc2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 26 15:39:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorVectorial -c ProcesadorVectorial --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/MySpot/ComputerArchitecture2.Project2/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_tb.sv
    Info (12023): Found entity 1: mux_2to1_tb File: C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/MySpot/ComputerArchitecture2.Project2/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1_tb.sv
    Info (12023): Found entity 1: mux_4to1_tb File: C:/MySpot/ComputerArchitecture2.Project2/mux_4to1_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_scalar.sv
    Info (12023): Found entity 1: register_scalar File: C:/MySpot/ComputerArchitecture2.Project2/register_scalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_scalar_tb.sv
    Info (12023): Found entity 1: register_scalar_tb File: C:/MySpot/ComputerArchitecture2.Project2/register_scalar_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_vectorial.sv
    Info (12023): Found entity 1: register_vectorial File: C:/MySpot/ComputerArchitecture2.Project2/register_vectorial.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_vectorial_tb.sv
    Info (12023): Found entity 1: register_vectorial_tb File: C:/MySpot/ComputerArchitecture2.Project2/register_vectorial_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/MySpot/ComputerArchitecture2.Project2/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/MySpot/ComputerArchitecture2.Project2/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jump_unit.sv
    Info (12023): Found entity 1: jump_unit File: C:/MySpot/ComputerArchitecture2.Project2/jump_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jump_unit_tb.sv
    Info (12023): Found entity 1: jump_unit_tb File: C:/MySpot/ComputerArchitecture2.Project2/jump_unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.sv
    Info (12023): Found entity 1: pc_register File: C:/MySpot/ComputerArchitecture2.Project2/pc_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_register_tb.sv
    Info (12023): Found entity 1: pc_register_tb File: C:/MySpot/ComputerArchitecture2.Project2/pc_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_32b.sv
    Info (12023): Found entity 1: mux_2to1_32b File: C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_32b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_192b.sv
    Info (12023): Found entity 1: mux_2to1_192b File: C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_192b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend_tb.sv
    Info (12023): Found entity 1: sign_extend_tb File: C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_6lanes.sv
    Info (12023): Found entity 1: alu_6lanes File: C:/MySpot/ComputerArchitecture2.Project2/alu_6lanes.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/MySpot/ComputerArchitecture2.Project2/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: C:/MySpot/ComputerArchitecture2.Project2/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: C:/MySpot/ComputerArchitecture2.Project2/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: C:/MySpot/ComputerArchitecture2.Project2/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: C:/MySpot/ComputerArchitecture2.Project2/segment_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.sv
    Info (12023): Found entity 1: control_unit_tb File: C:/MySpot/ComputerArchitecture2.Project2/control_unit_tb.sv Line: 1
Info (12127): Elaborating entity "control_unit_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at control_unit_tb.sv(135): assignments to clk create a combinational loop File: C:/MySpot/ComputerArchitecture2.Project2/control_unit_tb.sv Line: 135
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_TB" File: C:/MySpot/ComputerArchitecture2.Project2/control_unit_tb.sv Line: 13
Warning (10230): Verilog HDL assignment warning at control_unit.sv(35): truncated value with size 2 to match size of target (1) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 35
Info (10041): Inferred latch for "ALUOp[0]" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "ALUOp[1]" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "ImmSrc" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "RegVWrite" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "RegSWrite" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "VectorOp" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "JumpI" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "JumpCD" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "JumpCI" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "MemToReg" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "MemWrite" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "MemRead" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "ALUSrc2[0]" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "ALUSrc2[1]" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "ALUSrc3" at control_unit.sv(187) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 187
Info (10041): Inferred latch for "ALUSrc1" at control_unit.sv(108) File: C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv Line: 108
Info (144001): Generated suppressed messages file C:/MySpot/ComputerArchitecture2.Project2/output_files/ProcesadorVectorial.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Wed Oct 26 15:40:13 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:39


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/MySpot/ComputerArchitecture2.Project2/output_files/ProcesadorVectorial.map.smsg.


