

================================================================
== Vitis HLS Report for 'load_vec_2'
================================================================
* Date:           Thu Oct  2 21:26:16 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9265|     9265|  37.060 us|  37.060 us|  9265|  9265|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |     9264|     9264|       193|          -|          -|    48|        no|
        | + VITIS_LOOP_15_2  |      191|      191|        12|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      103|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       50|     -|
|Register             |        -|      -|      104|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      104|      153|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_225_p2    |         +|   0|  0|  10|          10|           5|
    |add_ln15_3_fu_214_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln15_fu_200_p2    |         +|   0|  0|   6|           5|           1|
    |add_ln17_fu_156_p2    |         +|   0|  0|  64|          64|          64|
    |icmp_ln13_fu_138_p2   |      icmp|   0|  0|   6|          10|          10|
    |icmp_ln15_fu_219_p2   |      icmp|   0|  0|   3|           5|           6|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |ap_block_state14      |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 103|         106|          98|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |add5_in_reg_110   |  16|          2|   10|         20|
    |ap_NS_fsm         |   5|         15|    1|         15|
    |ap_done           |   1|          2|    1|          2|
    |gmem0_blk_n_AR    |   1|          2|    1|          2|
    |gmem0_blk_n_R     |   1|          2|    1|          2|
    |i_fu_80           |  16|          2|   10|         20|
    |j_reg_119         |   8|          2|    4|          8|
    |real_start        |   1|          2|    1|          2|
    |vec_stream_blk_n  |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  50|         31|   30|         73|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |add5_in_reg_110   |  10|   0|   10|          0|
    |ap_CS_fsm         |  14|   0|   14|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_fu_80           |  10|   0|   10|          0|
    |j_reg_119         |   4|   0|    4|          0|
    |start_once_reg    |   1|   0|    1|          0|
    |vec_read_reg_242  |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 104|   0|  104|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|    load_vec.2|  return value|
|m_axi_gmem0_0_AWVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLEN        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WVALID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WREADY       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WDATA        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WSTRB        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WLAST        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WID          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WUSER        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLEN        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RDATA        |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RLAST        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM     |   in|   13|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|vec                        |   in|   64|   ap_stable|           vec|        scalar|
|vec_stream_din             |  out|   32|     ap_fifo|    vec_stream|       pointer|
|vec_stream_full_n          |   in|    1|     ap_fifo|    vec_stream|       pointer|
|vec_stream_write           |  out|    1|     ap_fifo|    vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    8|     ap_fifo|    vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    8|     ap_fifo|    vec_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

