--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf P8_PIN_V3.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.010ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: CLOCK/dcm_sp_inst/CLK2X
  Logical resource: CLOCK/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLOCK/clk2x
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLOCK/dcm_sp_inst/CLKIN
  Logical resource: CLOCK/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLOCK/clkin1
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLOCK/dcm_sp_inst/CLKIN
  Logical resource: CLOCK/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLOCK/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_clk2x = PERIOD TIMEGRP "CLOCK_clk2x" TS_clk_in / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55 paths analyzed, 44 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.936ns.
--------------------------------------------------------------------------------

Paths for end point Bridge/Digitaltube/counter_6 (SLICE_X46Y104.A1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_0 (FF)
  Destination:          Bridge/Digitaltube/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_0 to Bridge/Digitaltube/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.AQ     Tcko                  0.430   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_0
    SLICE_X46Y104.C4     net (fanout=5)        1.025   Bridge/Digitaltube/counter<0>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X46Y104.A1     net (fanout=4)        0.551   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X46Y104.CLK    Tas                   0.349   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<6>1
                                                       Bridge/Digitaltube/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.014ns logic, 1.576ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_2 (FF)
  Destination:          Bridge/Digitaltube/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_2 to Bridge/Digitaltube/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CMUX   Tshcko                0.535   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/counter_2
    SLICE_X46Y104.C1     net (fanout=3)        0.569   Bridge/Digitaltube/counter<2>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X46Y104.A1     net (fanout=4)        0.551   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X46Y104.CLK    Tas                   0.349   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<6>1
                                                       Bridge/Digitaltube/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (1.119ns logic, 1.120ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_1 (FF)
  Destination:          Bridge/Digitaltube/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_1 to Bridge/Digitaltube/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.BQ     Tcko                  0.430   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_1
    SLICE_X46Y104.C5     net (fanout=4)        0.448   Bridge/Digitaltube/counter<1>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X46Y104.A1     net (fanout=4)        0.551   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X46Y104.CLK    Tas                   0.349   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<6>1
                                                       Bridge/Digitaltube/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (1.014ns logic, 0.999ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point Bridge/Digitaltube/counter_9 (SLICE_X47Y105.A5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_0 (FF)
  Destination:          Bridge/Digitaltube/counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_0 to Bridge/Digitaltube/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.AQ     Tcko                  0.430   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_0
    SLICE_X46Y104.C4     net (fanout=5)        1.025   Bridge/Digitaltube/counter<0>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X47Y105.A5     net (fanout=4)        0.433   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X47Y105.CLK    Tas                   0.373   Bridge/Digitaltube/counter<9>
                                                       Bridge/Digitaltube/n0145<9>
                                                       Bridge/Digitaltube/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (1.038ns logic, 1.458ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_2 (FF)
  Destination:          Bridge/Digitaltube/counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_2 to Bridge/Digitaltube/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CMUX   Tshcko                0.535   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/counter_2
    SLICE_X46Y104.C1     net (fanout=3)        0.569   Bridge/Digitaltube/counter<2>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X47Y105.A5     net (fanout=4)        0.433   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X47Y105.CLK    Tas                   0.373   Bridge/Digitaltube/counter<9>
                                                       Bridge/Digitaltube/n0145<9>
                                                       Bridge/Digitaltube/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.143ns logic, 1.002ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_1 (FF)
  Destination:          Bridge/Digitaltube/counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_1 to Bridge/Digitaltube/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.BQ     Tcko                  0.430   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_1
    SLICE_X46Y104.C5     net (fanout=4)        0.448   Bridge/Digitaltube/counter<1>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X47Y105.A5     net (fanout=4)        0.433   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X47Y105.CLK    Tas                   0.373   Bridge/Digitaltube/counter<9>
                                                       Bridge/Digitaltube/n0145<9>
                                                       Bridge/Digitaltube/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.038ns logic, 0.881ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point Bridge/Digitaltube/counter_7 (SLICE_X46Y104.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_0 (FF)
  Destination:          Bridge/Digitaltube/counter_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_0 to Bridge/Digitaltube/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.AQ     Tcko                  0.430   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_0
    SLICE_X46Y104.C4     net (fanout=5)        1.025   Bridge/Digitaltube/counter<0>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X46Y104.B4     net (fanout=4)        0.322   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X46Y104.CLK    Tas                   0.349   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<7>1
                                                       Bridge/Digitaltube/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.014ns logic, 1.347ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_2 (FF)
  Destination:          Bridge/Digitaltube/counter_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_2 to Bridge/Digitaltube/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CMUX   Tshcko                0.535   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/counter_2
    SLICE_X46Y104.C1     net (fanout=3)        0.569   Bridge/Digitaltube/counter<2>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X46Y104.B4     net (fanout=4)        0.322   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X46Y104.CLK    Tas                   0.349   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<7>1
                                                       Bridge/Digitaltube/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.010ns (1.119ns logic, 0.891ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Bridge/Digitaltube/counter_1 (FF)
  Destination:          Bridge/Digitaltube/counter_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Bridge/Digitaltube/counter_1 to Bridge/Digitaltube/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.BQ     Tcko                  0.430   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_1
    SLICE_X46Y104.C5     net (fanout=4)        0.448   Bridge/Digitaltube/counter<1>
    SLICE_X46Y104.C      Tilo                  0.235   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<3>11
    SLICE_X46Y104.B4     net (fanout=4)        0.322   Bridge/Digitaltube/n0145<3>_bdd0
    SLICE_X46Y104.CLK    Tas                   0.349   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<7>1
                                                       Bridge/Digitaltube/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.014ns logic, 0.770ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_clk2x = PERIOD TIMEGRP "CLOCK_clk2x" TS_clk_in / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Bridge/Digitaltube/counter_8 (SLICE_X46Y104.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Bridge/Digitaltube/counter_8 (FF)
  Destination:          Bridge/Digitaltube/counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 20.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Bridge/Digitaltube/counter_8 to Bridge/Digitaltube/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.200   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/counter_8
    SLICE_X46Y104.D6     net (fanout=4)        0.034   Bridge/Digitaltube/counter<8>
    SLICE_X46Y104.CLK    Tah         (-Th)    -0.190   Bridge/Digitaltube/counter<8>
                                                       Bridge/Digitaltube/n0145<8>
                                                       Bridge/Digitaltube/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point Bridge/Digitaltube/counter_4 (SLICE_X47Y104.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Bridge/Digitaltube/counter_3 (FF)
  Destination:          Bridge/Digitaltube/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 20.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Bridge/Digitaltube/counter_3 to Bridge/Digitaltube/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.CQ     Tcko                  0.198   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/counter_3
    SLICE_X47Y104.C5     net (fanout=5)        0.072   Bridge/Digitaltube/counter<3>
    SLICE_X47Y104.CLK    Tah         (-Th)    -0.155   Bridge/Digitaltube/counter<5>
                                                       Bridge/Digitaltube/n0145<4>1
                                                       Bridge/Digitaltube/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point Bridge/Digitaltube/counter_9 (SLICE_X47Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Bridge/Digitaltube/counter_9 (FF)
  Destination:          Bridge/Digitaltube/counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 20.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Bridge/Digitaltube/counter_9 to Bridge/Digitaltube/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y105.AQ     Tcko                  0.198   Bridge/Digitaltube/counter<9>
                                                       Bridge/Digitaltube/counter_9
    SLICE_X47Y105.A6     net (fanout=3)        0.026   Bridge/Digitaltube/counter<9>
    SLICE_X47Y105.CLK    Tah         (-Th)    -0.215   Bridge/Digitaltube/counter<9>
                                                       Bridge/Digitaltube/n0145<9>
                                                       Bridge/Digitaltube/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_clk2x = PERIOD TIMEGRP "CLOCK_clk2x" TS_clk_in / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLOCK/clkout1_buf/I0
  Logical resource: CLOCK/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK/clk2x
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLOCK/clkf_buf/I0
  Logical resource: CLOCK/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: CLOCK/clk2x
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: Bridge/Digitaltube/counter<8>/SR
  Logical resource: Bridge/Digitaltube/counter_2/SR
  Location pin: SLICE_X46Y104.SR
  Clock network: sys_rstn_INV_264_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     16.000ns|      5.872ns|            0|            0|            0|           55|
| TS_CLOCK_clk2x                |     20.000ns|      2.936ns|          N/A|            0|            0|           55|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    2.936|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55 paths, 0 nets, and 49 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 21 12:15:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4695 MB



