#!/usr/bin/env python3
# -*- coding: utf-8 -*-
# Copyright 2020-2022 F4PGA Authors
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# SPDX-License-Identifier: Apache-2.0

import math
TOPNAME = 'top.sv'
F_INIT = 'init.txt'
INIT_FRMT = "hex"
WID_MEM = 16
DEPTH_MEM = 2048
COUNT = None


def main():
    import sys
    fname = sys.argv[1]
    width = sys.argv[2]
    depth = sys.argv[3]
    f_init = sys.argv[4]
    init_frmt = "hex"  # sys.argv[5]

    if type(width) is str:
        width = int(width)
    if type(depth) is str:
        depth = int(depth)

    write_topfile(
        fname=fname,
        wid_mem=width,
        depth_mem=depth,
        f_init=f_init,
        init_frmt=init_frmt
    )
    print('Wrote {} with init file {}'.format(fname, f_init))


def write_topfile(fname, wid_mem, f_init, depth_mem, init_frmt):
    addr_wid = int(math.log(depth_mem, 2))
    if 1<<addr_wid -1 < depth_mem:
        addr_wid += 1
    # print('{}'.format(addr_wid))
    with open(fname, 'w') as f:
        write_top_hdr(f=f, wid_mem=wid_mem, addr_wid=addr_wid)
        write_module(
            f=f,
            f_init=f_init,
            init_frmt=init_frmt,
            wid_mem=wid_mem,
            depth_mem=depth_mem
        )
        write_end(f, addr_wid)


def write_top_hdr(f, addr_wid, wid_mem=WID_MEM, dout_count=COUNT):
    module = 'module top(\n'
    module += 'input logic clk,\n'
    module += 'input logic[{}:0] raddr,\n'.format(addr_wid - 1)
    module += 'input logic[{}:0] waddr,\n'.format(addr_wid - 1)
    module += 'input logic [{}:0] din,\n'.format(wid_mem - 1)
    if dout_count is not None:
        for x in range(dout_count):
            module += 'output logic [{}:0] dout{},\n'.format(wid_mem - 1, x)
    else:
        module += 'output logic [{}:0] dout,\n'.format(wid_mem - 1)
    module += 'input logic reset);\n\n'
    f.write(module)


def write_module(
    f,
    f_init=F_INIT,
    init_frmt=INIT_FRMT,
    wid_mem=WID_MEM,
    depth_mem=DEPTH_MEM,
    suffix=None
):
    if init_frmt == "hex":
        init_frmt = 1
    else:
        init_frmt = 0

    modline = 'memory #('
    modline += '"{}", {}, {}, {}) '.format(
        f_init, init_frmt, wid_mem, depth_mem
    )
    if suffix is not None:
        modline += 'mem{} (\n'.format(suffix)
    else:
        modline += 'mem(\n'

    modline += '\t.clk(clk), \n\t.raddr(raddr), \n\t.waddr(waddr), \n\t.din(din), '
    if suffix is not None:
        modline += '\n\t.dout(dout{}), '.format(suffix)
    else:
        modline += '\n\t.dout(dout), '
    modline += '\n\t.reset(reset));\n\n'
    f.write(modline)


def write_end(f, addr_wid):
    f.write('endmodule')
    memsv = '''
 
module memory #(
    parameter F_INIT="init.txt",
    parameter INIT_ISHEX = 1,
    //parameter WID_MEM=16,
    //parameter DEPTH_MEM=2048)
    parameter WID_MEM=1,
    parameter DEPTH_MEM=16384)    
    (input logic clk,
    input logic[{}:0] raddr,
    input logic[{}:0] waddr,
    input logic[WID_MEM-1:0] din,
    output logic[WID_MEM-1:0] dout,
    input logic reset);

    (* ram_style = "block" *) logic [WID_MEM-1:0] ram [0:DEPTH_MEM-1];
    
    if (INIT_ISHEX)
        initial $readmemh(F_INIT, ram);
        //initial $readmemh ("../init/1_by_16k.txt",ram);
    else
        initial $readmemb(F_INIT,ram);
    
    always_ff @(posedge clk) begin
        dout <= ram[raddr];
        ram[waddr]<= din; 
    end
endmodule
    '''.format(addr_wid - 1, addr_wid - 1)
    f.write(memsv)


if __name__ == "__main__":
    main()
