verilog xil_defaultlib --include "/mnt/data0/xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/ec67/hdl" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/f42d/hdl" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/80cc/hdl/verilog" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/22b9/hdl/verilog" \
"../../../bd/design_top/ip/design_top_processing_system7_0_0/sim/design_top_processing_system7_0_0.v" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_0/sim/bd_e6df_one_0.v" \

sv xil_defaultlib --include "/mnt/data0/xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/ec67/hdl" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/f42d/hdl" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/80cc/hdl/verilog" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/22b9/hdl/verilog" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_2/sim/bd_e6df_s00mmu_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_3/sim/bd_e6df_s00tr_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_4/sim/bd_e6df_s00sic_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_5/sim/bd_e6df_s00a2s_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_6/sim/bd_e6df_sarn_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_7/sim/bd_e6df_srn_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_8/sim/bd_e6df_sawn_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_9/sim/bd_e6df_swn_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_10/sim/bd_e6df_sbn_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_11/sim/bd_e6df_m00s2a_0.sv" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_12/sim/bd_e6df_m00e_0.sv" \

verilog xil_defaultlib --include "/mnt/data0/xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/ec67/hdl" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/f42d/hdl" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/80cc/hdl/verilog" --include "../../../../MYSPI.gen/sources_1/bd/design_top/ipshared/22b9/hdl/verilog" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/sim/bd_e6df.v" \
"../../../bd/design_top/ip/design_top_axi_smc_0/sim/design_top_axi_smc_0.v" \
"../../../bd/design_top/ip/design_top_axi_bram_ctrl_0_bram_0/sim/design_top_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_top/ip/design_top_xlconcat_0_0/sim/design_top_xlconcat_0_0.v" \
"../../../bd/design_top/ip/design_top_xlconstant_0_0/sim/design_top_xlconstant_0_0.v" \
"../../../bd/design_top/ip/design_top_xlconstant_1_1/sim/design_top_xlconstant_1_1.v" \
"../../../bd/design_top/ip/design_top_xlconstant_2_0/sim/design_top_xlconstant_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
