// Seed: 176716290
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6
    , id_12,
    output uwire id_7,
    output wor id_8,
    output wor id_9,
    output wire id_10
);
  assign id_7 = id_5 <= 1'h0;
  assign id_9 = -1 ? 1 : 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    input  tri  id_2,
    output tri  id_3
);
  logic [-1 : -1] id_5;
  ;
  assign id_5 = 1;
  initial id_5 = id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
