-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;


entity convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1 is
port (
    a: in std_logic_vector(8 - 1 downto 0);
    b: in std_logic_vector(7 - 1 downto 0);
    p: out std_logic_vector(15 - 1 downto 0));

    attribute use_dsp48 : string;
    attribute use_dsp48 of convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1 : entity is "no";

end entity;

architecture behav of convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1 is
    signal a_i : std_logic_vector(8 - 1 downto 0);
    signal b_i : std_logic_vector(7 - 1 downto 0);
begin
    a_i <= a;
    b_i <= b;
    p <= std_logic_vector(resize(unsigned(a_i) * unsigned(b_i), 15));
end architecture;

Library IEEE;
use IEEE.std_logic_1164.all;

entity convolution_filter_mul_8ns_7ns_15_1 is
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER);
    port (
        din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0);
        din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0);
        dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0));
end entity;

architecture arch of convolution_filter_mul_8ns_7ns_15_1 is
    component convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1 is
        port (
            a : IN STD_LOGIC_VECTOR;
            b : IN STD_LOGIC_VECTOR;
            p : OUT STD_LOGIC_VECTOR);
    end component;



begin
    convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1_U :  component convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1
    port map (
        a => din0,
        b => din1,
        p => dout);

end architecture;


