git clone --depth 1 --no-tags https://github.com/rempmarian/Pipeline-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/736330109
git clone --depth 1 --no-tags https://github.com/jqkh/robot.git f:/verilog_sva_gh_scraper/data/full_repos/733936241
git clone --depth 1 --no-tags https://github.com/Poker-sang/cpupro.git f:/verilog_sva_gh_scraper/data/full_repos/738447765
git clone --depth 1 --no-tags https://github.com/MohsinTaj/RiscVSingleCycleWithMemoryMapped-UART.git f:/verilog_sva_gh_scraper/data/full_repos/739121591
git clone --depth 1 --no-tags https://github.com/Frankd35/matmul.git f:/verilog_sva_gh_scraper/data/full_repos/733538589
git clone --depth 1 --no-tags https://github.com/Meee-31/cirno9.git f:/verilog_sva_gh_scraper/data/full_repos/737178431
git clone --depth 1 --no-tags https://github.com/RajuNITK/FPGA-based-Morse-Code-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/738640677
git clone --depth 1 --no-tags https://github.com/KaushikVempati/Serial_Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/733810975
git clone --depth 1 --no-tags https://github.com/KonstantinBee/Floating-point-arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/734999804
git clone --depth 1 --no-tags https://github.com/syedfahdali/SAP-1-Implementation-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/734701196
git clone --depth 1 --no-tags https://github.com/clareFlork/FPGAprojects111321076.git f:/verilog_sva_gh_scraper/data/full_repos/738059162
git clone --depth 1 --no-tags https://github.com/akshatsabavat/Gaussian-Image-Blur-using-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/732865305
git clone --depth 1 --no-tags https://github.com/30N6/pluto_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/734884198
git clone --depth 1 --no-tags https://github.com/jeceljr/SoftCoreCompare.git f:/verilog_sva_gh_scraper/data/full_repos/733101424
git clone --depth 1 --no-tags https://github.com/GeeK21235/fsm_proc.git f:/verilog_sva_gh_scraper/data/full_repos/738564999
git clone --depth 1 --no-tags https://github.com/ashishtummuri/Quantum-Computer-Emulator-.git f:/verilog_sva_gh_scraper/data/full_repos/734463906
git clone --depth 1 --no-tags https://github.com/sarakady/NOC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/738533246
git clone --depth 1 --no-tags https://github.com/WangHelin123/MIPS32-5pip-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/736928670
git clone --depth 1 --no-tags https://github.com/Aliasgharshinwari/SAP1_In_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/738051787
git clone --depth 1 --no-tags https://github.com/ZeroMips/floppy-fun.git f:/verilog_sva_gh_scraper/data/full_repos/735034598
git clone --depth 1 --no-tags https://github.com/mapkkkk/hust-cse-crypto-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/739250094
git clone --depth 1 --no-tags https://github.com/David810209/Dlab-FinalProject-PickachuVolleyball.git f:/verilog_sva_gh_scraper/data/full_repos/732997094
git clone --depth 1 --no-tags https://github.com/ispras/sv-tests.git f:/verilog_sva_gh_scraper/data/full_repos/736588500
git clone --depth 1 --no-tags https://github.com/MAraragi/VerilogProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/737536484
git clone --depth 1 --no-tags https://github.com/ryfu2/Verilog-Chess-Game.git f:/verilog_sva_gh_scraper/data/full_repos/737876372
git clone --depth 1 --no-tags https://github.com/Yun-YeoJun/ICE2011.git f:/verilog_sva_gh_scraper/data/full_repos/732659524
git clone --depth 1 --no-tags https://github.com/DavidVentura/the-web.git f:/verilog_sva_gh_scraper/data/full_repos/734827393
git clone --depth 1 --no-tags https://github.com/khoing0810/fpga-project.git f:/verilog_sva_gh_scraper/data/full_repos/733658274
git clone --depth 1 --no-tags https://github.com/iChenwei/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/737220016
git clone --depth 1 --no-tags https://github.com/Aaron-Belay/Dodger-The-Game.git f:/verilog_sva_gh_scraper/data/full_repos/736016738
git clone --depth 1 --no-tags https://github.com/GeeK21235/single-cycle-riscv-32i.git f:/verilog_sva_gh_scraper/data/full_repos/738056468
git clone --depth 1 --no-tags https://github.com/stefanfaur/fdt16.git f:/verilog_sva_gh_scraper/data/full_repos/739467251
git clone --depth 1 --no-tags https://github.com/TZH119/PLL_ADC_USB.git f:/verilog_sva_gh_scraper/data/full_repos/733884132
git clone --depth 1 --no-tags https://github.com/TahaKeremEris/FB_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737864344
git clone --depth 1 --no-tags https://github.com/kunal-lx/RISCV-HDP.git f:/verilog_sva_gh_scraper/data/full_repos/735344321
git clone --depth 1 --no-tags https://github.com/robertomeroni/processorArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/734468462
git clone --depth 1 --no-tags https://github.com/Lovmy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/739276292
git clone --depth 1 --no-tags https://github.com/SasanquaProject/Core-IP.git f:/verilog_sva_gh_scraper/data/full_repos/736037207
git clone --depth 1 --no-tags https://github.com/SkyXJW/coe_synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/735580976
git clone --depth 1 --no-tags https://github.com/momoisgoodforhealth/MIPS_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/732581183
git clone --depth 1 --no-tags https://github.com/Rachu7224/rach.git f:/verilog_sva_gh_scraper/data/full_repos/732584139
git clone --depth 1 --no-tags https://github.com/KINGFIOX/DIgiLogic.git f:/verilog_sva_gh_scraper/data/full_repos/733392812
git clone --depth 1 --no-tags https://github.com/ritvikmanda03/FPGA-Tank-Shooter-Game.git f:/verilog_sva_gh_scraper/data/full_repos/733362402
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/733610301
git clone --depth 1 --no-tags https://github.com/PolashDeb/Design-and-implementation-of-sorting-algorithms-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/734254857
git clone --depth 1 --no-tags https://github.com/NicoRathmayr/Digitaler-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/732940096
git clone --depth 1 --no-tags https://github.com/zzz332choi/digital_logic_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/734703419
git clone --depth 1 --no-tags https://github.com/Satvik3799/UART.git f:/verilog_sva_gh_scraper/data/full_repos/734477804
git clone --depth 1 --no-tags https://github.com/Zameo08/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/734736637
git clone --depth 1 --no-tags https://github.com/Zameo08/test.git f:/verilog_sva_gh_scraper/data/full_repos/734751536
git clone --depth 1 --no-tags https://github.com/josedelarosados/test.git f:/verilog_sva_gh_scraper/data/full_repos/734865787
git clone --depth 1 --no-tags https://github.com/lilxkush/digital-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/735270277
git clone --depth 1 --no-tags https://github.com/Amaryllis-YJY/CSC3050.git f:/verilog_sva_gh_scraper/data/full_repos/735313158
git clone --depth 1 --no-tags https://github.com/Tony-TTran/Hang_Man_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/734529891
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/asokan-AND-gate.git f:/verilog_sva_gh_scraper/data/full_repos/736171803
git clone --depth 1 --no-tags https://github.com/Ckdylon/PBL-CD-2-Problema.git f:/verilog_sva_gh_scraper/data/full_repos/736480025
git clone --depth 1 --no-tags https://github.com/B10902046/CA2023.git f:/verilog_sva_gh_scraper/data/full_repos/736903083
git clone --depth 1 --no-tags https://github.com/parangatm/LFSR-Associative-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/736607707
git clone --depth 1 --no-tags https://github.com/dav3floyd/HDLBits-Problems-Set.git f:/verilog_sva_gh_scraper/data/full_repos/737422011
git clone --depth 1 --no-tags https://github.com/richardtan10176/16bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/737634263
git clone --depth 1 --no-tags https://github.com/Ashish-Chokhani/Pipelined-Processor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/737632392
git clone --depth 1 --no-tags https://github.com/kate-omi/MathAlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/737945959
git clone --depth 1 --no-tags https://github.com/bonanyan/embark-rv.git f:/verilog_sva_gh_scraper/data/full_repos/737823255
git clone --depth 1 --no-tags https://github.com/Zharasbek/3bit_binary-gray_counter.git f:/verilog_sva_gh_scraper/data/full_repos/738125882
git clone --depth 1 --no-tags https://github.com/varunposimsetty/Full_Adder_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/738125616
git clone --depth 1 --no-tags https://github.com/laylamohsen/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/738625306
git clone --depth 1 --no-tags https://github.com/artecs-group/transpad.git f:/verilog_sva_gh_scraper/data/full_repos/739461471
git clone --depth 1 --no-tags https://github.com/Rossetas/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/733739264
git clone --depth 1 --no-tags https://github.com/Retr0r0cket/OVERTURE.git f:/verilog_sva_gh_scraper/data/full_repos/739187998
git clone --depth 1 --no-tags https://github.com/rishabh4749/Slow_Decade_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/738460954
git clone --depth 1 --no-tags https://github.com/aviel207/Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/733006976
git clone --depth 1 --no-tags https://github.com/zhangxm99/InstructionFetch.git f:/verilog_sva_gh_scraper/data/full_repos/733747763
git clone --depth 1 --no-tags https://github.com/jason890317/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/732681090
git clone --depth 1 --no-tags https://github.com/prayogak/NodeCloud.git f:/verilog_sva_gh_scraper/data/full_repos/736651029
git clone --depth 1 --no-tags https://github.com/pavan-deretard/First-computer.git f:/verilog_sva_gh_scraper/data/full_repos/737176958
git clone --depth 1 --no-tags https://github.com/Chaoyang2007/rs_dec_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/738583196
git clone --depth 1 --no-tags https://github.com/AjinkyaMore07/G13_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/735295248
git clone --depth 1 --no-tags https://github.com/Basilkhowaja/RISC-V-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/735088246
git clone --depth 1 --no-tags https://github.com/liuutin9/Green_Cube.git f:/verilog_sva_gh_scraper/data/full_repos/733559769
git clone --depth 1 --no-tags https://github.com/little612pea/FPGA-MAZE-2023DD-final.git f:/verilog_sva_gh_scraper/data/full_repos/733385005
git clone --depth 1 --no-tags https://github.com/afasolino28/Test_23.12.19.git f:/verilog_sva_gh_scraper/data/full_repos/733565359
git clone --depth 1 --no-tags https://github.com/RamChockalingam/16-Point-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/736116599
git clone --depth 1 --no-tags https://github.com/coqzieiro/Central-Process-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/737548586
git clone --depth 1 --no-tags https://github.com/DuRuofu/HDLBits_Practies.git f:/verilog_sva_gh_scraper/data/full_repos/739188548
git clone --depth 1 --no-tags https://github.com/matztron/easy_PAL.git f:/verilog_sva_gh_scraper/data/full_repos/733199066
git clone --depth 1 --no-tags https://github.com/Pangisa/ECE287_finale_proj.git f:/verilog_sva_gh_scraper/data/full_repos/733096557
git clone --depth 1 --no-tags https://github.com/SANGESH007/Cyclone_III-fpga-projects.git f:/verilog_sva_gh_scraper/data/full_repos/735209678
git clone --depth 1 --no-tags https://github.com/dkargus/RGB2YCbCr_alt.git f:/verilog_sva_gh_scraper/data/full_repos/735797176
git clone --depth 1 --no-tags https://github.com/Shwetakr08/RTL_CODING_100DAY.git f:/verilog_sva_gh_scraper/data/full_repos/733402873
git clone --depth 1 --no-tags https://github.com/lianyuanbo/-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/733968702
git clone --depth 1 --no-tags https://github.com/Winter021/ECN_104-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/735113955
git clone --depth 1 --no-tags https://github.com/xiaoshecode/uartspi.git f:/verilog_sva_gh_scraper/data/full_repos/733414273
git clone --depth 1 --no-tags https://github.com/matty2048/TriangleConcreteMachine.git f:/verilog_sva_gh_scraper/data/full_repos/736060068
git clone --depth 1 --no-tags https://github.com/Manikanta-1723/Router_1x3-project.git f:/verilog_sva_gh_scraper/data/full_repos/735917341
git clone --depth 1 --no-tags https://github.com/ayushiitk23/Alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/736177751
git clone --depth 1 --no-tags https://github.com/B-Ak-shay/100-DAYS-OF-RTL-Verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/736675595
git clone --depth 1 --no-tags https://github.com/JianuoZhu/dlproj2.git f:/verilog_sva_gh_scraper/data/full_repos/732586652
git clone --depth 1 --no-tags https://github.com/Mustafasohail7/single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/736713305
git clone --depth 1 --no-tags https://github.com/Strivekaudani/CDC-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/736764026
git clone --depth 1 --no-tags https://github.com/padhu125/Four-Function-8-bit-Calculator-unit-implement-on-the-DE10-Lite-KeyPad-HexBoard.git f:/verilog_sva_gh_scraper/data/full_repos/737158699
