Simulator report for ULA
Tue Jun 18 14:33:57 2013
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.5 us       ;
; Simulation Netlist Size     ; 208 nodes    ;
; Simulation Coverage         ;      97.12 % ;
; Total Number of Transitions ; 3786         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                            ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                         ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                               ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                ;               ;
; Vector input source                                                                        ; C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/Waveform9.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                 ; On            ;
; Check outputs                                                                              ; Off                                                                                ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                ; Off           ;
; Detect glitches                                                                            ; Off                                                                                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                               ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      97.12 % ;
; Total nodes checked                                 ; 208          ;
; Total output ports checked                          ; 208          ;
; Total output ports with complete 1/0-value coverage ; 202          ;
; Total output ports with no 1/0-value coverage       ; 6            ;
; Total output ports with no 1-value coverage         ; 6            ;
; Total output ports with no 0-value coverage         ; 6            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |ULA|COUT_Sub                                                                         ; |ULA|COUT_Sub                                                                         ; pin_out          ;
; |ULA|A[3]                                                                             ; |ULA|A[3]                                                                             ; out              ;
; |ULA|A[2]                                                                             ; |ULA|A[2]                                                                             ; out              ;
; |ULA|A[1]                                                                             ; |ULA|A[1]                                                                             ; out              ;
; |ULA|A[0]                                                                             ; |ULA|A[0]                                                                             ; out              ;
; |ULA|B[3]                                                                             ; |ULA|B[3]                                                                             ; out              ;
; |ULA|B[2]                                                                             ; |ULA|B[2]                                                                             ; out              ;
; |ULA|B[1]                                                                             ; |ULA|B[1]                                                                             ; out              ;
; |ULA|B[0]                                                                             ; |ULA|B[0]                                                                             ; out              ;
; |ULA|COUT_Som                                                                         ; |ULA|COUT_Som                                                                         ; pin_out          ;
; |ULA|C_OUT                                                                            ; |ULA|C_OUT                                                                            ; pin_out          ;
; |ULA|inst2                                                                            ; |ULA|inst2                                                                            ; out0             ;
; |ULA|F[2]                                                                             ; |ULA|F[2]                                                                             ; out              ;
; |ULA|F[1]                                                                             ; |ULA|F[1]                                                                             ; out              ;
; |ULA|F[0]                                                                             ; |ULA|F[0]                                                                             ; out              ;
; |ULA|inst7                                                                            ; |ULA|inst7                                                                            ; out0             ;
; |ULA|inst3                                                                            ; |ULA|inst3                                                                            ; out0             ;
; |ULA|AigualB                                                                          ; |ULA|AigualB                                                                          ; pin_out          ;
; |ULA|Amaior_igualB                                                                    ; |ULA|Amaior_igualB                                                                    ; pin_out          ;
; |ULA|AmenorB                                                                          ; |ULA|AmenorB                                                                          ; pin_out          ;
; |ULA|S[3]                                                                             ; |ULA|S[3]                                                                             ; pin_out          ;
; |ULA|S[2]                                                                             ; |ULA|S[2]                                                                             ; pin_out          ;
; |ULA|S[1]                                                                             ; |ULA|S[1]                                                                             ; pin_out          ;
; |ULA|S[0]                                                                             ; |ULA|S[0]                                                                             ; pin_out          ;
; |ULA|OU_4bits:inst23|OU:inst2|inst                                                    ; |ULA|OU_4bits:inst23|OU:inst2|inst                                                    ; out0             ;
; |ULA|OU_4bits:inst23|OU:inst1|inst                                                    ; |ULA|OU_4bits:inst23|OU:inst1|inst                                                    ; out0             ;
; |ULA|OU_4bits:inst23|OU:inst3|inst                                                    ; |ULA|OU_4bits:inst23|OU:inst3|inst                                                    ; out0             ;
; |ULA|OU_4bits:inst23|OU:inst|inst                                                     ; |ULA|OU_4bits:inst23|OU:inst|inst                                                     ; out0             ;
; |ULA|AND_4bits:inst39|inst29                                                          ; |ULA|AND_4bits:inst39|inst29                                                          ; out0             ;
; |ULA|AND_4bits:inst39|inst33                                                          ; |ULA|AND_4bits:inst39|inst33                                                          ; out0             ;
; |ULA|AND_4bits:inst39|inst37                                                          ; |ULA|AND_4bits:inst39|inst37                                                          ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~0              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~0              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~2              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~2              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~4              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~4              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~5              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~5              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~6              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~6              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~7              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~7              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~9              ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~9              ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~11             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~11             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~13             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~13             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~14             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~14             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~15             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~15             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~16             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~16             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~19             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~19             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~20             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~20             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[3]~0 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[3]~0 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~33             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~33             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~35             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~35             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~36             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~36             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~37             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~37             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~38             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~38             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~40             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~40             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~41             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~41             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[3]~1 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[3]~1 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[3]   ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[3]   ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~43             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~43             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~45             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~45             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~47             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~47             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~48             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~48             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~49             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~49             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~50             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~50             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~52             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~52             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~54             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~54             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~56             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~56             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~57             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~57             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~58             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~58             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~59             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~59             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~62             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~62             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~63             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~63             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[2]~2 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[2]~2 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~65             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~65             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~67             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~67             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~69             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~69             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~70             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~70             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~71             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~71             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~72             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~72             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~74             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~74             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~76             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~76             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~78             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~78             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~79             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~79             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~80             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~80             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~81             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~81             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~83             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~83             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~84             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~84             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~85             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~85             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[2]~3 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[2]~3 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[2]   ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[2]   ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~86             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~86             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~88             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~88             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~90             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~90             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~91             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~91             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~92             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~92             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~93             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~93             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~95             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~95             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~97             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~97             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~99             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~99             ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~100            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~100            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~101            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~101            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~102            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~102            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~105            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~105            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~106            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~106            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[1]~4 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[1]~4 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~108            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~108            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~110            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~110            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~112            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~112            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~113            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~113            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~114            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~114            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~115            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~115            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~117            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~117            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~119            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~119            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~121            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~121            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~122            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~122            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~123            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~123            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~124            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~124            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~126            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~126            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~127            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~127            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~128            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~128            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[1]~5 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[1]~5 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[1]   ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[1]   ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~129            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~129            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~131            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~131            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~133            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~133            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~134            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~134            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~135            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~135            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~136            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~136            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~138            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~138            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~140            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~140            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~142            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~142            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~143            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~143            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~144            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~144            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~145            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~145            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~148            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~148            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~149            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~149            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[0]~6 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[0]~6 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~151            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~151            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~156            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~156            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~157            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~157            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~160            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~160            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~165            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~165            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~166            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~166            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~170            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~170            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~171            ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~171            ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[0]~7 ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[0]~7 ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[0]   ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|result_node[0]   ; out0             ;
; |ULA|Comparador:inst13|inst4                                                          ; |ULA|Comparador:inst13|inst4                                                          ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst|inst                ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst|inst                ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst|inst4               ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst|inst4               ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst3              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst3              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst               ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst               ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst7              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst7              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst5              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst5              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst6              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst6              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst4              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst1|inst4              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst3              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst3              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst               ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst               ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst7              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst7              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst5              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst5              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst6              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst6              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst4              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst2|inst4              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst3              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst3              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst               ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst               ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst7              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst7              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst5              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst5              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst6              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst6              ; out0             ;
; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst4              ; |ULA|Comparador:inst13|Subtrator4bits:inst|SubtratorCompleto:inst3|inst4              ; out0             ;
; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data2_wire[0]   ; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data2_wire[0]   ; out0             ;
; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]  ; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]  ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst|inst                                     ; |ULA|Somador4bits:inst1|SomadorCompleto:inst|inst                                     ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst4                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst4                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst                                    ; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst                                    ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst2                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst2                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst1                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst1                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst4                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst4                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst                                    ; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst                                    ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst2                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst2                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst1                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst1                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst5                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst2|inst5                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst4                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst4                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst                                    ; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst                                    ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst2                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst2                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst1                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst1                                   ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst5                                   ; |ULA|Somador4bits:inst1|SomadorCompleto:inst3|inst5                                   ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst|inst                                 ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst|inst                                 ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst|inst4                                ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst|inst4                                ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst3                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst3                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst                                ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst                                ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst7                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst7                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst5                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst5                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst6                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst6                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst4                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst1|inst4                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst3                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst3                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst                                ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst                                ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst7                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst7                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst5                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst5                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst6                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst6                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst4                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst2|inst4                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst3                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst3                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst                                ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst                                ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst7                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst7                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst5                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst5                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst6                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst6                               ; out0             ;
; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst4                               ; |ULA|Subtrator4bits:inst4|SubtratorCompleto:inst3|inst4                               ; out0             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |ULA|AND_4bits:inst39|inst25                                                           ; |ULA|AND_4bits:inst39|inst25                                                           ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~169             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~169             ; out0             ;
; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0]    ; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0]    ; out0             ;
; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]~0 ; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]~0 ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst|inst1                                     ; |ULA|Somador4bits:inst1|SomadorCompleto:inst|inst1                                     ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst5                                    ; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst5                                    ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |ULA|AND_4bits:inst39|inst25                                                           ; |ULA|AND_4bits:inst39|inst25                                                           ; out0             ;
; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~169             ; |ULA|lpm_mux2:inst9|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated|_~169             ; out0             ;
; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0]    ; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0]    ; out0             ;
; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]~0 ; |ULA|lpm_mux3:inst11|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]~0 ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst|inst1                                     ; |ULA|Somador4bits:inst1|SomadorCompleto:inst|inst1                                     ; out0             ;
; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst5                                    ; |ULA|Somador4bits:inst1|SomadorCompleto:inst1|inst5                                    ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 18 14:33:56 2013
Info: Command: quartus_sim --simulation_results_format=VWF ULA -c ULA
Info (324025): Using vector source file "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/Waveform9.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      97.12 %
Info (328052): Number of transitions in simulation is 3786
Info (324045): Vector file ULA.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Tue Jun 18 14:33:57 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


