Flow report for Lab1
Tue Sep 05 04:26:12 2017
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-------------------------------+-------------------------------------------+
; Flow Status                   ; Flow Failed - Tue Sep 05 04:26:12 2017    ;
; Quartus II 64-Bit Version     ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                 ; Lab1                                      ;
; Top-level Entity Name         ; Lab1                                      ;
; Family                        ; Stratix II                                ;
; Met timing requirements       ; N/A                                       ;
; Logic utilization             ; N/A until Partition Merge                 ;
;     Combinational ALUTs       ; N/A until Partition Merge                 ;
;     Dedicated logic registers ; N/A until Partition Merge                 ;
; Total registers               ; N/A until Partition Merge                 ;
; Total pins                    ; N/A until Partition Merge                 ;
; Total virtual pins            ; N/A until Partition Merge                 ;
; Total block memory bits       ; N/A until Partition Merge                 ;
; DSP block 9-bit elements      ; N/A until Partition Merge                 ;
; Total PLLs                    ; N/A until Partition Merge                 ;
; Total DLLs                    ; N/A until Partition Merge                 ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/05/2017 04:26:11 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab1                ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                      ;
+--------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 202866750249459.150457837102532 ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                              ; --            ; --          ; full_adder_tb  ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; full_adder_tb                   ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; full_adder_tb.vhd               ; --            ; --          ; full_adder_tb  ;
; EDA_TEST_BENCH_MODULE_NAME           ; full_adder_tb                   ; --            ; --          ; full_adder_tb  ;
; EDA_TEST_BENCH_NAME                  ; full_adder_tb                   ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 100 ns                          ; --            ; --          ; full_adder_tb  ;
; PARTITION_COLOR                      ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                          ; --            ; --          ; Top            ;
+--------------------------------------+---------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:01     ; 1.0                     ; 381 MB              ; 00:00:01                           ;
; Total                ; 00:00:01     ; --                      ; --                  ; 00:00:01                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+----------------------+------------------+---------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+----------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis ; SlimComp         ; Windows Vista ; 6.2        ; x86_64         ;
+----------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1



