{"sha": "6a04a63408e4ae8b8747efff8ce2572b6b439a53", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmEwNGE2MzQwOGU0YWU4Yjg3NDdlZmZmOGNlMjU3MmI2YjQzOWE1Mw==", "commit": {"author": {"name": "Richard Earnshaw", "email": "erich@gnu.org", "date": "1994-07-06T11:27:16Z"}, "committer": {"name": "Richard Earnshaw", "email": "erich@gnu.org", "date": "1994-07-06T11:27:16Z"}, "message": "(arm umul_ppmm): Fix use of uninitialized register.\n\nEliminate clobbers of hard registers.\n\nFrom-SVN: r7663", "tree": {"sha": "f091b27b28fd76bebafe61fb10db243cf370b946", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f091b27b28fd76bebafe61fb10db243cf370b946"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6a04a63408e4ae8b8747efff8ce2572b6b439a53", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6a04a63408e4ae8b8747efff8ce2572b6b439a53", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6a04a63408e4ae8b8747efff8ce2572b6b439a53", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6a04a63408e4ae8b8747efff8ce2572b6b439a53/comments", "author": null, "committer": null, "parents": [{"sha": "20250c072b934afe6194fdb4611e78f549465689", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/20250c072b934afe6194fdb4611e78f549465689", "html_url": "https://github.com/Rust-GCC/gccrs/commit/20250c072b934afe6194fdb4611e78f549465689"}], "stats": {"total": 29, "additions": 15, "deletions": 14}, "files": [{"sha": "602606d907c6ec4cc69391b995214b728a0644bf", "filename": "gcc/longlong.h", "status": "modified", "additions": 15, "deletions": 14, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6a04a63408e4ae8b8747efff8ce2572b6b439a53/gcc%2Flonglong.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6a04a63408e4ae8b8747efff8ce2572b6b439a53/gcc%2Flonglong.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Flonglong.h?ref=6a04a63408e4ae8b8747efff8ce2572b6b439a53", "patch": "@@ -150,24 +150,25 @@\n \t     \"r\" ((USItype)(al)),\t\t\t\t\t\\\n \t     \"rI\" ((USItype)(bl)))\n #define umul_ppmm(xh, xl, a, b) \\\n+{register USItype __t0, __t1, __t2;\t\t\t\t\t\\\n   __asm__ (\"%@ Inlined umul_ppmm\n-\tmov\t%|r0, %2, lsr #16\n-\tmov\t%|r2, %3, lsr #16\n-\tbic\t%|r1, %2, %|r0, lsl #16\n-\tbic\t%|r2, %3, %|r2, lsl #16\n-\tmul\t%1, %|r1, %|r2\n-\tmul\t%|r2, %|r0, %|r2\n-\tmul\t%|r1, %0, %|r1\n-\tmul\t%0, %|r0, %0\n-\tadds\t%|r1, %|r2, %|r1\n+\tmov\t%2, %5, lsr #16\n+\tmov\t%0, %6, lsr #16\n+\tbic\t%3, %5, %2, lsl #16\n+\tbic\t%4, %6, %0, lsl #16\n+\tmul\t%1, %3, %4\n+\tmul\t%4, %2, %4\n+\tmul\t%3, %0, %3\n+\tmul\t%0, %2, %0\n+\tadds\t%3, %4, %3\n \taddcs\t%0, %0, #65536\n-\tadds\t%1, %1, %|r1, lsl #16\n-\tadc\t%0, %0, %|r1, lsr #16\"\t\t\t\t\t\\\n+\tadds\t%1, %1, %3, lsl #16\n+\tadc\t%0, %0, %3, lsr #16\"\t\t\t\t\t\\\n \t   : \"=&r\" ((USItype)(xh)),\t\t\t\t\t\\\n-\t     \"=r\" ((USItype)(xl))\t\t\t\t\t\\\n+\t     \"=r\" ((USItype)(xl)),\t\t\t\t\t\\\n+\t     \"=&r\" (__t0), \"=&r\" (__t1), \"=r\" (__t2)\t\t\t\\\n \t   : \"r\" ((USItype)(a)),\t\t\t\t\t\\\n-\t     \"r\" ((USItype)(b))\t\t\t\t\t\t\\\n-\t   : \"r0\", \"r1\", \"r2\")\n+\t     \"r\" ((USItype)(b)));}\n #define UMUL_TIME 20\n #define UDIV_TIME 100\n #endif /* __arm__ */"}]}