$date
	Thu Jun  6 01:11:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_uniq $end
$var wire 1 ! val_4 $end
$var wire 1 " val_3 $end
$var wire 1 # val_2 $end
$var wire 1 $ val_1 $end
$var wire 8 % out_4 [7:0] $end
$var wire 8 & out_3 [7:0] $end
$var wire 8 ' out_2 [7:0] $end
$var wire 8 ( out_1 [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * data_en $end
$var reg 8 + data_in [7:0] $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * data_en $end
$var wire 8 , data_in [7:0] $end
$var reg 1 - found $end
$var reg 8 . out_1 [7:0] $end
$var reg 8 / out_2 [7:0] $end
$var reg 8 0 out_3 [7:0] $end
$var reg 8 1 out_4 [7:0] $end
$var reg 1 $ val_1 $end
$var reg 1 # val_2 $end
$var reg 1 " val_3 $end
$var reg 1 ! val_4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
0-
b0 ,
b0 +
0*
0)
b0 (
b0 '
b0 &
b0 %
0$
0#
0"
0!
$end
#5
1)
#10
b1 +
b1 ,
1*
0)
#15
1$
b1 (
b1 .
1)
#20
b10 +
b10 ,
0)
#25
1#
b10 (
b10 .
b1 '
b1 /
1)
#30
b1 +
b1 ,
0)
#35
b1 (
b1 .
b10 '
b10 /
1-
1)
#40
b10 +
b10 ,
0)
#45
b10 (
b10 .
b1 '
b1 /
1-
1)
#50
b11 +
b11 ,
0)
#55
1"
b11 (
b11 .
b10 '
b10 /
b1 &
b1 0
0-
1)
#60
b100 +
b100 ,
0)
#65
1!
b100 (
b100 .
b11 '
b11 /
b10 &
b10 0
b1 %
b1 1
1)
#70
b11 +
b11 ,
0)
#75
b11 (
b11 .
b100 '
b100 /
1-
1)
#80
b10 +
b10 ,
0)
#85
b10 (
b10 .
b11 '
b11 /
b100 &
b100 0
1-
1)
#90
b11 +
b11 ,
0)
#95
b11 (
b11 .
b10 '
b10 /
1-
1)
#100
b100 +
b100 ,
0)
#105
b100 (
b100 .
b11 '
b11 /
b10 &
b10 0
1-
1)
#110
b11 +
b11 ,
0)
#115
b11 (
b11 .
b100 '
b100 /
1-
1)
#120
b100 +
b100 ,
0)
#125
b100 (
b100 .
b11 '
b11 /
1-
1)
#130
b1 +
b1 ,
0)
#135
b1 (
b1 .
b100 '
b100 /
b11 &
b11 0
b10 %
b10 1
1-
1)
#140
b10 +
b10 ,
0)
#145
b10 (
b10 .
b1 '
b1 /
b100 &
b100 0
b11 %
b11 1
1-
1)
#150
0*
0)
#155
1)
#160
0)
#165
1)
#170
0)
#175
1)
#180
0)
#185
1)
#190
0)
#195
1)
#200
0)
#205
1)
#210
0)
#215
1)
#220
0)
#225
1)
#230
0)
#235
1)
#240
0)
#245
1)
#250
0)
