{"altmetric_id":1022969,"counts":{"readers":{"mendeley":3,"citeulike":0,"connotea":0},"total":{"posts_count":1},"twitter":{"unique_users_count":1,"unique_users":["nizarsd"],"posts_count":1}},"citation":{"doi":"10.1145\/2380445.2380468","first_seen_on":"2012-10-25T17:57:23+00:00","issns":[],"journal":"Proceedings of the eighth IEEEACMIFIP international conference on Hardwaresoftware codesign and system synthesis CODESISSS 12","last_mentioned_on":1351187839,"links":["http:\/\/dl.acm.org\/citation.cfm?id=2380468"],"pdf_url":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2380468 application mapping; networks-on-chip; power density; power supply noise","pubdate":"2012-01-01T00:00:00+00:00","publisher":"ACM","title":"Minimizing power supply noise through harmonic mappings in networks-on-chip","type":"article","mendeley_url":"http:\/\/www.mendeley.com\/research\/minimizing-power-supply-noise-through-harmonic-mappings-networksonchip"},"altmetric_score":{"score":1,"score_history":{"1y":0,"6m":0,"3m":0,"1m":0,"1w":0,"6d":0,"5d":0,"4d":0,"3d":0,"2d":0,"1d":0,"at":1},"context_for_score":null},"demographics":{"poster_types":{"member_of_the_public":1},"users":{"twitter":{"cohorts":{"Members of the public":1}},"mendeley":{"by_status":{"Researcher":2,"Student  > Ph. D. Student":1},"by_discipline":{"Engineering":1,"Computer Science":2}}},"geo":{"twitter":{"IQ":1}}},"posts":{"twitter":[{"url":"http:\/\/twitter.com\/nizarsd\/statuses\/261526868707115008","license":"datasift","citation_ids":[1022969],"posted_on":"2012-10-25T17:57:19+00:00","author":{"name":"Nizar Dahir","image":"https:\/\/pbs.twimg.com\/profile_images\/739132563806138368\/sazlaLrr_normal.jpg","id_on_source":"nizarsd","tweeter_id":"95859417","geo":{"lt":33,"ln":44,"country":"IQ"},"followers":124},"tweet_id":"261526868707115008"}]}}