<stg><name>atax</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %buff_A_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %buff_A_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %buff_A_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %buff_A_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %buff_A_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buff_A_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buff_A_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %buff_A_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %buff_A_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %buff_A_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %buff_A_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %buff_A_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %buff_A_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %buff_A_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %buff_A_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %buff_A_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_15"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %buff_A_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_16"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %buff_A_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_17"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %buff_A_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_18"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %buff_A_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_19"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %buff_A_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_20"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %buff_A_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_21"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %buff_A_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_22"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %buff_A_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_23"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %buff_A_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_24"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %buff_A_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_25"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %buff_A_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_26"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %buff_A_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_27"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %buff_A_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_28"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %buff_A_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_29"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %buff_A_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_30"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %buff_A_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_31"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %buff_A_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_32"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %buff_A_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_33"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %buff_A_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_34"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %buff_A_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_35"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %buff_A_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_36"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %buff_A_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_37"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %buff_A_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_38"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %buff_A_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_39"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %buff_A_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_40"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %buff_A_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_41"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %buff_A_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_42"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %buff_A_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_43"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %buff_A_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_44"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %buff_A_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_45"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %buff_A_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_46"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %buff_A_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_47"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %buff_A_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_48"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %buff_A_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_49"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %buff_A_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_50"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %buff_A_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_51"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %buff_A_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_52"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %buff_A_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_53"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %buff_A_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_54"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %buff_A_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_55"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %buff_A_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_56"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %buff_A_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_57"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %buff_A_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_58"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %buff_A_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_59"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:67 %buff_A_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_60"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %buff_A_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_61"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:69 %buff_A_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_62"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %buff_A_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_63"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %buff_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_x"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %buff_y_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:73 %tmp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32">
<![CDATA[
entry:74 %call_ln0 = call void @atax_Pipeline_lprd_1, i32 %A, i32 %x, i32 %buff_x, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32">
<![CDATA[
entry:74 %call_ln0 = call void @atax_Pipeline_lprd_1, i32 %A, i32 %x, i32 %buff_x, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_x_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:76 %buff_x_load = load i6 %buff_x_addr

]]></Node>
<StgValue><ssdm name="buff_x_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_x_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:78 %buff_x_load_1 = load i6 %buff_x_addr_1

]]></Node>
<StgValue><ssdm name="buff_x_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:76 %buff_x_load = load i6 %buff_x_addr

]]></Node>
<StgValue><ssdm name="buff_x_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:78 %buff_x_load_1 = load i6 %buff_x_addr_1

]]></Node>
<StgValue><ssdm name="buff_x_load_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %buff_x_addr_2 = getelementptr i32 %buff_x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_x_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:80 %buff_x_load_2 = load i6 %buff_x_addr_2

]]></Node>
<StgValue><ssdm name="buff_x_load_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %buff_x_addr_3 = getelementptr i32 %buff_x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buff_x_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:82 %buff_x_load_3 = load i6 %buff_x_addr_3

]]></Node>
<StgValue><ssdm name="buff_x_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:80 %buff_x_load_2 = load i6 %buff_x_addr_2

]]></Node>
<StgValue><ssdm name="buff_x_load_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:82 %buff_x_load_3 = load i6 %buff_x_addr_3

]]></Node>
<StgValue><ssdm name="buff_x_load_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %buff_x_addr_4 = getelementptr i32 %buff_x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buff_x_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:84 %buff_x_load_4 = load i6 %buff_x_addr_4

]]></Node>
<StgValue><ssdm name="buff_x_load_4"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %buff_x_addr_5 = getelementptr i32 %buff_x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buff_x_addr_5"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:86 %buff_x_load_5 = load i6 %buff_x_addr_5

]]></Node>
<StgValue><ssdm name="buff_x_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:84 %buff_x_load_4 = load i6 %buff_x_addr_4

]]></Node>
<StgValue><ssdm name="buff_x_load_4"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:86 %buff_x_load_5 = load i6 %buff_x_addr_5

]]></Node>
<StgValue><ssdm name="buff_x_load_5"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %buff_x_addr_6 = getelementptr i32 %buff_x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buff_x_addr_6"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:88 %buff_x_load_6 = load i6 %buff_x_addr_6

]]></Node>
<StgValue><ssdm name="buff_x_load_6"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %buff_x_addr_7 = getelementptr i32 %buff_x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buff_x_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:90 %buff_x_load_7 = load i6 %buff_x_addr_7

]]></Node>
<StgValue><ssdm name="buff_x_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:88 %buff_x_load_6 = load i6 %buff_x_addr_6

]]></Node>
<StgValue><ssdm name="buff_x_load_6"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:90 %buff_x_load_7 = load i6 %buff_x_addr_7

]]></Node>
<StgValue><ssdm name="buff_x_load_7"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %buff_x_addr_8 = getelementptr i32 %buff_x, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buff_x_addr_8"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:92 %buff_x_load_8 = load i6 %buff_x_addr_8

]]></Node>
<StgValue><ssdm name="buff_x_load_8"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %buff_x_addr_9 = getelementptr i32 %buff_x, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buff_x_addr_9"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:94 %buff_x_load_9 = load i6 %buff_x_addr_9

]]></Node>
<StgValue><ssdm name="buff_x_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:92 %buff_x_load_8 = load i6 %buff_x_addr_8

]]></Node>
<StgValue><ssdm name="buff_x_load_8"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:94 %buff_x_load_9 = load i6 %buff_x_addr_9

]]></Node>
<StgValue><ssdm name="buff_x_load_9"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %buff_x_addr_10 = getelementptr i32 %buff_x, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buff_x_addr_10"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:96 %buff_x_load_10 = load i6 %buff_x_addr_10

]]></Node>
<StgValue><ssdm name="buff_x_load_10"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %buff_x_addr_11 = getelementptr i32 %buff_x, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buff_x_addr_11"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:98 %buff_x_load_11 = load i6 %buff_x_addr_11

]]></Node>
<StgValue><ssdm name="buff_x_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:96 %buff_x_load_10 = load i6 %buff_x_addr_10

]]></Node>
<StgValue><ssdm name="buff_x_load_10"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:98 %buff_x_load_11 = load i6 %buff_x_addr_11

]]></Node>
<StgValue><ssdm name="buff_x_load_11"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %buff_x_addr_12 = getelementptr i32 %buff_x, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buff_x_addr_12"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:100 %buff_x_load_12 = load i6 %buff_x_addr_12

]]></Node>
<StgValue><ssdm name="buff_x_load_12"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %buff_x_addr_13 = getelementptr i32 %buff_x, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buff_x_addr_13"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:102 %buff_x_load_13 = load i6 %buff_x_addr_13

]]></Node>
<StgValue><ssdm name="buff_x_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:100 %buff_x_load_12 = load i6 %buff_x_addr_12

]]></Node>
<StgValue><ssdm name="buff_x_load_12"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:102 %buff_x_load_13 = load i6 %buff_x_addr_13

]]></Node>
<StgValue><ssdm name="buff_x_load_13"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %buff_x_addr_14 = getelementptr i32 %buff_x, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buff_x_addr_14"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:104 %buff_x_load_14 = load i6 %buff_x_addr_14

]]></Node>
<StgValue><ssdm name="buff_x_load_14"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %buff_x_addr_15 = getelementptr i32 %buff_x, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buff_x_addr_15"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:106 %buff_x_load_15 = load i6 %buff_x_addr_15

]]></Node>
<StgValue><ssdm name="buff_x_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:104 %buff_x_load_14 = load i6 %buff_x_addr_14

]]></Node>
<StgValue><ssdm name="buff_x_load_14"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:106 %buff_x_load_15 = load i6 %buff_x_addr_15

]]></Node>
<StgValue><ssdm name="buff_x_load_15"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %buff_x_addr_16 = getelementptr i32 %buff_x, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="buff_x_addr_16"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:108 %buff_x_load_16 = load i6 %buff_x_addr_16

]]></Node>
<StgValue><ssdm name="buff_x_load_16"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %buff_x_addr_17 = getelementptr i32 %buff_x, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="buff_x_addr_17"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:110 %buff_x_load_17 = load i6 %buff_x_addr_17

]]></Node>
<StgValue><ssdm name="buff_x_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:108 %buff_x_load_16 = load i6 %buff_x_addr_16

]]></Node>
<StgValue><ssdm name="buff_x_load_16"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:110 %buff_x_load_17 = load i6 %buff_x_addr_17

]]></Node>
<StgValue><ssdm name="buff_x_load_17"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %buff_x_addr_18 = getelementptr i32 %buff_x, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="buff_x_addr_18"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:112 %buff_x_load_18 = load i6 %buff_x_addr_18

]]></Node>
<StgValue><ssdm name="buff_x_load_18"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %buff_x_addr_19 = getelementptr i32 %buff_x, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="buff_x_addr_19"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:114 %buff_x_load_19 = load i6 %buff_x_addr_19

]]></Node>
<StgValue><ssdm name="buff_x_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:112 %buff_x_load_18 = load i6 %buff_x_addr_18

]]></Node>
<StgValue><ssdm name="buff_x_load_18"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:114 %buff_x_load_19 = load i6 %buff_x_addr_19

]]></Node>
<StgValue><ssdm name="buff_x_load_19"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %buff_x_addr_20 = getelementptr i32 %buff_x, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="buff_x_addr_20"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:116 %buff_x_load_20 = load i6 %buff_x_addr_20

]]></Node>
<StgValue><ssdm name="buff_x_load_20"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %buff_x_addr_21 = getelementptr i32 %buff_x, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="buff_x_addr_21"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:118 %buff_x_load_21 = load i6 %buff_x_addr_21

]]></Node>
<StgValue><ssdm name="buff_x_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="174" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:116 %buff_x_load_20 = load i6 %buff_x_addr_20

]]></Node>
<StgValue><ssdm name="buff_x_load_20"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:118 %buff_x_load_21 = load i6 %buff_x_addr_21

]]></Node>
<StgValue><ssdm name="buff_x_load_21"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %buff_x_addr_22 = getelementptr i32 %buff_x, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="buff_x_addr_22"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:120 %buff_x_load_22 = load i6 %buff_x_addr_22

]]></Node>
<StgValue><ssdm name="buff_x_load_22"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %buff_x_addr_23 = getelementptr i32 %buff_x, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="buff_x_addr_23"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:122 %buff_x_load_23 = load i6 %buff_x_addr_23

]]></Node>
<StgValue><ssdm name="buff_x_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:120 %buff_x_load_22 = load i6 %buff_x_addr_22

]]></Node>
<StgValue><ssdm name="buff_x_load_22"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:122 %buff_x_load_23 = load i6 %buff_x_addr_23

]]></Node>
<StgValue><ssdm name="buff_x_load_23"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %buff_x_addr_24 = getelementptr i32 %buff_x, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="buff_x_addr_24"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:124 %buff_x_load_24 = load i6 %buff_x_addr_24

]]></Node>
<StgValue><ssdm name="buff_x_load_24"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %buff_x_addr_25 = getelementptr i32 %buff_x, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="buff_x_addr_25"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:126 %buff_x_load_25 = load i6 %buff_x_addr_25

]]></Node>
<StgValue><ssdm name="buff_x_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="186" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:124 %buff_x_load_24 = load i6 %buff_x_addr_24

]]></Node>
<StgValue><ssdm name="buff_x_load_24"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:126 %buff_x_load_25 = load i6 %buff_x_addr_25

]]></Node>
<StgValue><ssdm name="buff_x_load_25"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %buff_x_addr_26 = getelementptr i32 %buff_x, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="buff_x_addr_26"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:128 %buff_x_load_26 = load i6 %buff_x_addr_26

]]></Node>
<StgValue><ssdm name="buff_x_load_26"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %buff_x_addr_27 = getelementptr i32 %buff_x, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="buff_x_addr_27"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:130 %buff_x_load_27 = load i6 %buff_x_addr_27

]]></Node>
<StgValue><ssdm name="buff_x_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="192" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:128 %buff_x_load_26 = load i6 %buff_x_addr_26

]]></Node>
<StgValue><ssdm name="buff_x_load_26"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:130 %buff_x_load_27 = load i6 %buff_x_addr_27

]]></Node>
<StgValue><ssdm name="buff_x_load_27"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %buff_x_addr_28 = getelementptr i32 %buff_x, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="buff_x_addr_28"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:132 %buff_x_load_28 = load i6 %buff_x_addr_28

]]></Node>
<StgValue><ssdm name="buff_x_load_28"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %buff_x_addr_29 = getelementptr i32 %buff_x, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="buff_x_addr_29"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:134 %buff_x_load_29 = load i6 %buff_x_addr_29

]]></Node>
<StgValue><ssdm name="buff_x_load_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:132 %buff_x_load_28 = load i6 %buff_x_addr_28

]]></Node>
<StgValue><ssdm name="buff_x_load_28"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:134 %buff_x_load_29 = load i6 %buff_x_addr_29

]]></Node>
<StgValue><ssdm name="buff_x_load_29"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %buff_x_addr_30 = getelementptr i32 %buff_x, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="buff_x_addr_30"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:136 %buff_x_load_30 = load i6 %buff_x_addr_30

]]></Node>
<StgValue><ssdm name="buff_x_load_30"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %buff_x_addr_31 = getelementptr i32 %buff_x, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="buff_x_addr_31"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:138 %buff_x_load_31 = load i6 %buff_x_addr_31

]]></Node>
<StgValue><ssdm name="buff_x_load_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="204" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:136 %buff_x_load_30 = load i6 %buff_x_addr_30

]]></Node>
<StgValue><ssdm name="buff_x_load_30"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:138 %buff_x_load_31 = load i6 %buff_x_addr_31

]]></Node>
<StgValue><ssdm name="buff_x_load_31"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %buff_x_addr_32 = getelementptr i32 %buff_x, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="buff_x_addr_32"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:140 %buff_x_load_32 = load i6 %buff_x_addr_32

]]></Node>
<StgValue><ssdm name="buff_x_load_32"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %buff_x_addr_33 = getelementptr i32 %buff_x, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="buff_x_addr_33"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:142 %buff_x_load_33 = load i6 %buff_x_addr_33

]]></Node>
<StgValue><ssdm name="buff_x_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:140 %buff_x_load_32 = load i6 %buff_x_addr_32

]]></Node>
<StgValue><ssdm name="buff_x_load_32"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:142 %buff_x_load_33 = load i6 %buff_x_addr_33

]]></Node>
<StgValue><ssdm name="buff_x_load_33"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %buff_x_addr_34 = getelementptr i32 %buff_x, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="buff_x_addr_34"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:144 %buff_x_load_34 = load i6 %buff_x_addr_34

]]></Node>
<StgValue><ssdm name="buff_x_load_34"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %buff_x_addr_35 = getelementptr i32 %buff_x, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="buff_x_addr_35"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:146 %buff_x_load_35 = load i6 %buff_x_addr_35

]]></Node>
<StgValue><ssdm name="buff_x_load_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="216" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:144 %buff_x_load_34 = load i6 %buff_x_addr_34

]]></Node>
<StgValue><ssdm name="buff_x_load_34"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:146 %buff_x_load_35 = load i6 %buff_x_addr_35

]]></Node>
<StgValue><ssdm name="buff_x_load_35"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %buff_x_addr_36 = getelementptr i32 %buff_x, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="buff_x_addr_36"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:148 %buff_x_load_36 = load i6 %buff_x_addr_36

]]></Node>
<StgValue><ssdm name="buff_x_load_36"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %buff_x_addr_37 = getelementptr i32 %buff_x, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="buff_x_addr_37"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:150 %buff_x_load_37 = load i6 %buff_x_addr_37

]]></Node>
<StgValue><ssdm name="buff_x_load_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="222" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:148 %buff_x_load_36 = load i6 %buff_x_addr_36

]]></Node>
<StgValue><ssdm name="buff_x_load_36"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:150 %buff_x_load_37 = load i6 %buff_x_addr_37

]]></Node>
<StgValue><ssdm name="buff_x_load_37"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %buff_x_addr_38 = getelementptr i32 %buff_x, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="buff_x_addr_38"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:152 %buff_x_load_38 = load i6 %buff_x_addr_38

]]></Node>
<StgValue><ssdm name="buff_x_load_38"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %buff_x_addr_39 = getelementptr i32 %buff_x, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="buff_x_addr_39"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:154 %buff_x_load_39 = load i6 %buff_x_addr_39

]]></Node>
<StgValue><ssdm name="buff_x_load_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="228" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:152 %buff_x_load_38 = load i6 %buff_x_addr_38

]]></Node>
<StgValue><ssdm name="buff_x_load_38"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:154 %buff_x_load_39 = load i6 %buff_x_addr_39

]]></Node>
<StgValue><ssdm name="buff_x_load_39"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %buff_x_addr_40 = getelementptr i32 %buff_x, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="buff_x_addr_40"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:156 %buff_x_load_40 = load i6 %buff_x_addr_40

]]></Node>
<StgValue><ssdm name="buff_x_load_40"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %buff_x_addr_41 = getelementptr i32 %buff_x, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="buff_x_addr_41"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:158 %buff_x_load_41 = load i6 %buff_x_addr_41

]]></Node>
<StgValue><ssdm name="buff_x_load_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="234" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:156 %buff_x_load_40 = load i6 %buff_x_addr_40

]]></Node>
<StgValue><ssdm name="buff_x_load_40"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:158 %buff_x_load_41 = load i6 %buff_x_addr_41

]]></Node>
<StgValue><ssdm name="buff_x_load_41"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %buff_x_addr_42 = getelementptr i32 %buff_x, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="buff_x_addr_42"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:160 %buff_x_load_42 = load i6 %buff_x_addr_42

]]></Node>
<StgValue><ssdm name="buff_x_load_42"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %buff_x_addr_43 = getelementptr i32 %buff_x, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="buff_x_addr_43"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:162 %buff_x_load_43 = load i6 %buff_x_addr_43

]]></Node>
<StgValue><ssdm name="buff_x_load_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="240" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:160 %buff_x_load_42 = load i6 %buff_x_addr_42

]]></Node>
<StgValue><ssdm name="buff_x_load_42"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:162 %buff_x_load_43 = load i6 %buff_x_addr_43

]]></Node>
<StgValue><ssdm name="buff_x_load_43"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %buff_x_addr_44 = getelementptr i32 %buff_x, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="buff_x_addr_44"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:164 %buff_x_load_44 = load i6 %buff_x_addr_44

]]></Node>
<StgValue><ssdm name="buff_x_load_44"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %buff_x_addr_45 = getelementptr i32 %buff_x, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="buff_x_addr_45"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:166 %buff_x_load_45 = load i6 %buff_x_addr_45

]]></Node>
<StgValue><ssdm name="buff_x_load_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="246" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:164 %buff_x_load_44 = load i6 %buff_x_addr_44

]]></Node>
<StgValue><ssdm name="buff_x_load_44"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:166 %buff_x_load_45 = load i6 %buff_x_addr_45

]]></Node>
<StgValue><ssdm name="buff_x_load_45"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %buff_x_addr_46 = getelementptr i32 %buff_x, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="buff_x_addr_46"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:168 %buff_x_load_46 = load i6 %buff_x_addr_46

]]></Node>
<StgValue><ssdm name="buff_x_load_46"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %buff_x_addr_47 = getelementptr i32 %buff_x, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="buff_x_addr_47"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:170 %buff_x_load_47 = load i6 %buff_x_addr_47

]]></Node>
<StgValue><ssdm name="buff_x_load_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="252" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:168 %buff_x_load_46 = load i6 %buff_x_addr_46

]]></Node>
<StgValue><ssdm name="buff_x_load_46"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:170 %buff_x_load_47 = load i6 %buff_x_addr_47

]]></Node>
<StgValue><ssdm name="buff_x_load_47"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %buff_x_addr_48 = getelementptr i32 %buff_x, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="buff_x_addr_48"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:172 %buff_x_load_48 = load i6 %buff_x_addr_48

]]></Node>
<StgValue><ssdm name="buff_x_load_48"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %buff_x_addr_49 = getelementptr i32 %buff_x, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="buff_x_addr_49"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:174 %buff_x_load_49 = load i6 %buff_x_addr_49

]]></Node>
<StgValue><ssdm name="buff_x_load_49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="258" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:172 %buff_x_load_48 = load i6 %buff_x_addr_48

]]></Node>
<StgValue><ssdm name="buff_x_load_48"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:174 %buff_x_load_49 = load i6 %buff_x_addr_49

]]></Node>
<StgValue><ssdm name="buff_x_load_49"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %buff_x_addr_50 = getelementptr i32 %buff_x, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="buff_x_addr_50"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:176 %buff_x_load_50 = load i6 %buff_x_addr_50

]]></Node>
<StgValue><ssdm name="buff_x_load_50"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %buff_x_addr_51 = getelementptr i32 %buff_x, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="buff_x_addr_51"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:178 %buff_x_load_51 = load i6 %buff_x_addr_51

]]></Node>
<StgValue><ssdm name="buff_x_load_51"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="264" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:176 %buff_x_load_50 = load i6 %buff_x_addr_50

]]></Node>
<StgValue><ssdm name="buff_x_load_50"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:178 %buff_x_load_51 = load i6 %buff_x_addr_51

]]></Node>
<StgValue><ssdm name="buff_x_load_51"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %buff_x_addr_52 = getelementptr i32 %buff_x, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="buff_x_addr_52"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:180 %buff_x_load_52 = load i6 %buff_x_addr_52

]]></Node>
<StgValue><ssdm name="buff_x_load_52"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %buff_x_addr_53 = getelementptr i32 %buff_x, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="buff_x_addr_53"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:182 %buff_x_load_53 = load i6 %buff_x_addr_53

]]></Node>
<StgValue><ssdm name="buff_x_load_53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="270" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:180 %buff_x_load_52 = load i6 %buff_x_addr_52

]]></Node>
<StgValue><ssdm name="buff_x_load_52"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:182 %buff_x_load_53 = load i6 %buff_x_addr_53

]]></Node>
<StgValue><ssdm name="buff_x_load_53"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %buff_x_addr_54 = getelementptr i32 %buff_x, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="buff_x_addr_54"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:184 %buff_x_load_54 = load i6 %buff_x_addr_54

]]></Node>
<StgValue><ssdm name="buff_x_load_54"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %buff_x_addr_55 = getelementptr i32 %buff_x, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="buff_x_addr_55"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:186 %buff_x_load_55 = load i6 %buff_x_addr_55

]]></Node>
<StgValue><ssdm name="buff_x_load_55"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="276" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:184 %buff_x_load_54 = load i6 %buff_x_addr_54

]]></Node>
<StgValue><ssdm name="buff_x_load_54"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:186 %buff_x_load_55 = load i6 %buff_x_addr_55

]]></Node>
<StgValue><ssdm name="buff_x_load_55"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %buff_x_addr_56 = getelementptr i32 %buff_x, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="buff_x_addr_56"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:188 %buff_x_load_56 = load i6 %buff_x_addr_56

]]></Node>
<StgValue><ssdm name="buff_x_load_56"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %buff_x_addr_57 = getelementptr i32 %buff_x, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="buff_x_addr_57"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:190 %buff_x_load_57 = load i6 %buff_x_addr_57

]]></Node>
<StgValue><ssdm name="buff_x_load_57"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="282" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:188 %buff_x_load_56 = load i6 %buff_x_addr_56

]]></Node>
<StgValue><ssdm name="buff_x_load_56"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:190 %buff_x_load_57 = load i6 %buff_x_addr_57

]]></Node>
<StgValue><ssdm name="buff_x_load_57"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %buff_x_addr_58 = getelementptr i32 %buff_x, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="buff_x_addr_58"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:192 %buff_x_load_58 = load i6 %buff_x_addr_58

]]></Node>
<StgValue><ssdm name="buff_x_load_58"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %buff_x_addr_59 = getelementptr i32 %buff_x, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="buff_x_addr_59"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:194 %buff_x_load_59 = load i6 %buff_x_addr_59

]]></Node>
<StgValue><ssdm name="buff_x_load_59"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="288" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:192 %buff_x_load_58 = load i6 %buff_x_addr_58

]]></Node>
<StgValue><ssdm name="buff_x_load_58"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:194 %buff_x_load_59 = load i6 %buff_x_addr_59

]]></Node>
<StgValue><ssdm name="buff_x_load_59"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %buff_x_addr_60 = getelementptr i32 %buff_x, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="buff_x_addr_60"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:196 %buff_x_load_60 = load i6 %buff_x_addr_60

]]></Node>
<StgValue><ssdm name="buff_x_load_60"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %buff_x_addr_61 = getelementptr i32 %buff_x, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="buff_x_addr_61"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:198 %buff_x_load_61 = load i6 %buff_x_addr_61

]]></Node>
<StgValue><ssdm name="buff_x_load_61"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="294" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:196 %buff_x_load_60 = load i6 %buff_x_addr_60

]]></Node>
<StgValue><ssdm name="buff_x_load_60"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:198 %buff_x_load_61 = load i6 %buff_x_addr_61

]]></Node>
<StgValue><ssdm name="buff_x_load_61"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %buff_x_addr_62 = getelementptr i32 %buff_x, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="buff_x_addr_62"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:200 %buff_x_load_62 = load i6 %buff_x_addr_62

]]></Node>
<StgValue><ssdm name="buff_x_load_62"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %buff_x_addr_63 = getelementptr i32 %buff_x, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="buff_x_addr_63"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:202 %buff_x_load_63 = load i6 %buff_x_addr_63

]]></Node>
<StgValue><ssdm name="buff_x_load_63"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="300" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:200 %buff_x_load_62 = load i6 %buff_x_addr_62

]]></Node>
<StgValue><ssdm name="buff_x_load_62"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:202 %buff_x_load_63 = load i6 %buff_x_addr_63

]]></Node>
<StgValue><ssdm name="buff_x_load_63"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="0" op_131_bw="0">
<![CDATA[
entry:203 %call_ln22 = call void @atax_Pipeline_lp1, i32 %tmp1, i32 %buff_A_0, i32 %buff_x_load, i32 %buff_A_1, i32 %buff_x_load_1, i32 %buff_A_2, i32 %buff_x_load_2, i32 %buff_A_3, i32 %buff_x_load_3, i32 %buff_A_4, i32 %buff_x_load_4, i32 %buff_A_5, i32 %buff_x_load_5, i32 %buff_A_6, i32 %buff_x_load_6, i32 %buff_A_7, i32 %buff_x_load_7, i32 %buff_A_8, i32 %buff_x_load_8, i32 %buff_A_9, i32 %buff_x_load_9, i32 %buff_A_10, i32 %buff_x_load_10, i32 %buff_A_11, i32 %buff_x_load_11, i32 %buff_A_12, i32 %buff_x_load_12, i32 %buff_A_13, i32 %buff_x_load_13, i32 %buff_A_14, i32 %buff_x_load_14, i32 %buff_A_15, i32 %buff_x_load_15, i32 %buff_A_16, i32 %buff_x_load_16, i32 %buff_A_17, i32 %buff_x_load_17, i32 %buff_A_18, i32 %buff_x_load_18, i32 %buff_A_19, i32 %buff_x_load_19, i32 %buff_A_20, i32 %buff_x_load_20, i32 %buff_A_21, i32 %buff_x_load_21, i32 %buff_A_22, i32 %buff_x_load_22, i32 %buff_A_23, i32 %buff_x_load_23, i32 %buff_A_24, i32 %buff_x_load_24, i32 %buff_A_25, i32 %buff_x_load_25, i32 %buff_A_26, i32 %buff_x_load_26, i32 %buff_A_27, i32 %buff_x_load_27, i32 %buff_A_28, i32 %buff_x_load_28, i32 %buff_A_29, i32 %buff_x_load_29, i32 %buff_A_30, i32 %buff_x_load_30, i32 %buff_A_31, i32 %buff_x_load_31, i32 %buff_A_32, i32 %buff_x_load_32, i32 %buff_A_33, i32 %buff_x_load_33, i32 %buff_A_34, i32 %buff_x_load_34, i32 %buff_A_35, i32 %buff_x_load_35, i32 %buff_A_36, i32 %buff_x_load_36, i32 %buff_A_37, i32 %buff_x_load_37, i32 %buff_A_38, i32 %buff_x_load_38, i32 %buff_A_39, i32 %buff_x_load_39, i32 %buff_A_40, i32 %buff_x_load_40, i32 %buff_A_41, i32 %buff_x_load_41, i32 %buff_A_42, i32 %buff_x_load_42, i32 %buff_A_43, i32 %buff_x_load_43, i32 %buff_A_44, i32 %buff_x_load_44, i32 %buff_A_45, i32 %buff_x_load_45, i32 %buff_A_46, i32 %buff_x_load_46, i32 %buff_A_47, i32 %buff_x_load_47, i32 %buff_A_48, i32 %buff_x_load_48, i32 %buff_A_49, i32 %buff_x_load_49, i32 %buff_A_50, i32 %buff_x_load_50, i32 %buff_A_51, i32 %buff_x_load_51, i32 %buff_A_52, i32 %buff_x_load_52, i32 %buff_A_53, i32 %buff_x_load_53, i32 %buff_A_54, i32 %buff_x_load_54, i32 %buff_A_55, i32 %buff_x_load_55, i32 %buff_A_56, i32 %buff_x_load_56, i32 %buff_A_57, i32 %buff_x_load_57, i32 %buff_A_58, i32 %buff_x_load_58, i32 %buff_A_59, i32 %buff_x_load_59, i32 %buff_A_60, i32 %buff_x_load_60, i32 %buff_A_61, i32 %buff_x_load_61, i32 %buff_A_62, i32 %buff_x_load_62, i32 %buff_A_63, i32 %buff_x_load_63

]]></Node>
<StgValue><ssdm name="call_ln22"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="303" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="0" op_131_bw="0">
<![CDATA[
entry:203 %call_ln22 = call void @atax_Pipeline_lp1, i32 %tmp1, i32 %buff_A_0, i32 %buff_x_load, i32 %buff_A_1, i32 %buff_x_load_1, i32 %buff_A_2, i32 %buff_x_load_2, i32 %buff_A_3, i32 %buff_x_load_3, i32 %buff_A_4, i32 %buff_x_load_4, i32 %buff_A_5, i32 %buff_x_load_5, i32 %buff_A_6, i32 %buff_x_load_6, i32 %buff_A_7, i32 %buff_x_load_7, i32 %buff_A_8, i32 %buff_x_load_8, i32 %buff_A_9, i32 %buff_x_load_9, i32 %buff_A_10, i32 %buff_x_load_10, i32 %buff_A_11, i32 %buff_x_load_11, i32 %buff_A_12, i32 %buff_x_load_12, i32 %buff_A_13, i32 %buff_x_load_13, i32 %buff_A_14, i32 %buff_x_load_14, i32 %buff_A_15, i32 %buff_x_load_15, i32 %buff_A_16, i32 %buff_x_load_16, i32 %buff_A_17, i32 %buff_x_load_17, i32 %buff_A_18, i32 %buff_x_load_18, i32 %buff_A_19, i32 %buff_x_load_19, i32 %buff_A_20, i32 %buff_x_load_20, i32 %buff_A_21, i32 %buff_x_load_21, i32 %buff_A_22, i32 %buff_x_load_22, i32 %buff_A_23, i32 %buff_x_load_23, i32 %buff_A_24, i32 %buff_x_load_24, i32 %buff_A_25, i32 %buff_x_load_25, i32 %buff_A_26, i32 %buff_x_load_26, i32 %buff_A_27, i32 %buff_x_load_27, i32 %buff_A_28, i32 %buff_x_load_28, i32 %buff_A_29, i32 %buff_x_load_29, i32 %buff_A_30, i32 %buff_x_load_30, i32 %buff_A_31, i32 %buff_x_load_31, i32 %buff_A_32, i32 %buff_x_load_32, i32 %buff_A_33, i32 %buff_x_load_33, i32 %buff_A_34, i32 %buff_x_load_34, i32 %buff_A_35, i32 %buff_x_load_35, i32 %buff_A_36, i32 %buff_x_load_36, i32 %buff_A_37, i32 %buff_x_load_37, i32 %buff_A_38, i32 %buff_x_load_38, i32 %buff_A_39, i32 %buff_x_load_39, i32 %buff_A_40, i32 %buff_x_load_40, i32 %buff_A_41, i32 %buff_x_load_41, i32 %buff_A_42, i32 %buff_x_load_42, i32 %buff_A_43, i32 %buff_x_load_43, i32 %buff_A_44, i32 %buff_x_load_44, i32 %buff_A_45, i32 %buff_x_load_45, i32 %buff_A_46, i32 %buff_x_load_46, i32 %buff_A_47, i32 %buff_x_load_47, i32 %buff_A_48, i32 %buff_x_load_48, i32 %buff_A_49, i32 %buff_x_load_49, i32 %buff_A_50, i32 %buff_x_load_50, i32 %buff_A_51, i32 %buff_x_load_51, i32 %buff_A_52, i32 %buff_x_load_52, i32 %buff_A_53, i32 %buff_x_load_53, i32 %buff_A_54, i32 %buff_x_load_54, i32 %buff_A_55, i32 %buff_x_load_55, i32 %buff_A_56, i32 %buff_x_load_56, i32 %buff_A_57, i32 %buff_x_load_57, i32 %buff_A_58, i32 %buff_x_load_58, i32 %buff_A_59, i32 %buff_x_load_59, i32 %buff_A_60, i32 %buff_x_load_60, i32 %buff_A_61, i32 %buff_x_load_61, i32 %buff_A_62, i32 %buff_x_load_62, i32 %buff_A_63, i32 %buff_x_load_63

]]></Node>
<StgValue><ssdm name="call_ln22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="304" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0">
<![CDATA[
entry:204 %call_ln0 = call void @atax_Pipeline_lp3, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="305" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0">
<![CDATA[
entry:204 %call_ln0 = call void @atax_Pipeline_lp3, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="306" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:205 %call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="307" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:205 %call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
entry:206 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
