<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>HDLBits答案(2)_Verilog向量基础知识 | 大卫的博客园</title><meta name="keywords" content="HDLBits"><meta name="author" content="DavidGu"><meta name="copyright" content="DavidGu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="referrer" content="no-referrer"><meta name="description" content="HDLBits答案(2)">
<meta property="og:type" content="article">
<meta property="og:title" content="HDLBits答案(2)_Verilog向量基础知识">
<meta property="og:url" content="http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(2)_Verilog%E5%90%91%E9%87%8F%E5%9F%BA%E7%A1%80/index.html">
<meta property="og:site_name" content="大卫的博客园">
<meta property="og:description" content="HDLBits答案(2)">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://david-luge.cn/img/Page_Cover/HDLBits.png">
<meta property="article:published_time" content="2022-09-03T11:54:39.000Z">
<meta property="article:modified_time" content="2022-09-03T12:00:00.000Z">
<meta property="article:author" content="DavidGu">
<meta property="article:tag" content="HDLBits">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://david-luge.cn/img/Page_Cover/HDLBits.png"><link rel="shortcut icon" href="//common.cnblogs.com/favicon.svg"><link rel="canonical" href="http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(2)_Verilog%E5%90%91%E9%87%8F%E5%9F%BA%E7%A1%80/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.json","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: DavidGu","link":"链接: ","source":"来源: 大卫的博客园","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-center"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'HDLBits答案(2)_Verilog向量基础知识',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-09-03 20:00:00'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const now = new Date()
          const hour = now.getHours()
          const isNight = hour <= 6 || hour >= 18
          if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
          else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/icon.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Zfour/Butterfly-double-row-display@1.00/cardlistpost.min.css"/>
<style>#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags:before {content:"\A";
  white-space: pre;}#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags > .article-meta__separator{display:none}</style>
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"><link rel="alternate" href="/atom.xml" title="大卫的博客园" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/HomePage/avatar.jpg" onerror="onerror=null;src='/img/HomePage/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">52</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">14</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/Page_Cover/HDLBits.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">大卫的博客园</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">HDLBits答案(2)_Verilog向量基础知识</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-09-03T11:54:39.000Z" title="发表于 2022-09-03 19:54:39">2022-09-03</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-09-03T12:00:00.000Z" title="更新于 2022-09-03 20:00:00">2022-09-03</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/">IC</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/HDLBits/">HDLBits</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.1k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>8分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="HDLBits答案(2)_Verilog向量基础知识"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="HDLBits-Verilog向量基础知识"><a href="#HDLBits-Verilog向量基础知识" class="headerlink" title="HDLBits_Verilog向量基础知识"></a>HDLBits_Verilog向量基础知识</h1><p><a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits链接</a></p>
<hr>
<h2 id="向量"><a href="#向量" class="headerlink" title="向量"></a>向量</h2><p>在Verilog中，对向量维度的声明在向量名之前，这点与C语言有所差异，但使用向量的时候维度信息仍在向量名后。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">99</span>:<span class="number">0</span>] my_vector;      <span class="comment">// Declare a 100-element vector</span></span><br><span class="line"><span class="keyword">assign</span> out = my_vector[<span class="number">10</span>]; <span class="comment">// Part-select one bit out of the vector</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="向量的更多知识"><a href="#向量的更多知识" class="headerlink" title="向量的更多知识"></a>向量的更多知识</h2><h3 id="声明向量"><a href="#声明向量" class="headerlink" title="声明向量"></a>声明向量</h3><p><code>type [upper:lower] vector_name;</code></p>
<p><code>type</code> 指定了向量的数据类型，通常为reg或wire类型。如果声明的是输入、输出向量的话，类型前还可以加上input和output，如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] w;         <span class="comment">// 8-bit wire</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">4</span>:<span class="number">1</span>] x;         <span class="comment">// 4-bit reg</span></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">0</span>] y;   <span class="comment">// 1-bit reg that is also an output port (this is still a vector)</span></span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:-<span class="number">2</span>] z;  <span class="comment">// 6-bit wire input (negative ranges are allowed)</span></span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] a;       <span class="comment">// 4-bit output wire. Type is &#x27;wire&#x27; unless specified otherwise.</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">0</span>:<span class="number">7</span>] b;         <span class="comment">// 8-bit wire where b[0] is the most-significant bit.</span></span><br></pre></td></tr></table></figure>

<p>向量的大小端是指最不重要的位具有较低的索引([3:0])还是较高的索引([0:3])，一旦用特定的索引规则定义了向量，就要<strong>用相同的方式去使用它</strong>。</p>
<p>tips：向量声明时数字的顺序很重要，它决定了向量是以大端存储或者小端存储。举例说明，若声明<code>wire [3:0] w</code>，则<code>w[0]</code>为w的最低位，<code>w[3]</code>为w的最高位；若声明为<code>wire [0:3] w</code>，则与上述结果相反。<strong>所以在向量的定义和使用时一定要保持大小端一致！</strong></p>
<h4 id="未定义的中间变量容易出错"><a href="#未定义的中间变量容易出错" class="headerlink" title="未定义的中间变量容易出错"></a>未定义的中间变量容易出错</h4><p>使用wire型变量前请先声明，不要图一时之便直接未定义就拿来做中间变量，这样导致的错误会很难发现。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] a, c;   <span class="comment">// Two vectors</span></span><br><span class="line"><span class="keyword">assign</span> a = <span class="number">3&#x27;b101</span>;  <span class="comment">// a = 101</span></span><br><span class="line"><span class="keyword">assign</span> b = a;       <span class="comment">// b =   1  implicitly-created wire</span></span><br><span class="line"><span class="keyword">assign</span> c = b;       <span class="comment">// c = 001  &lt;-- bug</span></span><br><span class="line">my_module i1 (d,e); <span class="comment">// d and e are implicitly one-bit wide if not declared.</span></span><br><span class="line">                    <span class="comment">// This could be a bug if the port was intended to be a vector.</span></span><br></pre></td></tr></table></figure>

<p>向量名前为维度，向量名后为数目，不写统统视作1。(可类比C语言中的数组，向量名前为数组元素的数据类型，向量名后为数组长度；或者形象化的表述为：维度即为每个房子的大小，数目为房子的总数目)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem [<span class="number">255</span>:<span class="number">0</span>];   <span class="comment">// 256 unpacked elements, each of which is a 8-bit packed vector of reg.</span></span><br><span class="line"><span class="keyword">reg</span> mem2 [<span class="number">28</span>:<span class="number">0</span>];         <span class="comment">// 29 unpacked elements, each of which is a 1-bit reg.</span></span><br></pre></td></tr></table></figure>

<h3 id="获取向量元素：部分选择"><a href="#获取向量元素：部分选择" class="headerlink" title="获取向量元素：部分选择"></a>获取向量元素：部分选择</h3><p>访问整个向量是使用向量名完成的，如:<code>assign w = a;</code>如果左右两边的长度不匹配，则根据情况对向量进行补零或截断。</p>
<p>向量的部分选择操作可以访问向量的一部分。(向量声明来自上面”声明向量”部分)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">w[<span class="number">3</span>:<span class="number">0</span>]      <span class="comment">// Only the lower 4 bits of w</span></span><br><span class="line">x[<span class="number">1</span>]        <span class="comment">// The lowest bit of x</span></span><br><span class="line">x[<span class="number">1</span>:<span class="number">1</span>]      <span class="comment">// ...also the lowest bit of x</span></span><br><span class="line">z[-<span class="number">1</span>:-<span class="number">2</span>]    <span class="comment">// Two lowest bits of z</span></span><br><span class="line">b[<span class="number">3</span>:<span class="number">0</span>]      <span class="comment">// Illegal. Vector part-select must match the direction of the declaration.</span></span><br><span class="line">b[<span class="number">0</span>:<span class="number">3</span>]      <span class="comment">// The upper 4 bits of b.</span></span><br><span class="line"><span class="keyword">assign</span> w[<span class="number">3</span>:<span class="number">0</span>] = b[<span class="number">0</span>:<span class="number">3</span>];    <span class="comment">// Assign upper 4 bits of b to lower 4 bits of w. w[3]=b[0], w[2]=b[1], etc.</span></span><br></pre></td></tr></table></figure>

<p>tips：取用向量中特定维度的数时一定注意要与向量的定义一致，注意大小端匹配的问题。</p>
<p><strong>题目描述</strong>：</p>
<p>构建一个电路将一个4byte的数中的字节顺序调转，常用于数据的大小端转换。</p>
<p><code>AaaaaaaaBbbbbbbbCcccccccDddddddd =&gt; DdddddddCcccccccBbbbbbbbAaaaaaaa</code></p>
<p><strong>Solution:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">31</span>:<span class="number">24</span>] = in[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">23</span>:<span class="number">16</span>] = in[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">15</span>:<span class="number">8</span>] = in[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">7</span>:<span class="number">0</span>] = in[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>tips：在向量赋值的左右两端都可以选择对部分数据进行操作。</p>
<hr>
<h2 id="对向量进行门操作"><a href="#对向量进行门操作" class="headerlink" title="对向量进行门操作"></a>对向量进行门操作</h2><p><strong>位操作运算符VS逻辑操作运算符</strong></p>
<p>对两个Nbit位宽的向量而言，按位操作输出为Nbit位宽向量；而逻辑操作将整个向量视为布尔值(true &#x3D;非零，false &#x3D;零)并产生一个1bit的输出。</p>
<p><strong>题目描述1：</strong>对向量特定部分的数据进行按位操作和逻辑操作。</p>
<p><strong>Solution1：</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out_or_bitwise,</span><br><span class="line">    <span class="keyword">output</span> out_or_logical,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] out_not</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">assign</span> out_or_logical = a || b;</span><br><span class="line">    <span class="keyword">assign</span> out_or_bitwise = a | b;</span><br><span class="line">    <span class="keyword">assign</span> out_not[<span class="number">5</span>:<span class="number">3</span>] = ~b;</span><br><span class="line">    <span class="keyword">assign</span> out_not[<span class="number">2</span>:<span class="number">0</span>] = ~a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述2：</strong></p>
<p>对输入向量进行按位的与、或和异或操作。</p>
<p><strong>Solution2:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> out_and,</span><br><span class="line">    <span class="keyword">output</span> out_or,</span><br><span class="line">    <span class="keyword">output</span> out_xor</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out_and = &amp;in;  <span class="comment">// &amp;in = in[3]&amp;in[2]&amp;in[1]&amp;in[0]</span></span><br><span class="line">    <span class="keyword">assign</span> out_or = |in;</span><br><span class="line">	<span class="keyword">assign</span> out_xor = ^in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>tips：合理利用缩位运算符精简代码，按位进行逻辑运算，结果为1bit数。</p>
<ul>
<li>与缩位运算符：&amp; </li>
<li>或缩位运算符：| </li>
<li>异或缩位运算符：^ </li>
<li>与、或、异或运算符和非运算符组成的<strong>复合运算符</strong>：&amp;，|， ~，^</li>
</ul>
<hr>
<h2 id="向量拼接操作"><a href="#向量拼接操作" class="headerlink" title="向量拼接操作"></a>向量拼接操作</h2><p>向量拼接操作需要知道待拼接的各向量的位宽，否则你怎么知道结果的位宽？所以{1,2,3}是无效的，因为你未指定向量位宽。</p>
<p>向量的拼接操作在赋值的左右两端均可使用。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] in;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">23</span>:<span class="number">0</span>] out;</span><br><span class="line"><span class="keyword">assign</span> &#123;out[<span class="number">7</span>:<span class="number">0</span>], out[<span class="number">15</span>:<span class="number">8</span>]&#125; = in;         <span class="comment">// Swap two bytes. Right side and left side are both 16-bit vectors.</span></span><br><span class="line"><span class="keyword">assign</span> out[<span class="number">15</span>:<span class="number">0</span>] = &#123;in[<span class="number">7</span>:<span class="number">0</span>], in[<span class="number">15</span>:<span class="number">8</span>]&#125;;    <span class="comment">// This is the same thing.</span></span><br><span class="line"><span class="keyword">assign</span> out = &#123;in[<span class="number">7</span>:<span class="number">0</span>], in[<span class="number">15</span>:<span class="number">8</span>]&#125;;       <span class="comment">// This is different. The 16-bit vector on the right is extended to</span></span><br><span class="line">                                        <span class="comment">// match the 24-bit vector on the left, so out[23:16] are zero.</span></span><br><span class="line">                                        <span class="comment">// In the first two examples, out[23:16] are not assigned.</span></span><br></pre></td></tr></table></figure>

<p>tips：1、位宽合并需知道各成分的确切位宽，否则结果位宽不定。2、位宽合并时在assign两端均可实现，最好左右两端位宽相同，否则未被指定的数据会被置零。</p>
<p><strong>题目描述：</strong></p>
<p>给定几个输入向量，将它们拼接在一起，然后将它们分割成几个输出向量。有6个5位输入向量:a, b, c, d, e, f，总共30位输入。对于32位的输出，有4个8位的输出向量:w、x、y和z。输出应该是输入向量与两个“1”位的串联:</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232146021.png" alt="1"></p>
<p><strong>Solution：</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] a, b, c, d, e, f,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] w, x, y, z );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] temp;</span><br><span class="line">    <span class="keyword">assign</span> temp = &#123;a,b,c,d,e,f,<span class="number">2&#x27;b11</span>&#125;;</span><br><span class="line">    <span class="keyword">assign</span> &#123;w,x,y,z&#125;=temp;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="向量翻转"><a href="#向量翻转" class="headerlink" title="向量翻转"></a>向量翻转</h2><p><strong>题目描述：</strong></p>
<p>给定一个8位输入向量[7:0]，颠倒它的位顺序。</p>
<p><strong>Solution1:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out=&#123;in[<span class="number">0</span>],in[<span class="number">1</span>],in[<span class="number">2</span>],in[<span class="number">3</span>],in[<span class="number">4</span>],in[<span class="number">5</span>],in[<span class="number">6</span>],in[<span class="number">7</span>]&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>Solution2:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>;i &lt; <span class="number">8</span>;i = i + <span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">            out[i]=in[<span class="number">7</span>-i];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>tips：建议使用Solution2实现，可扩展性强。</p>
<hr>
<h2 id="向量复制操作"><a href="#向量复制操作" class="headerlink" title="向量复制操作"></a>向量复制操作</h2><p>向量复制操作允许重复一个向量并将它们连接在一起:<code>&#123;num&#123;vector&#125;&#125;</code></p>
<p>例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">&#123;<span class="number">5</span>&#123;<span class="number">1&#x27;b1</span>&#125;&#125;           <span class="comment">// 5&#x27;b11111 (or 5&#x27;d31 or 5&#x27;h1f)</span></span><br><span class="line">&#123;<span class="number">2</span>&#123;a,b,c&#125;&#125;          <span class="comment">// The same as &#123;a,b,c,a,b,c&#125;</span></span><br><span class="line">&#123;<span class="number">3&#x27;d5</span>, &#123;<span class="number">2</span>&#123;<span class="number">3&#x27;d6</span>&#125;&#125;&#125;   <span class="comment">// 9&#x27;b101_110_110. It&#x27;s a concatenation of 101 with</span></span><br><span class="line">                    <span class="comment">// the second vector, which is two copies of 3&#x27;b110.</span></span><br></pre></td></tr></table></figure>

<p>tips：复制向量有捷径，花括外面带数字。主要用于符号位的拓展。如4’b<strong>0</strong>101带符号拓展为8bit的话为8’b<strong>0000</strong>0101，4’b1101带符号拓展为8bit数为8’b<strong>1111</strong>1101。</p>
<p><strong>题目描述：</strong>建立一个电路，将8位数字扩展到32位。这需要将符号位的24个副本(即将位[7]复制24次)与8位数字本身连接起来。</p>
<p><strong>Solution：</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = &#123; &#123;<span class="number">24</span>&#123;in[<span class="number">7</span>]&#125;&#125; , in &#125;;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>题目描述2：</strong>给定5个1位信号(a、b、c、d和e)，计算25位输出向量中所有25个成对的1位比较。如果两个被比较的位相等，输出应该是1。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">out[<span class="number">24</span>] = ~a ^ a;   <span class="comment">// a == a, so out[24] is always 1.</span></span><br><span class="line">out[<span class="number">23</span>] = ~a ^ b;</span><br><span class="line">out[<span class="number">22</span>] = ~a ^ c;</span><br><span class="line">...</span><br><span class="line">out[ <span class="number">1</span>] = ~e ^ d;</span><br><span class="line">out[ <span class="number">0</span>] = ~e ^ e;</span><br></pre></td></tr></table></figure>

<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232146896.png" alt="2"></p>
<p>tips：该操作可以定位特定signal所在位置，两向量重复数据有规律可循，可用复制的方式来产生，简化代码。</p>
<p><strong>Solution:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a, b, c, d, e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">24</span>:<span class="number">0</span>] out );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = ~&#123;<span class="number">5</span>&#123;a,b,c,d,e&#125;&#125; ^ &#123;&#123;<span class="number">5</span>&#123;a&#125;&#125;,&#123;<span class="number">5</span>&#123;b&#125;&#125;,&#123;<span class="number">5</span>&#123;c&#125;&#125;,&#123;<span class="number">5</span>&#123;d&#125;&#125;,&#123;<span class="number">5</span>&#123;e&#125;&#125;&#125;;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="总结："><a href="#总结：" class="headerlink" title="总结："></a>总结：</h2><p>学习了向量操作的相关知识，包括声明、选择部分数据、合并、复制等操作。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://david-luge.cn">DavidGu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(2)_Verilog%E5%90%91%E9%87%8F%E5%9F%BA%E7%A1%80/">http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(2)_Verilog%E5%90%91%E9%87%8F%E5%9F%BA%E7%A1%80/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://david-luge.cn" target="_blank">大卫的博客园</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/HDLBits/">HDLBits</a></div><div class="post_share"><div class="social-share" data-image="/img/Page_Cover/HDLBits.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/HomePage/wechat_pay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/wechat_pay.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="/img/HomePage/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/alipay.jpg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/09/02/FPGA/Synplify%E4%B8%AD%E5%A6%82%E4%BD%95%E8%B0%83%E7%94%A8Xilinx%E7%BD%91%E8%A1%A8IP/"><img class="prev-cover" src="/img/Page_Cover/xilinx.jpg" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Synplify中如何调用Xilinx网表IP</div></div></a></div><div class="next-post pull-right"><a href="/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(3)_Verilog%E6%A8%A1%E5%9D%97%E7%9A%84%E4%BE%8B%E5%8C%96%E4%B8%8E%E8%B0%83%E7%94%A8/"><img class="next-cover" src="/img/Page_Cover/HDLBits.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">HDLBits答案(3)_Verilog模块的例化与调用</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/09/02/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(1)_Verilog%E8%AF%AD%E6%B3%95%E5%9F%BA%E7%A1%80/" title="HDLBits答案(1)_Verilog语法基础"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-02</div><div class="title">HDLBits答案(1)_Verilog语法基础</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(10)_D%E8%A7%A6%E5%8F%91%E5%99%A8%E3%80%81%E5%90%8C%E6%AD%A5%E4%B8%8E%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E3%80%81%E8%84%89%E5%86%B2%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/" title="HDLBits答案(10)_卡诺图与最简SOP式"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(10)_卡诺图与最简SOP式</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(11)_Verilog%E8%AE%A1%E6%95%B0%E5%99%A8/" title="HDLBits答案(11)_Verilog计数器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(11)_Verilog计数器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(12)_Verilog%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8/" title="HDLBits答案(12)_Verilog移位寄存器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(12)_Verilog移位寄存器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(13)_Verilog%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8%E9%99%84%E5%8A%A0%E9%A2%98/" title="HDLBits答案(13)_Verilog移位寄存器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(13)_Verilog移位寄存器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(14)_Verilog%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA(1)/" title="HDLBits答案(14)_Verilog有限状态机(1)"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(14)_Verilog有限状态机(1)</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">部分Blog的图片可能裂掉,参考Misc-Git目录下的解决方案</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#HDLBits-Verilog%E5%90%91%E9%87%8F%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86"><span class="toc-number">1.</span> <span class="toc-text">HDLBits_Verilog向量基础知识</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%91%E9%87%8F"><span class="toc-number">1.1.</span> <span class="toc-text">向量</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E7%9A%84%E6%9B%B4%E5%A4%9A%E7%9F%A5%E8%AF%86"><span class="toc-number">1.2.</span> <span class="toc-text">向量的更多知识</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A3%B0%E6%98%8E%E5%90%91%E9%87%8F"><span class="toc-number">1.2.1.</span> <span class="toc-text">声明向量</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%9C%AA%E5%AE%9A%E4%B9%89%E7%9A%84%E4%B8%AD%E9%97%B4%E5%8F%98%E9%87%8F%E5%AE%B9%E6%98%93%E5%87%BA%E9%94%99"><span class="toc-number">1.2.1.1.</span> <span class="toc-text">未定义的中间变量容易出错</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%8E%B7%E5%8F%96%E5%90%91%E9%87%8F%E5%85%83%E7%B4%A0%EF%BC%9A%E9%83%A8%E5%88%86%E9%80%89%E6%8B%A9"><span class="toc-number">1.2.2.</span> <span class="toc-text">获取向量元素：部分选择</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%B9%E5%90%91%E9%87%8F%E8%BF%9B%E8%A1%8C%E9%97%A8%E6%93%8D%E4%BD%9C"><span class="toc-number">1.3.</span> <span class="toc-text">对向量进行门操作</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E6%8B%BC%E6%8E%A5%E6%93%8D%E4%BD%9C"><span class="toc-number">1.4.</span> <span class="toc-text">向量拼接操作</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E7%BF%BB%E8%BD%AC"><span class="toc-number">1.5.</span> <span class="toc-text">向量翻转</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E5%A4%8D%E5%88%B6%E6%93%8D%E4%BD%9C"><span class="toc-number">1.6.</span> <span class="toc-text">向量复制操作</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%BB%E7%BB%93%EF%BC%9A"><span class="toc-number">1.7.</span> <span class="toc-text">总结：</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/11/05/IC/Basic/SVD%E8%AE%A1%E7%AE%97%E6%96%B9%E6%B3%95/" title="SVD计算方法"><img src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="SVD计算方法"/></a><div class="content"><a class="title" href="/2023/11/05/IC/Basic/SVD%E8%AE%A1%E7%AE%97%E6%96%B9%E6%B3%95/" title="SVD计算方法">SVD计算方法</a><time datetime="2023-11-05T03:39:39.000Z" title="发表于 2023-11-05 11:39:39">2023-11-05</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/10/30/IC/EDA/DC%E4%BC%98%E5%8C%96%E7%9A%84%E5%B8%B8%E7%94%A8%E6%96%B9%E6%B3%95/" title="DC优化的常用方法"><img src="/img/Page_Cover/DC.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="DC优化的常用方法"/></a><div class="content"><a class="title" href="/2023/10/30/IC/EDA/DC%E4%BC%98%E5%8C%96%E7%9A%84%E5%B8%B8%E7%94%A8%E6%96%B9%E6%B3%95/" title="DC优化的常用方法">DC优化的常用方法</a><time datetime="2023-10-30T13:10:39.000Z" title="发表于 2023-10-30 21:10:39">2023-10-30</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/10/23/IC/EDA/DC%E5%85%A5%E9%97%A8/" title="DC入门"><img src="/img/Page_Cover/DC.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="DC入门"/></a><div class="content"><a class="title" href="/2023/10/23/IC/EDA/DC%E5%85%A5%E9%97%A8/" title="DC入门">DC入门</a><time datetime="2023-10-23T13:10:39.000Z" title="发表于 2023-10-23 21:10:39">2023-10-23</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2023  DavidGu <a href="/love/"><i id="heartbeat" class="fa fas fa-heartbeat"></i></a> LugeWang</div><div class="footer_custom_text">欢迎来到大卫的博客园!</div></div><head><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/HCLonely/images@master/others/heartbeat.min.css"></head></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (false){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '4fFz2tMISVCxeHM6f7dDL8hc-gzGzoHsz',
      appKey: '1KNfIKxigPxTCWkGvMnFysl7',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/gh/xiabo2/CDN@latest/fishes.js"></script><script type="text/javascript" src="\js\FunnyTitle.js"></script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>