# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2B_4BitAdder.srcs/sources_1/new/FourBitAdder.v" \
"../../../../Lab2B_4BitAdder.srcs/sim_2/new/B4A_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
