VERILOG_SOURCES += $(SPINALROOT)/FixedPointTester.v
TOPLEVEL=FixedPointTester
MODULE=FixedPointTester

include ../common/Makefile.sim