m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/modelsim
Ebuttons
Z0 w1588921105
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/modelsim
Z5 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd
Z6 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd
l0
L5
V6nKA>6XmzI`j>a@n4^6Pn2
!s100 =22bV77NIHzbkEY31]2hQ2
Z7 OV;C;10.5b;63
32
Z8 !s110 1589271830
!i10b 1
Z9 !s108 1589271830.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd|
Z11 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asynth
R1
R2
R3
DEx4 work 7 buttons 0 22 6nKA>6XmzI`j>a@n4^6Pn2
l31
L22
Vz=5DD3`[2T_e1Tj`RUBgR3
!s100 l:Q7JXKFoP5Z9FQDUXG9]3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Pcheck_functions
Z14 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R3
Z15 w1570609039
R4
Z16 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/check_functions.vhd
Z17 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/check_functions.vhd
l0
L6
V<W1[dk2LN3hi[c?7kCXRb3
!s100 eDnLHELO`V5ohl=5KQY@20
R7
32
b1
Z18 !s110 1589271831
!i10b 1
Z19 !s108 1589271831.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/check_functions.vhd|
Z21 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/check_functions.vhd|
!i113 1
R12
R13
Bbody
Z22 DPx4 work 15 check_functions 0 22 <W1[dk2LN3hi[c?7kCXRb3
R14
R2
R3
l0
L40
VHlk0`BAAbR3d7A^]PlU5K0
!s100 ]Ul<gd[SNh_SV]VQVO[::0
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Econtroller
Z23 w1589270666
R1
R2
R3
R4
Z24 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd
Z25 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd
l0
L5
V5lL>54@K09AmjhU^kzfOK1
!s100 K_0dV19HJmZ1c>L7g7<W23
R7
32
R8
!i10b 1
R9
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd|
Z27 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 10 controller 0 22 5lL>54@K09AmjhU^kzfOK1
l40
L39
VoP6;AMNkjBd=gXAB4ZK`31
!s100 6aAjH`0KKXXnhVMY;0m@M3
R7
32
R8
!i10b 1
R9
R26
R27
!i113 1
R12
R13
Edata_rom
R0
Z28 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z29 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
R4
Z30 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd
Z31 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd
l0
L1
VEooN[e[LoLz2m84K[i=VC2
!s100 Ug]DGfTF3Jl?PLcz6j7Hj1
R7
32
R8
!i10b 1
R9
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd|
Z33 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd|
!i113 1
R12
R13
Aid_s_10643f3b_2fc543eb_e
R28
R29
R2
R3
DEx4 work 8 data_rom 0 22 EooN[e[LoLz2m84K[i=VC2
l1
L1
VIKJHmXM=jn65>[nZUlR5X2
!s100 P6I6HObfo5^89YfAjCm8_2
R7
32
R8
!i10b 1
R9
R32
R33
!i113 1
R12
R13
Edata_rom_block
R0
R2
R3
R4
Z34 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd
Z35 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd
l0
L42
Vfo]ZDW364n0=a:^ihDdTT2
!s100 @_Uc0hL??[`HOPf7nU`Yi2
R7
32
R8
!i10b 1
R9
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd|
Z37 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 14 data_rom_block 0 22 fo]ZDW364n0=a:^ihDdTT2
l82
L52
VJ<KLoMZi[SSk9Bg>6<K112
!s100 VJzFYTZ>`jK8JZ2RW@c<H1
R7
32
R8
!i10b 1
R9
R36
R37
!i113 1
R12
R13
Einstruction_rom
R0
R28
R29
R2
R3
R4
Z38 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd
Z39 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd
l0
L1
VZ6DMY7bIYnWlT5?QMaj_93
!s100 16`;6nzQAJ=g@mmg<4JVm2
R7
32
R8
!i10b 1
R9
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd|
Z41 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd|
!i113 1
R12
R13
Aid_s_10643f3b_2fc543eb_e
R28
R29
R2
R3
DEx4 work 15 instruction_rom 0 22 Z6DMY7bIYnWlT5?QMaj_93
l1
L1
VmYCiSM@4kYl@KlDdO<h3U1
!s100 ke@F6S>1_AMUGUnmf@PfP0
R7
32
R8
!i10b 1
R9
R40
R41
!i113 1
R12
R13
Einstruction_rom_block
R0
R2
R3
R4
Z42 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd
Z43 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd
l0
L42
VI1j;VXeK<C]1akfhAl3h12
!s100 S;8PNlA9^IINY3kGd[nLn2
R7
32
R8
!i10b 1
R9
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd|
Z45 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 21 instruction_rom_block 0 22 I1j;VXeK<C]1akfhAl3h12
l82
L52
V125Lk^nekHEU]QC]Sz>Xb2
!s100 M?<F=O[9zDE6X`7?26dV23
R7
32
R8
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Eleds
R0
R1
R2
R3
R4
Z46 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd
Z47 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd
l0
L5
V82^IRfHNag^>;Yc>Z[nm>3
!s100 LBhnQz<diU;5h1EbFfFEW1
R7
32
R8
!i10b 1
R9
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd|
Z49 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 4 leds 0 22 82^IRfHNag^>;Yc>Z[nm>3
l34
L22
Vj;cD^kSPz:JHjlD@L]j;81
!s100 ^Eb^?kG1CKeS`DJCfdSl82
R7
32
R8
!i10b 1
R9
R48
R49
!i113 1
R12
R13
Ppack
R29
R28
R2
R3
R0
R4
Z50 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd
Z51 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd
l0
L12
VSgkf7C>zV<_V6E^@jUKD^3
!s100 FB]U9M?hE8E5iehJ9[AWh3
R7
32
b1
R18
!i10b 1
R19
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd|
Z53 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd|
!i113 1
R12
R13
Bbody
Z54 DPx4 work 4 pack 0 22 Sgkf7C>zV<_V6E^@jUKD^3
R29
R28
R2
R3
l0
L17
VQ[i6CQaWYOi37nk]<RCBH3
!s100 8]CiCz8GM]b_8`cfK=T:`2
R7
32
R18
!i10b 1
R19
R52
R53
!i113 1
R12
R13
Epc
Z55 w1588933706
R28
R29
R1
R2
R3
R4
Z56 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd
Z57 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd
l0
L6
VmGYU?hh12fc^=HTWC;^Z71
!s100 oA5ReiaGiJL3G=YMN`^gP1
R7
32
R18
!i10b 1
R19
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd|
Z59 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd|
!i113 1
R12
R13
Asynth
R28
R29
R1
R2
R3
DEx4 work 2 pc 0 22 mGYU?hh12fc^=HTWC;^Z71
l25
L22
VVhXPn`AE1[A7X?dQCeW]>2
!s100 b_K=ceRVK5^a@dCG[0m4K0
R7
32
R18
!i10b 1
R19
R58
R59
!i113 1
R12
R13
Epipeline_reg_de
Z60 w1588931638
R29
R28
R2
R3
R4
Z61 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_DE.vhd
Z62 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_DE.vhd
l0
L6
V_NmgO0^XJiT:ml@]8ZKKV2
!s100 YiHaz>bU^]=G8>W1CmPK60
R7
32
R18
!i10b 1
R19
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_DE.vhd|
Z64 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_DE.vhd|
!i113 1
R12
R13
Asynth
R29
R28
R2
R3
DEx4 work 15 pipeline_reg_de 0 22 _NmgO0^XJiT:ml@]8ZKKV2
l44
L38
VO[M`SBafoO0i7HXj]JF;S3
!s100 lk<=DOSn^PR6nT<gXEM=01
R7
32
R18
!i10b 1
R19
R63
R64
!i113 1
R12
R13
Epipeline_reg_em
Z65 w1588933738
R29
R28
R2
R3
R4
Z66 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_EM.vhd
Z67 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_EM.vhd
l0
L6
V4XLVP5fPBE54GdBmKNkJT1
!s100 ^i7Q`jm[26ko;<5a8ES`>3
R7
32
R18
!i10b 1
R19
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_EM.vhd|
Z69 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_EM.vhd|
!i113 1
R12
R13
Asynth
R29
R28
R2
R3
DEx4 work 15 pipeline_reg_em 0 22 4XLVP5fPBE54GdBmKNkJT1
l27
L21
VWPOjFQG]ohfD]d6=`1C5L2
!s100 ^c245Si=3]1ZkijAC;=502
R7
32
R18
!i10b 1
R19
R68
R69
!i113 1
R12
R13
Epipeline_reg_fd
Z70 w1588925968
R29
R28
R2
R3
R4
Z71 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd
Z72 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd
l0
L6
V`6W9WjS;JHM=H`d;]KLR_3
!s100 EZM3RWDK3iaj]LeJkBYcJ3
R7
32
R18
!i10b 1
R19
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd|
Z74 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd|
!i113 1
R12
R13
Asynth
R29
R28
R2
R3
DEx4 work 15 pipeline_reg_fd 0 22 `6W9WjS;JHM=H`d;]KLR_3
l21
L17
VzUgjOJOZ@zR@D1BlL7GND3
!s100 5Kz8HfC3lDzC6oFlVI5Ee2
R7
32
R18
!i10b 1
R19
R73
R74
!i113 1
R12
R13
Epipeline_reg_mw
R70
R29
R28
R2
R3
R4
Z75 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_MW.vhd
Z76 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_MW.vhd
l0
L6
VZ;LM]G>>0a=hXAfY7hP7d1
!s100 n=i:?2CTE6PRzQO`DdcWN3
R7
32
R18
!i10b 1
R19
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_MW.vhd|
Z78 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_MW.vhd|
!i113 1
R12
R13
Asynth
R29
R28
R2
R3
DEx4 work 15 pipeline_reg_mw 0 22 Z;LM]G>>0a=hXAfY7hP7d1
l23
L19
Vk441EQcckFQ5T[hV9V0162
!s100 _]==I9ehSCX9:jnnoO<6Y2
R7
32
R18
!i10b 1
R19
R77
R78
!i113 1
R12
R13
Eram
R0
R1
R2
R3
R4
Z79 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/RAM.vhd
Z80 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/RAM.vhd
l0
L1
V4YdhC7D6@H=C;6G1n>em:1
!s100 8iWO<5<5TK[ji]Q@38cXV2
R7
32
R18
!i10b 1
R19
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/RAM.vhd|
Z82 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/RAM.vhd|
!i113 1
R12
R13
Aid_s_10643f3b_2fc543eb_e
R1
R2
R3
DEx4 work 3 ram 0 22 4YdhC7D6@H=C;6G1n>em:1
l1
L1
VWXU;92zBz6[K<^^eG<bIQ0
!s100 XF]0HXH@gUhfA5;G=enN71
R7
32
R18
!i10b 1
R19
R81
R82
!i113 1
R12
R13
Ergb_led96
R0
R54
R28
R29
R2
R3
R4
R50
R51
l0
L46
VDn00^;b6BmV8c[7[]6<CU2
!s100 X:YKB@hW0<LC:6C595LeJ0
R7
32
R18
!i10b 1
R19
R52
R53
!i113 1
R12
R13
Aarch
R54
R28
R29
R2
R3
DEx4 work 9 rgb_led96 0 22 Dn00^;b6BmV8c[7[]6<CU2
l144
L80
VVMLEXCQSI_@JdCBGa]SIz1
!s100 g<aGZ1bIK0AWZCQOUK`ba3
R7
32
R18
!i10b 1
R19
R52
R53
!i113 1
R12
R13
Etb_controller
Z83 w1572131955
R22
R14
R1
R2
R3
R4
Z84 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Controller.vhd
Z85 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Controller.vhd
l0
L9
V5[W5lV9lALk`VLfB7G@O[1
!s100 QPYMI?@zF<fA]gVd9c[kS0
R7
32
R18
!i10b 1
R19
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Controller.vhd|
Z87 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Controller.vhd|
!i113 1
R12
R13
Atestbench
R22
R14
R1
R2
R3
DEx4 work 13 tb_controller 0 22 5[W5lV9lALk`VLfB7G@O[1
l102
L15
VVD0[1lJUiT7G;QNdAD=AQ2
!s100 BBE5J`O61HH:HdoIS@n8c3
R7
32
R18
!i10b 1
R19
R86
R87
!i113 1
R12
R13
Etb_extend
R15
R22
R14
R2
R3
R4
Z88 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Extend.vhd
Z89 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Extend.vhd
l0
L8
Vaaa357Ec4Z]hSVLzLa]`V0
!s100 bW1ZJ800R3O0<C<7nO4h:1
R7
32
Z90 !s110 1589271832
!i10b 1
R19
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Extend.vhd|
Z92 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_Extend.vhd|
!i113 1
R12
R13
Atestbench
R22
R14
R2
R3
DEx4 work 9 tb_extend 0 22 aaa357Ec4Z]hSVLzLa]`V0
l31
L11
VSUC:NKCMTg8:IYKgIcGd30
!s100 f><EEJh?:BbXgSC^g?0XG2
R7
32
R90
!i10b 1
R19
R91
R92
!i113 1
R12
R13
Etb_gecko
R15
R2
R3
R4
8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_GECKO.vhd
FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_GECKO.vhd
l0
L4
V5Tbz7Kl=147iIIz>>A8Y[3
!s100 M92[;29_Yc:FoKCCIgj]?0
R7
32
R90
!i10b 1
Z93 !s108 1589271832.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_GECKO.vhd|
!s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_GECKO.vhd|
!i113 1
R12
R13
Etb_ir
R15
R22
R14
R2
R3
R4
Z94 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_IR.vhd
Z95 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_IR.vhd
l0
L8
VNa]DdS==`51QO9@9@NCYO3
!s100 dO7:P:CO76Dg9T_Q>3Mi:2
R7
32
R90
!i10b 1
R93
Z96 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_IR.vhd|
Z97 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_IR.vhd|
!i113 1
R12
R13
Atestbench
R22
R14
R2
R3
DEx4 work 5 tb_ir 0 22 Na]DdS==`51QO9@9@NCYO3
l32
L11
VFC]h]m]T]Ph2`Z>Ki^a?Z2
!s100 g?YUbkdlEmZ2JbBY[dbba0
R7
32
R90
!i10b 1
R93
R96
R97
!i113 1
R12
R13
Etb_pc
Z98 w1589271822
R22
R14
R2
R3
R4
Z99 8C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_PC.vhd
Z100 FC:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_PC.vhd
l0
L8
VZbiH9]DK4fmMF;^e8W7zF1
!s100 _Sjg^6a@flK7I1KVlG]Sm2
R7
32
R90
!i10b 1
R93
Z101 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_PC.vhd|
Z102 !s107 C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/testbench/tb_PC.vhd|
!i113 1
R12
R13
Atestbench
R22
R14
R2
R3
Z103 DEx4 work 5 tb_pc 0 22 ZbiH9]DK4fmMF;^e8W7zF1
l41
L11
VTGEVGXehCVY0F1P5TIhB23
!s100 @@P?USnPO5_ePFGJD4?U]3
R7
32
R90
!i10b 1
R93
R101
R102
!i113 1
R12
R13
