Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 28 00:35:05 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 6          |
| TIMING-20 | Warning  | Non-clocked latch            | 3          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell graph_inst/ball1_vx_reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) graph_inst/ball1_vx_reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell graph_inst/ball1_vx_reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) graph_inst/ball1_vx_reg_reg[2]_C/CLR, graph_inst/ball1_vx_reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell graph_inst/ball1_vx_reg_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) graph_inst/ball1_vx_reg_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell graph_inst/ball1_vx_reg_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) graph_inst/ball1_vx_reg_reg[9]_C/CLR, graph_inst/ball1_vx_reg_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell graph_inst/ball1_vy_reg_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) graph_inst/ball1_vy_reg_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell graph_inst/ball1_vy_reg_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) graph_inst/ball1_vy_reg_reg[9]_C/CLR, graph_inst/ball1_vy_reg_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch graph_inst/ball1_vx_reg_reg[2]_LDC cannot be properly analyzed as its control pin graph_inst/ball1_vx_reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch graph_inst/ball1_vx_reg_reg[9]_LDC cannot be properly analyzed as its control pin graph_inst/ball1_vx_reg_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch graph_inst/ball1_vy_reg_reg[9]_LDC cannot be properly analyzed as its control pin graph_inst/ball1_vy_reg_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


