$date
	Tue Oct 07 23:31:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux41_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 2 & s [1:0] $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 2 ' s [1:0] $end
$var reg 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
0$
1#
0"
0!
$end
#10000
1!
b1 &
b1 '
b1 (
#20000
0!
b10 &
b10 '
b10 (
#30000
1!
b11 &
b11 '
b11 (
#40000
b100 (
