
*** Running vivado
    with args -log picture_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source picture_rom.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source picture_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 343.223 ; gain = 93.816
INFO: [Synth 8-638] synthesizing module 'picture_rom' [d:/Mine/Final/Final.srcs/sources_1/ip/picture_rom/synth/picture_rom.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'picture_rom' (11#1) [d:/Mine/Final/Final.srcs/sources_1/ip/picture_rom/synth/picture_rom.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 569.445 ; gain = 320.039
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 569.445 ; gain = 320.039
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 687.492 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 687.492 ; gain = 438.086
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 687.492 ; gain = 438.086
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 687.492 ; gain = 438.086
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 687.492 ; gain = 438.086
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 687.492 ; gain = 438.086
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 687.492 ; gain = 438.086
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 689.195 ; gain = 439.789
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 699.336 ; gain = 449.930
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT4       |     6|
|2     |LUT5       |     1|
|3     |LUT6       |    18|
|4     |MUXF7      |     9|
|5     |RAMB18E1   |     1|
|6     |RAMB36E1   |     1|
|7     |RAMB36E1_1 |     1|
|8     |RAMB36E1_2 |     1|
|9     |RAMB36E1_3 |     1|
|10    |RAMB36E1_4 |     1|
|11    |RAMB36E1_5 |     1|
|12    |RAMB36E1_6 |     1|
|13    |RAMB36E1_7 |     1|
|14    |RAMB36E1_8 |     1|
|15    |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 699.336 ; gain = 449.930
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:34 . Memory (MB): peak = 710.859 ; gain = 469.789
