// Seed: 3440584733
module module_0 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wire  id_3
);
  assign id_0 = -1;
  assign id_0 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd25,
    parameter id_3  = 32'd36
) (
    output tri1 id_0,
    input supply0 id_1
    , id_16,
    input uwire id_2,
    input wand _id_3,
    input wand id_4,
    input wand id_5,
    output uwire id_6
    , _id_17, id_18,
    output tri1 id_7,
    output tri id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14
);
  wire id_19;
  ;
  parameter id_20 = -1'b0;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_4,
      id_2
  );
  integer [id_17 : id_3] id_21;
  ;
  wire id_22;
  bit  id_23;
  initial begin : LABEL_0
    id_23 = -1'b0 == id_1;
  end
  wire id_24;
endmodule
