{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 09:36:21 2010 " "Info: Processing started: Tue Oct 26 09:36:21 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off led_0_7 -c led_0_7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_0_7 -c led_0_7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt_scan\[0\] register cnt_scan\[15\] 294.55 MHz 3.395 ns Internal " "Info: Clock \"clk\" has Internal fmax of 294.55 MHz between source register \"cnt_scan\[0\]\" and destination register \"cnt_scan\[15\]\" (period= 3.395 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.131 ns + Longest register register " "Info: + Longest register to register delay is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_scan\[0\] 1 REG LCFF_X15_Y1_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N31; Fanout = 3; REG Node = 'cnt_scan\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_scan[0] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.621 ns) 1.295 ns cnt_scan\[1\]~16 2 COMB LCCOMB_X15_Y1_N0 2 " "Info: 2: + IC(0.674 ns) + CELL(0.621 ns) = 1.295 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'cnt_scan\[1\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { cnt_scan[0] cnt_scan[1]~16 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.381 ns cnt_scan\[2\]~18 3 COMB LCCOMB_X15_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.381 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 2; COMB Node = 'cnt_scan\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[1]~16 cnt_scan[2]~18 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.467 ns cnt_scan\[3\]~20 4 COMB LCCOMB_X15_Y1_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.467 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 2; COMB Node = 'cnt_scan\[3\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[2]~18 cnt_scan[3]~20 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.553 ns cnt_scan\[4\]~22 5 COMB LCCOMB_X15_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.553 ns; Loc. = LCCOMB_X15_Y1_N6; Fanout = 2; COMB Node = 'cnt_scan\[4\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[3]~20 cnt_scan[4]~22 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.639 ns cnt_scan\[5\]~24 6 COMB LCCOMB_X15_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.639 ns; Loc. = LCCOMB_X15_Y1_N8; Fanout = 2; COMB Node = 'cnt_scan\[5\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[4]~22 cnt_scan[5]~24 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.725 ns cnt_scan\[6\]~26 7 COMB LCCOMB_X15_Y1_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.725 ns; Loc. = LCCOMB_X15_Y1_N10; Fanout = 2; COMB Node = 'cnt_scan\[6\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[5]~24 cnt_scan[6]~26 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.811 ns cnt_scan\[7\]~28 8 COMB LCCOMB_X15_Y1_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.811 ns; Loc. = LCCOMB_X15_Y1_N12; Fanout = 2; COMB Node = 'cnt_scan\[7\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[6]~26 cnt_scan[7]~28 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.001 ns cnt_scan\[8\]~30 9 COMB LCCOMB_X15_Y1_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.001 ns; Loc. = LCCOMB_X15_Y1_N14; Fanout = 2; COMB Node = 'cnt_scan\[8\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt_scan[7]~28 cnt_scan[8]~30 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.087 ns cnt_scan\[9\]~32 10 COMB LCCOMB_X15_Y1_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.087 ns; Loc. = LCCOMB_X15_Y1_N16; Fanout = 2; COMB Node = 'cnt_scan\[9\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[8]~30 cnt_scan[9]~32 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.173 ns cnt_scan\[10\]~34 11 COMB LCCOMB_X15_Y1_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.173 ns; Loc. = LCCOMB_X15_Y1_N18; Fanout = 2; COMB Node = 'cnt_scan\[10\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[9]~32 cnt_scan[10]~34 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.259 ns cnt_scan\[11\]~36 12 COMB LCCOMB_X15_Y1_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.259 ns; Loc. = LCCOMB_X15_Y1_N20; Fanout = 2; COMB Node = 'cnt_scan\[11\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[10]~34 cnt_scan[11]~36 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.345 ns cnt_scan\[12\]~38 13 COMB LCCOMB_X15_Y1_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.345 ns; Loc. = LCCOMB_X15_Y1_N22; Fanout = 2; COMB Node = 'cnt_scan\[12\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[11]~36 cnt_scan[12]~38 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.431 ns cnt_scan\[13\]~40 14 COMB LCCOMB_X15_Y1_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.431 ns; Loc. = LCCOMB_X15_Y1_N24; Fanout = 2; COMB Node = 'cnt_scan\[13\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[12]~38 cnt_scan[13]~40 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.517 ns cnt_scan\[14\]~42 15 COMB LCCOMB_X15_Y1_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.517 ns; Loc. = LCCOMB_X15_Y1_N26; Fanout = 1; COMB Node = 'cnt_scan\[14\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt_scan[13]~40 cnt_scan[14]~42 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.023 ns cnt_scan\[15\]~43 16 COMB LCCOMB_X15_Y1_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.023 ns; Loc. = LCCOMB_X15_Y1_N28; Fanout = 1; COMB Node = 'cnt_scan\[15\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt_scan[14]~42 cnt_scan[15]~43 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.131 ns cnt_scan\[15\] 17 REG LCFF_X15_Y1_N29 15 " "Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.131 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt_scan[15]~43 cnt_scan[15] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 78.47 % ) " "Info: Total cell delay = 2.457 ns ( 78.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.674 ns ( 21.53 % ) " "Info: Total interconnect delay = 0.674 ns ( 21.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { cnt_scan[0] cnt_scan[1]~16 cnt_scan[2]~18 cnt_scan[3]~20 cnt_scan[4]~22 cnt_scan[5]~24 cnt_scan[6]~26 cnt_scan[7]~28 cnt_scan[8]~30 cnt_scan[9]~32 cnt_scan[10]~34 cnt_scan[11]~36 cnt_scan[12]~38 cnt_scan[13]~40 cnt_scan[14]~42 cnt_scan[15]~43 cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { cnt_scan[0] {} cnt_scan[1]~16 {} cnt_scan[2]~18 {} cnt_scan[3]~20 {} cnt_scan[4]~22 {} cnt_scan[5]~24 {} cnt_scan[6]~26 {} cnt_scan[7]~28 {} cnt_scan[8]~30 {} cnt_scan[9]~32 {} cnt_scan[10]~34 {} cnt_scan[11]~36 {} cnt_scan[12]~38 {} cnt_scan[13]~40 {} cnt_scan[14]~42 {} cnt_scan[15]~43 {} cnt_scan[15] {} } { 0.000ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.884 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.666 ns) 2.884 ns cnt_scan\[15\] 3 REG LCFF_X15_Y1_N29 15 " "Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.62 % ) " "Info: Total cell delay = 1.806 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 37.38 % ) " "Info: Total interconnect delay = 1.078 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[15] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.884 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.666 ns) 2.884 ns cnt_scan\[0\] 3 REG LCFF_X15_Y1_N31 3 " "Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X15_Y1_N31; Fanout = 3; REG Node = 'cnt_scan\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clk~clkctrl cnt_scan[0] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.62 % ) " "Info: Total cell delay = 1.806 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 37.38 % ) " "Info: Total interconnect delay = 1.078 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[0] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[15] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[0] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { cnt_scan[0] cnt_scan[1]~16 cnt_scan[2]~18 cnt_scan[3]~20 cnt_scan[4]~22 cnt_scan[5]~24 cnt_scan[6]~26 cnt_scan[7]~28 cnt_scan[8]~30 cnt_scan[9]~32 cnt_scan[10]~34 cnt_scan[11]~36 cnt_scan[12]~38 cnt_scan[13]~40 cnt_scan[14]~42 cnt_scan[15]~43 cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { cnt_scan[0] {} cnt_scan[1]~16 {} cnt_scan[2]~18 {} cnt_scan[3]~20 {} cnt_scan[4]~22 {} cnt_scan[5]~24 {} cnt_scan[6]~26 {} cnt_scan[7]~28 {} cnt_scan[8]~30 {} cnt_scan[9]~32 {} cnt_scan[10]~34 {} cnt_scan[11]~36 {} cnt_scan[12]~38 {} cnt_scan[13]~40 {} cnt_scan[14]~42 {} cnt_scan[15]~43 {} cnt_scan[15] {} } { 0.000ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[15] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[0] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataout\[1\] cnt_scan\[15\] 9.902 ns register " "Info: tco from clock \"clk\" to destination pin \"dataout\[1\]\" through register \"cnt_scan\[15\]\" is 9.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.884 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.666 ns) 2.884 ns cnt_scan\[15\] 3 REG LCFF_X15_Y1_N29 15 " "Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.62 % ) " "Info: Total cell delay = 1.806 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 37.38 % ) " "Info: Total interconnect delay = 1.078 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[15] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.714 ns + Longest register pin " "Info: + Longest register to pin delay is 6.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_scan\[15\] 1 REG LCFF_X15_Y1_N29 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_scan[15] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.624 ns) 1.510 ns WideOr6~0 2 COMB LCCOMB_X14_Y1_N26 1 " "Info: 2: + IC(0.886 ns) + CELL(0.624 ns) = 1.510 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'WideOr6~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { cnt_scan[15] WideOr6~0 } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(3.296 ns) 6.714 ns dataout\[1\] 3 PIN PIN_63 0 " "Info: 3: + IC(1.908 ns) + CELL(3.296 ns) = 6.714 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'dataout\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { WideOr6~0 dataout[1] } "NODE_NAME" } } { "led_0_7.v" "" { Text "E:/ep2c8q208/demo16-7seg3_verilog/led_0_7.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.920 ns ( 58.39 % ) " "Info: Total cell delay = 3.920 ns ( 58.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.794 ns ( 41.61 % ) " "Info: Total interconnect delay = 2.794 ns ( 41.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { cnt_scan[15] WideOr6~0 dataout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { cnt_scan[15] {} WideOr6~0 {} dataout[1] {} } { 0.000ns 0.886ns 1.908ns } { 0.000ns 0.624ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk clk~clkctrl cnt_scan[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_scan[15] {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { cnt_scan[15] WideOr6~0 dataout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { cnt_scan[15] {} WideOr6~0 {} dataout[1] {} } { 0.000ns 0.886ns 1.908ns } { 0.000ns 0.624ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 09:36:22 2010 " "Info: Processing ended: Tue Oct 26 09:36:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
