# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Neurmorphic_Chip.srcs/sources_1/new/MainBlock.vhd" \
"../../../../Neurmorphic_Chip.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
