{"vcs1":{"timestamp_begin":1713442417.206525753, "rt":0.99, "ut":0.62, "st":0.29}}
{"vcselab":{"timestamp_begin":1713442418.362756473, "rt":0.83, "ut":0.58, "st":0.22}}
{"link":{"timestamp_begin":1713442419.324822280, "rt":0.45, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713442416.223548154}
{"VCS_COMP_START_TIME": 1713442416.223548154}
{"VCS_COMP_END_TIME": 1713442419.928940495}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 340188}}
{"stitch_vcselab": {"peak_mem": 238996}}
