!!python/object:castro.Castro
design_name: top
ips: []
mm_slaves:
- !!python/object:castro.mm_slave {base_address: 65536, high_address: 65540, mode: 3,
  name: cnt_rst, span: 4}
- !!python/object:castro.mm_slave {base_address: 65540, high_address: 65544, mode: 3,
  name: sync_gen1_sync_period_var, span: 4}
- !!python/object:castro.mm_slave {base_address: 65544, high_address: 73736, mode: 3,
  name: a_pol0, span: 8192}
- !!python/object:castro.mm_slave {base_address: 73736, high_address: 81928, mode: 3,
  name: a_pol1, span: 8192}
- !!python/object:castro.mm_slave {base_address: 81928, high_address: 81932, mode: 1,
  name: acc_cnt, span: 4}
- !!python/object:castro.mm_slave {base_address: 81932, high_address: 82444, mode: 3,
  name: xadc, span: 512}
- !!python/object:castro.mm_slave {base_address: 82444, high_address: 82508, mode: 1,
  name: sys_block, span: 64}
- !!python/object:castro.mm_slave {base_address: 82508, high_address: 90700, mode: 3,
  name: a_real, span: 8192}
- !!python/object:castro.mm_slave {base_address: 90700, high_address: 94796, mode: 3,
  name: adc16_wb_ram1, span: 4096}
- !!python/object:castro.mm_slave {base_address: 94796, high_address: 98892, mode: 3,
  name: adc16_wb_ram0, span: 4096}
- !!python/object:castro.mm_slave {base_address: 98892, high_address: 102988, mode: 3,
  name: adc16_wb_ram2, span: 4096}
- !!python/object:castro.mm_slave {base_address: 102988, high_address: 102992, mode: 3,
  name: sync_gen1_sync_period_sel, span: 4}
- !!python/object:castro.mm_slave {base_address: 102992, high_address: 102996, mode: 1,
  name: sync_cnt, span: 4}
- !!python/object:castro.mm_slave {base_address: 102996, high_address: 111188, mode: 3,
  name: a_imaginary, span: 8192}
- !!python/object:castro.mm_slave {base_address: 111188, high_address: 111192, mode: 3,
  name: gain, span: 4}
- !!python/object:castro.mm_slave {base_address: 111192, high_address: 111196, mode: 3,
  name: adc16_use_synth, span: 4}
- !!python/object:castro.mm_slave {base_address: 111196, high_address: 111200, mode: 3,
  name: fft_shift, span: 4}
- !!python/object:castro.mm_slave {base_address: 111200, high_address: 111204, mode: 3,
  name: lmx_ctrl, span: 4}
- !!python/object:castro.mm_slave {base_address: 111204, high_address: 111208, mode: 3,
  name: acc_len, span: 4}
- !!python/object:castro.mm_slave {base_address: 111208, high_address: 111464, mode: 3,
  name: adc16_controller, span: 256}
- !!python/object:castro.mm_slave {base_address: 111464, high_address: 111468, mode: 3,
  name: sync_gen1_sync, span: 4}
src_files: [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/top.v, /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/adc16_interface,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/lmx2581_controller,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/infrastructure,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wbs_arbiter,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/sys_block,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/spi_wb_bridge,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/xadc/xadc.v,
  /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/xadc/xadc_wiz_0.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/imports/sysgen,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23_vivado.coe,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i5/test_low_freq_marion2018_up_c_addsub_v12_0_i5.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i15/test_low_freq_marion2018_up_c_counter_binary_v12_0_i15.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i12/test_low_freq_marion2018_up_c_counter_binary_v12_0_i12.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i0/test_low_freq_marion2018_up_c_counter_binary_v12_0_i0.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i0/test_low_freq_marion2018_up_c_addsub_v12_0_i0.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i7/test_low_freq_marion2018_up_c_addsub_v12_0_i7.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i7/test_low_freq_marion2018_up_c_counter_binary_v12_0_i7.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i3/test_low_freq_marion2018_up_c_counter_binary_v12_0_i3.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i13/test_low_freq_marion2018_up_c_counter_binary_v12_0_i13.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i3/test_low_freq_marion2018_up_c_addsub_v12_0_i3.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i11/test_low_freq_marion2018_up_c_counter_binary_v12_0_i11.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i8/test_low_freq_marion2018_up_c_counter_binary_v12_0_i8.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i4/test_low_freq_marion2018_up_c_counter_binary_v12_0_i4.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i1/test_low_freq_marion2018_up_c_addsub_v12_0_i1.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i10/test_low_freq_marion2018_up_c_counter_binary_v12_0_i10.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i9/test_low_freq_marion2018_up_c_counter_binary_v12_0_i9.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i2/test_low_freq_marion2018_up_c_counter_binary_v12_0_i2.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i14/test_low_freq_marion2018_up_c_counter_binary_v12_0_i14.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_mult_gen_v12_0_i0/test_low_freq_marion2018_up_mult_gen_v12_0_i0.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i16/test_low_freq_marion2018_up_c_counter_binary_v12_0_i16.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i5/test_low_freq_marion2018_up_c_counter_binary_v12_0_i5.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i6/test_low_freq_marion2018_up_c_addsub_v12_0_i6.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i6/test_low_freq_marion2018_up_c_counter_binary_v12_0_i6.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i1/test_low_freq_marion2018_up_c_counter_binary_v12_0_i1.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i8/test_low_freq_marion2018_up_c_addsub_v12_0_i8.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i4/test_low_freq_marion2018_up_c_addsub_v12_0_i4.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13.xci,
  /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i2/test_low_freq_marion2018_up_c_addsub_v12_0_i2.xci]
synthesis: !!python/object:castro.Synthesis
  clk_constraints:
  - !!python/object:castro.ClkConstraint {clkname: adc_clk, freq_mhz: 500.0, period_ns: 2.0,
    port_en: true, portname: adc16_clk_line_p, virtual_en: false, waveform_max_ns: 1.0,
    waveform_min_ns: 0.0}
  - !!python/object:castro.ClkConstraint {clkname: sys_clk_p_CLK, freq_mhz: 200.0,
    period_ns: 5.0, port_en: true, portname: sys_clk_p, virtual_en: false, waveform_max_ns: 2.5,
    waveform_min_ns: 0.0}
  clk_grp_constraints: []
  false_path_constraints: []
  fpga_manufacturer: Xilinx
  fpga_model: xc7k160tffg676-2
  gen_clk_constraints: []
  input_delay_constraints: []
  multi_cycle_constraints: []
  output_delay_constraints: []
  pin_constraints:
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS18]
    location: [AF3]
    portname: adc0_adc3wire_csn1
    portname_indices: &id001 []
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: adc_csn
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS18]
    location: [AF10]
    portname: adc0_adc3wire_csn2
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: [1]
    symbolic_name: adc_csn
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS18]
    location: [V14]
    portname: adc0_adc3wire_csn3
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: [2]
    symbolic_name: adc_csn
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS18, LVCMOS18, LVCMOS18]
    location: [AF2, AF9, W14]
    portname: adc0_adc3wire_sdata
    portname_indices: [0, 1, 2]
    slew_rate: 0
    symbolic_indices: [0, 1, 2]
    symbolic_name: adc_sdata
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33, LVCMOS33, LVCMOS33]
    location: [M17, L18, K16]
    portname: adc0_adc3wire_sclk
    portname_indices: [0, 1, 2]
    slew_rate: 0
    symbolic_indices: [0, 1, 2]
    symbolic_name: adc_sclk
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS]
    location: [AA3]
    portname: adc16_clk_line_p
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: adc_lclkp
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS]
    location: [AA2]
    portname: adc16_clk_line_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: adc_lclkn
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [V2, W6, V3, AD6]
    portname: adc16_ser_a_p
    portname_indices: [0, 1, 2, 3]
    slew_rate: 0
    symbolic_indices: &id002 [0, 4, 8, 12]
    symbolic_name: adc0_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [V1, W5, W3, AD5]
    portname: adc16_ser_a_n
    portname_indices: [0, 1, 2, 3]
    slew_rate: 0
    symbolic_indices: &id003 [1, 5, 9, 13]
    symbolic_name: adc0_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [U2, U7, Y3, AD4]
    portname: adc16_ser_b_p
    portname_indices: [0, 1, 2, 3]
    slew_rate: 0
    symbolic_indices: &id004 [2, 6, 10, 14]
    symbolic_name: adc0_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [U1, V6, Y2, AD3]
    portname: adc16_ser_b_n
    portname_indices: [0, 1, 2, 3]
    slew_rate: 0
    symbolic_indices: &id005 [3, 7, 11, 15]
    symbolic_name: adc0_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [V8, Y8, AB12, AA8]
    portname: adc16_ser_a_p
    portname_indices: [4, 5, 6, 7]
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: adc1_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [V7, Y7, AC12, AA7]
    portname: adc16_ser_a_n
    portname_indices: [4, 5, 6, 7]
    slew_rate: 0
    symbolic_indices: *id003
    symbolic_name: adc1_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [W10, Y11, AA13, AC8]
    portname: adc16_ser_b_p
    portname_indices: [4, 5, 6, 7]
    slew_rate: 0
    symbolic_indices: *id004
    symbolic_name: adc1_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [W9, Y10, AA12, AD8]
    portname: adc16_ser_b_n
    portname_indices: [4, 5, 6, 7]
    slew_rate: 0
    symbolic_indices: *id005
    symbolic_name: adc1_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [AF14, AE18, AA14, AB19]
    portname: adc16_ser_a_p
    portname_indices: [8, 9, 10, 11]
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: adc2_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [AF15, AF18, AA15, AB20]
    portname: adc16_ser_a_n
    portname_indices: [8, 9, 10, 11]
    slew_rate: 0
    symbolic_indices: *id003
    symbolic_name: adc2_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [AD15, AF19, AC14, AA19]
    portname: adc16_ser_b_p
    portname_indices: [8, 9, 10, 11]
    slew_rate: 0
    symbolic_indices: *id004
    symbolic_name: adc2_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS, LVDS, LVDS, LVDS]
    location: [AE15, AF20, AD14, AA20]
    portname: adc16_ser_b_n
    portname_indices: [8, 9, 10, 11]
    slew_rate: 0
    symbolic_indices: *id005
    symbolic_name: adc2_out
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [A18]
    portname: clk_sel_a
    portname_indices: [0]
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: clk_sel_a
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [A19]
    portname: clk_sel_b
    portname_indices: [0]
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: clk_sel_b
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS18, LVCMOS18, LVCMOS18]
    location: [AE5, AF13, V19]
    portname: adc_rst_n
    portname_indices: [0, 1, 2]
    slew_rate: 0
    symbolic_indices: [0, 1, 2]
    symbolic_name: adc_rst_n
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS18, LVCMOS18, LVCMOS18]
    location: [AE3, AE8, W15]
    portname: adc_pd
    portname_indices: [0, 1, 2]
    slew_rate: 0
    symbolic_indices: [0, 1, 2]
    symbolic_name: adc_pd
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS25]
    location: [C13]
    portname: test_low_freq_marion2018_up_led0_sync_ext
    portname_indices: [0]
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: led
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS25]
    location: [C14]
    portname: test_low_freq_marion2018_up_led1_new_acc_ext
    portname_indices: [0]
    slew_rate: 0
    symbolic_indices: [1]
    symbolic_name: led
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [H16]
    portname: lmx_clk
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: &id006 [0]
    symbolic_name: lmx2581_clk
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [J15]
    portname: lmx_data
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: lmx2581_data
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [J16]
    portname: lmx_le
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: lmx2581_le
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [G15]
    portname: lmx_ce
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: lmx2581_ce
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [F15]
    portname: lmx_be
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: lmx2581_be
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [J19]
    portname: lmx_muxout
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: lmx2581_muxout
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS_25]
    location: [D10]
    portname: sys_clk_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: sys_clk_n
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS_25]
    location: [E10]
    portname: sys_clk_p
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: sys_clk_p
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [G19]
    portname: cs_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: cs_n
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [E17]
    portname: sclk
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: sclk
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [J20]
    portname: mosi
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: mosi
    termination: ''
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVCMOS33]
    location: [K20]
    portname: miso
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id006
    symbolic_name: miso
    termination: ''
  pin_map:
    adc0_out:
    - !!python/object:platform.Pin {iostd: LVDS, loc: V2}
    - !!python/object:platform.Pin {iostd: LVDS, loc: V1}
    - !!python/object:platform.Pin {iostd: LVDS, loc: U2}
    - !!python/object:platform.Pin {iostd: LVDS, loc: U1}
    - !!python/object:platform.Pin {iostd: LVDS, loc: W6}
    - !!python/object:platform.Pin {iostd: LVDS, loc: W5}
    - !!python/object:platform.Pin {iostd: LVDS, loc: U7}
    - !!python/object:platform.Pin {iostd: LVDS, loc: V6}
    - !!python/object:platform.Pin {iostd: LVDS, loc: V3}
    - !!python/object:platform.Pin {iostd: LVDS, loc: W3}
    - !!python/object:platform.Pin {iostd: LVDS, loc: Y3}
    - !!python/object:platform.Pin {iostd: LVDS, loc: Y2}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD6}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD5}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD4}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD3}
    adc1_out:
    - !!python/object:platform.Pin {iostd: LVDS, loc: V8}
    - !!python/object:platform.Pin {iostd: LVDS, loc: V7}
    - !!python/object:platform.Pin {iostd: LVDS, loc: W10}
    - !!python/object:platform.Pin {iostd: LVDS, loc: W9}
    - !!python/object:platform.Pin {iostd: LVDS, loc: Y8}
    - !!python/object:platform.Pin {iostd: LVDS, loc: Y7}
    - !!python/object:platform.Pin {iostd: LVDS, loc: Y11}
    - !!python/object:platform.Pin {iostd: LVDS, loc: Y10}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AB12}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AC12}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA13}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA12}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA8}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA7}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AC8}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD8}
    adc2_out:
    - !!python/object:platform.Pin {iostd: LVDS, loc: AF14}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AF15}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD15}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AE15}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AE18}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AF18}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AF19}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AF20}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA14}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA15}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AC14}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AD14}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AB19}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AB20}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA19}
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA20}
    adc_csn:
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AF3}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AF10}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: V14}
    adc_lclkn:
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA2}
    adc_lclkp:
    - !!python/object:platform.Pin {iostd: LVDS, loc: AA3}
    adc_pd:
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AE3}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AE8}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: W15}
    adc_rst_n:
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AE5}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AF13}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: V19}
    adc_sclk:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: M17}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: L18}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: K16}
    adc_sdata:
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AF2}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: AF9}
    - !!python/object:platform.Pin {iostd: LVCMOS18, loc: W14}
    clk_sel_a:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: A18}
    clk_sel_b:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: A19}
    cs_n:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: G19}
    eth_clk_125_n:
    - !!python/object:platform.Pin {iostd: null, loc: H5}
    eth_clk_125_p:
    - !!python/object:platform.Pin {iostd: null, loc: H6}
    eth_clk_n:
    - !!python/object:platform.Pin {iostd: null, loc: K5}
    eth_clk_p:
    - !!python/object:platform.Pin {iostd: null, loc: K6}
    gpio:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: B21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: C21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: B20}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: A20}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: B26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: L17}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: K18}
    i2c:
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: E18}
    - !!python/object:platform.Pin {iostd: I2C, loc: B16}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: C16}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: J20}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: K20}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: E17}
    - !!python/object:platform.Pin {iostd: I2C, loc: G19}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: C17}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: C18}
    - !!python/object:platform.Pin {iostd: I2C, loc: C19}
    - !!python/object:platform.Pin {iostd: I2C, loc: B19}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: A17}
    - !!python/object:platform.Pin {iostd: I2C, loc: B17}
    - !!python/object:platform.Pin {iostd: I2C, loc: D20}
    - !!python/object:platform.Pin {iostd: I2C, loc: H18}
    - !!python/object:platform.Pin {iostd: I2C, loc: ''}
    - !!python/object:platform.Pin {iostd: I2C, loc: H17}
    led:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: C13}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: C14}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: D13}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: D14}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: E12}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: E13}
    lmx2581_be:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: F15}
    lmx2581_ce:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: G15}
    lmx2581_clk:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: H16}
    lmx2581_data:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: J15}
    lmx2581_le:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: J16}
    lmx2581_muxout:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: J19}
    mgt_rx_n:
    - !!python/object:platform.Pin {iostd: null, loc: R3}
    - !!python/object:platform.Pin {iostd: null, loc: L3}
    mgt_rx_p:
    - !!python/object:platform.Pin {iostd: null, loc: R4}
    - !!python/object:platform.Pin {iostd: null, loc: L4}
    mgt_tx_n:
    - !!python/object:platform.Pin {iostd: null, loc: P1}
    - !!python/object:platform.Pin {iostd: null, loc: K1}
    mgt_tx_p:
    - !!python/object:platform.Pin {iostd: null, loc: P2}
    - !!python/object:platform.Pin {iostd: null, loc: K2}
    miso:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: K20}
    mosi:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: J20}
    rpi_header:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: E18}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: B16}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: C16}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: J20}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: K20}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: E17}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: G19}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: C17}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: C18}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: C19}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: B19}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: A17}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: B17}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: D20}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: H18}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: ''}
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: H17}
    sclk:
    - !!python/object:platform.Pin {iostd: LVCMOS33, loc: E17}
    sfp_disable:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: U21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: N16}
    spi_flash_csn:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: C23}
    spi_flash_data:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: B24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: A25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: B22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: A22}
    sync_in_n:
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AE25}
    sync_in_p:
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AD25}
    sync_out:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H9}
    sys_clk_n:
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: D10}
    sys_clk_p:
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: E10}
    usb_cts:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: F10}
    usb_rts:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J13}
    usb_rx:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H13}
    usb_tx:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J8}
    xadc_n:
    - !!python/object:platform.Pin {iostd: null, loc: P11}
    xadc_p:
    - !!python/object:platform.Pin {iostd: null, loc: N12}
    zdok0:
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AA23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AB24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: Y25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: Y26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: U24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: U25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: U19}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: U20}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: T24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: T25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: M21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: M22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: M24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: L24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: L22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: K22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: G25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: G26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: Y22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AA22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: Y23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AA24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: V23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: V24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: P21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: P23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: N23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: K25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: K26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: K23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: G21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: G22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: F23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AE23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AF23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AC23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AC24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: W23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: W24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: T22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: T23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R18}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: P18}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: N18}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: M19}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: N19}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: M20}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: G24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: F24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: D23}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: D24}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AE22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AF22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AB26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: AC26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: V21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: W21}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: U17}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: T17}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R16}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: R17}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: P19}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: P20}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: P16}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: N17}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: J26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: H26}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: E25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: D25}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: F22}
    - !!python/object:platform.Pin {iostd: LVCMOS25, loc: E23}
    zdok0_n:
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AB24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: Y26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: U25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: U20}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: T25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: M22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: L24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: K22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: J25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: G26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AA22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AA24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: V24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: R23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: P21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: N23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: K26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: J23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: G21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: F23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AF23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AC24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: W24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: T23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: P18}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: M19}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: M20}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: H22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: F24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: D24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AF22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AC26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: W21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: T17}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: R17}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: P20}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: N17}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: H26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: D25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: E23}
    zdok0_p:
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AA23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: Y25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: U24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: U19}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: T24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: M21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: M24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: L22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: J24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: G25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: Y22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: Y23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: V23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: R22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: R21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: P23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: K25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: K23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: H21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: G22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AE23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AC23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: W23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: T22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: R18}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: N18}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: N19}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: J21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: G24}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: D23}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AE22}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: AB26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: V21}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: U17}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: R16}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: P19}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: P16}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: J26}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: E25}
    - !!python/object:platform.Pin {iostd: LVDS_25, loc: F22}
  platform_name: snap
  raw_constraints:
  - !!python/object:castro.RawConstraint {raw: 'set_clock_groups -name async_sysclk_adcclk
      -asynchronous -group [get_clocks -include_generated_clocks adc_clk] -group [get_clocks
      -include_generated_clocks sys_clk0_dcm]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_multicycle_path -from [get_clocks
      -include_generated_clocks adc_clk] -to [get_clocks -include_generated_clocks
      sys_clk0_dcm] 3

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_multicycle_path -from [get_clocks
      -include_generated_clocks adc_clk] -to [get_clocks -include_generated_clocks
      sys_clk0_dcm] -hold 2

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property CONFIG_VOLTAGE 2.5 [current_design]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property CFGBVS VCCO [current_design]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property BITSTREAM.CONFIG.CONFIGRATE
      33 [current_design]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property BITSTREAM.CONFIG.SPI_BUSWIDTH
      4 [current_design]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR
      Yes [current_design]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property BITSTREAM.CONFIG.TIMER_CFG
      2000000 [current_design]

      '}
  - !!python/object:castro.RawConstraint {raw: 'set_property BITSTREAM.CONFIG.CONFIGFALLBACK
      ENABLE [current_design]

      '}
  synth_tool: ''
  temp_fpga_model: ''
  temp_quartus_qsf_files: []
  vendor_constraints_files: ''
version: 0.0.0
