Analysis & Synthesis report for top
Sun Dec 18 23:00:08 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated
 16. Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated
 17. Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER
 18. Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER
 19. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0
 20. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"
 23. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"
 24. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV"
 25. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 18 23:00:07 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 34274                                       ;
; Total pins                      ; 122                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.51        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.5%      ;
;     Processor 3            ;  43.5%      ;
;     Processor 4            ;  21.8%      ;
;     Processor 5            ;  21.8%      ;
;     Processor 6            ;  21.6%      ;
;     Processor 7            ;  21.5%      ;
;     Processor 8            ;  21.5%      ;
;     Processor 9            ;  21.5%      ;
;     Processor 10           ;   5.5%      ;
;     Processor 11           ;   5.5%      ;
;     Processor 12           ;   4.8%      ;
;     Processor 13           ;   4.8%      ;
;     Processor 14           ;   4.8%      ;
;     Processor 15           ;   4.7%      ;
;     Processor 16           ;   4.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; ../../design/display_static_digit.sv           ; yes             ; User SystemVerilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/display_static_digit.sv              ;         ;
; top.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv                 ;         ;
; ../../design/yrv_csr.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v                            ;         ;
; ../../design/yrv_int.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/yrv_int.v                            ;         ;
; ../../design/yrv_cpu.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v                            ;         ;
; ../../design/yrv_top.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v                            ;         ;
; ../../design/serial_rx.v                       ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/serial_rx.v                          ;         ;
; ../../design/serial_tx.v                       ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/serial_tx.v                          ;         ;
; ../../design/serial_top.v                      ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v                         ;         ;
; ../../design/boot_hex_parser.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv                   ;         ;
; ../../design/boot_uart_receiver.sv             ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv                ;         ;
; ../../design/yrv_mcu.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v                            ;         ;
; /quartus/ann/yrv-plus/plus/design/define_dec.v ; yes             ; Auto-Found Verilog HDL File        ; /quartus/ann/yrv-plus/plus/design/define_dec.v                           ;         ;
; /quartus/ann/yrv-plus/plus/design/define_csr.v ; yes             ; Auto-Found Verilog HDL File        ; /quartus/ann/yrv-plus/plus/design/define_csr.v                           ;         ;
; /quartus/ann/yrv-plus/plus/design/define_ec.v  ; yes             ; Auto-Found Verilog HDL File        ; /quartus/ann/yrv-plus/plus/design/define_ec.v                            ;         ;
; /quartus/ann/yrv-plus/plus/design/yrv_opt.v    ; yes             ; Auto-Found Verilog HDL File        ; /quartus/ann/yrv-plus/plus/design/yrv_opt.v                              ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal191.inc                                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/aglobal191.inc                ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_qvp1.tdf                         ; yes             ; Auto-Generated Megafunction        ; E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/db/altsyncram_qvp1.tdf ;         ;
+------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 24078         ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 18020         ;
;     -- 7 input functions                    ; 47            ;
;     -- 6 input functions                    ; 11849         ;
;     -- 5 input functions                    ; 756           ;
;     -- 4 input functions                    ; 537           ;
;     -- <=3 input functions                  ; 4831          ;
;                                             ;               ;
; Dedicated logic registers                   ; 34274         ;
;                                             ;               ;
; I/O pins                                    ; 122           ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 2048          ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; muxed_clk_raw ;
; Maximum fan-out                             ; 34269         ;
; Total fan-out                               ; 197094        ;
; Average fan-out                             ; 3.74          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top                                            ; 18020 (151)         ; 34274 (69)                ; 2048              ; 0          ; 122  ; 0            ; |top                                                                                                    ; top                  ; work         ;
;    |display_static_digit:gen[4].i_digit|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|display_static_digit:gen[4].i_digit                                                                ; display_static_digit ; work         ;
;    |display_static_digit:gen[5].i_digit|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|display_static_digit:gen[5].i_digit                                                                ; display_static_digit ; work         ;
;    |yrv_mcu:i_yrv_mcu|                          ; 17855 (15271)       ; 34205 (32934)             ; 2048              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu                                                                                  ; yrv_mcu              ; work         ;
;       |boot_hex_parser:BOOT_HEX_PARSER|         ; 69 (69)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER                                                  ; boot_hex_parser      ; work         ;
;       |boot_uart_receiver:BOOT_UART_RECEIVER|   ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER                                            ; boot_uart_receiver   ; work         ;
;       |serial_top:SERIAL|                       ; 95 (19)             ; 75 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL                                                                ; serial_top           ; work         ;
;          |serial_rx:RXCV|                       ; 46 (46)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV                                                 ; serial_rx            ; work         ;
;          |serial_tx:XMIT|                       ; 30 (30)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT                                                 ; serial_tx            ; work         ;
;       |yrv_top:YRV|                             ; 2381 (0)            ; 1094 (0)                  ; 2048              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV                                                                      ; yrv_top              ; work         ;
;          |yrv_cpu:CPU|                          ; 2309 (2309)         ; 934 (934)                 ; 2048              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU                                                          ; yrv_cpu              ; work         ;
;             |altsyncram:regf_mem_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_qvp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated ; altsyncram_qvp1      ; work         ;
;             |altsyncram:regf_mem_rtl_1|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1                                ; altsyncram           ; work         ;
;                |altsyncram_qvp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated ; altsyncram_qvp1      ; work         ;
;          |yrv_csr:CSR|                          ; 64 (64)             ; 155 (155)                 ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR                                                          ; yrv_csr              ; work         ;
;          |yrv_int:INT|                          ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT                                                          ; yrv_int              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; yrv_mcu:i_yrv_mcu|port4_reg[0..15]                                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|port5_reg[0..15]                                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|out_address[0,1] ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|msip_reg                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mtip_reg                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[0]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mlip_reg[4..15]          ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|rdymask_reg              ; Lost fanout                            ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_int                  ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_5_reg[1]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[0,1]           ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mli_5_reg[2..4]          ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[1]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[2]             ; Lost fanout                            ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_type[1]              ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmiip_reg                ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmi_5_reg                ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|iack_nmi                 ; Lost fanout                            ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[4]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmip_reg                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 65                             ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                  ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[0] ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[1], ;
;                                                        ; due to stuck port data_in ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[2], ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmiip_reg,    ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmi_5_reg,    ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|iack_nmi      ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mlip_reg[15] ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mli_5_reg[3], ;
;                                                        ; due to stuck port data_in ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mli_5_reg[2]  ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_int      ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_5_reg[1], ;
;                                                        ; due to stuck port data_in ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_type[1]   ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|msip_reg     ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[0]  ;
;                                                        ; due to stuck port data_in ;                                                         ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mtip_reg     ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[1]  ;
;                                                        ; due to stuck port data_in ;                                                         ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[4] ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmip_reg      ;
;                                                        ; due to stuck port data_in ;                                                         ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34274 ;
; Number of registers using Synchronous Clear  ; 199   ;
; Number of registers using Synchronous Load   ; 138   ;
; Number of registers using Asynchronous Clear ; 1295  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34112 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_1_reg[9]                ; 3       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_2_reg[9]                ; 2       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_type_reg[1]             ; 69      ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_5_reg[9]                ; 4       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR|mtvec_reg[8]               ; 2       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_4_reg[9]                ; 2       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR|mpie_reg                   ; 2       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|idle_r       ; 3       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_ainc_reg[1]             ; 1       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_3_reg[9]                ; 2       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|rx_sync      ; 3       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|prev_rx_sync ; 2       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|rx_sync1     ; 1       ;
; Total number of inverted registers = 13                              ;         ;
+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                    ;
+---------------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                             ; Type ;
+---------------------------------------------------------------+----------------------------------------------------------+------+
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src1_4_rdata[0..31] ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_0 ; RAM  ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src2_4_rdata[0..31] ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_1 ; RAM  ;
+---------------------------------------------------------------+----------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|mem_ble_reg[0]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|mem_ble_reg[3]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|timeout_counter[17] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|timeout_counter[8]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|inst_3_reg[18]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|out_data[3]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV|shft_reg[1]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV|divider_reg[2]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT|divider_reg[2]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|counter[7]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|counter[9]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|counter[6]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|ser_divcnt[3]                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|shifted_1[4]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|nibble_counter[2]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT|shft_reg[0]        ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mem_wdata[9]                ;
; 1024:1             ; 32 bits   ; 21824 LEs     ; 21824 LEs            ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|mem_rdata[23]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux31                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux31                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mem_addr[13]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mem_addr[31]                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mem_addr[8]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mcu_rdata[31]                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dst_6_data[14]              ;
; 16:1               ; 26 bits   ; 260 LEs       ; 156 LEs              ; 104 LEs                ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux224                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux4                        ;
; 6:1                ; 28 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mcu_rdata[1]                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Selector10                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux13                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux23                       ;
; 7:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |top|Selector19                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux29                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src2_5_reg[27]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src1_5_reg[31]              ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|imm_4_reg[3]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|opc[1]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|e_c1                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_ph_reg[3]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_ph_reg[1]                ;
; 3:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_addr_reg[15]             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[13]              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[15]              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[20]              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[19]              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[5]               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[6]               ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[28]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mcause_irq[1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|alu_5_bim[29]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shamt_5_out[4]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux121                      ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux121                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux121                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux121                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux121                      ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux159                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux152                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux152                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux152                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux152                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux152                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pack_5_out[29]              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pack_5_out[2]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pack_5_out[9]               ;
; 16:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux246                      ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|addr_out[20]                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|addr_out[6]                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|addr_out[2]                 ;
; 11:1               ; 18 bits   ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shfl_5_out[29]              ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shfl_5_out[4]               ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shfl_5_out[11]              ;
; 9:1                ; 31 bits   ; 186 LEs       ; 186 LEs              ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Selector123                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; clk_frequency  ; 50000000 ; Signed Integer                                                           ;
; baud_rate      ; 115200   ; Signed Integer                                                           ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER ;
+--------------------+----------+----------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                           ;
+--------------------+----------+----------------------------------------------------------------+
; address_width      ; 12       ; Signed Integer                                                 ;
; data_width         ; 32       ; Signed Integer                                                 ;
; char_width         ; 8        ; Signed Integer                                                 ;
; clk_frequency      ; 50000000 ; Signed Integer                                                 ;
; timeout_in_seconds ; 1        ; Signed Integer                                                 ;
+--------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qvp1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qvp1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                   ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cycle_ov   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instret_ov ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV"  ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; csr_achk      ; Output ; Info     ; Explicitly unconnected ;
; csr_addr      ; Output ; Info     ; Explicitly unconnected ;
; csr_read      ; Output ; Info     ; Explicitly unconnected ;
; csr_wdata     ; Output ; Info     ; Explicitly unconnected ;
; csr_write     ; Output ; Info     ; Explicitly unconnected ;
; ebrk_inst     ; Output ; Info     ; Explicitly unconnected ;
; mem_lock      ; Output ; Info     ; Explicitly unconnected ;
; timer_en      ; Output ; Info     ; Explicitly unconnected ;
; brk_req       ; Input  ; Info     ; Stuck at GND           ;
; bus_32        ; Input  ; Info     ; Stuck at VCC           ;
; csr_ok_ext    ; Input  ; Info     ; Stuck at GND           ;
; csr_rdata     ; Input  ; Info     ; Stuck at GND           ;
; dbg_req       ; Input  ; Info     ; Stuck at GND           ;
; halt_reg      ; Input  ; Info     ; Stuck at GND           ;
; hw_id         ; Input  ; Info     ; Stuck at GND           ;
; li_req[15..4] ; Input  ; Info     ; Stuck at GND           ;
; mem_ready     ; Input  ; Info     ; Stuck at VCC           ;
; sw_req        ; Input  ; Info     ; Stuck at GND           ;
; timer_match   ; Input  ; Info     ; Stuck at GND           ;
; timer_rdata   ; Input  ; Info     ; Stuck at GND           ;
+---------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu"                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; port0_reg[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port1_reg[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port2_reg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port3_reg[7..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ser_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ser_txd          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nmi_req          ; Input  ; Info     ; Stuck at GND                                                                        ;
; port4_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; port5_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ser_rxd          ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_lock         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_write        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_trans        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_ble          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_addr[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 34274                       ;
;     CLR               ; 84                          ;
;     CLR SCLR          ; 24                          ;
;     ENA               ; 32907                       ;
;     ENA CLR           ; 921                         ;
;     ENA CLR SCLR      ; 140                         ;
;     ENA CLR SLD       ; 126                         ;
;     ENA SCLR          ; 18                          ;
;     SCLR              ; 5                           ;
;     SCLR SLD          ; 12                          ;
;     plain             ; 37                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 18022                       ;
;     arith             ; 294                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 187                         ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 34                          ;
;     extend            ; 47                          ;
;         7 data inputs ; 47                          ;
;     normal            ; 17681                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 4460                        ;
;         4 data inputs ; 481                         ;
;         5 data inputs ; 722                         ;
;         6 data inputs ; 11849                       ;
; boundary_port         ; 122                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.60                       ;
; Average LUT depth     ; 5.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Dec 18 22:56:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/ann/yrv-plus/plus/design/display_static_digit.sv
    Info (12023): Found entity 1: display_static_digit File: E:/quartus/ANN/yrv-plus/Plus/design/display_static_digit.sv Line: 1
Warning (12125): Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project
    Info (12023): Found entity 1: yrv_csr File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v Line: 21
    Info (12023): Found entity 2: yrv_int File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_int.v Line: 21
    Info (12023): Found entity 3: yrv_cpu File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 21
    Info (12023): Found entity 4: yrv_top File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v Line: 58
    Info (12023): Found entity 5: serial_rx File: E:/quartus/ANN/yrv-plus/Plus/design/serial_rx.v Line: 21
    Info (12023): Found entity 6: serial_tx File: E:/quartus/ANN/yrv-plus/Plus/design/serial_tx.v Line: 21
    Info (12023): Found entity 7: serial_top File: E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v Line: 21
    Info (12023): Found entity 8: boot_hex_parser File: E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv Line: 1
    Info (12023): Found entity 9: boot_uart_receiver File: E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv Line: 1
    Info (12023): Found entity 10: yrv_mcu File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 47
    Info (12023): Found entity 11: top File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 6
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "yrv_mcu" for hierarchy "yrv_mcu:i_yrv_mcu" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 115
Warning (10036): Verilog HDL or VHDL warning at yrv_mcu.v(223): object "boot_valid_reg" assigned a value but never read File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 223
Warning (10034): Output port "extra_debug_data" at yrv_mcu.v(90) has no driver File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 90
Warning (10034): Output port "mem_lock" at yrv_mcu.v(83) has no driver File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 83
Info (12128): Elaborating entity "yrv_top" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 166
Info (12128): Elaborating entity "yrv_cpu" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at yrv_cpu.v(208): object "ldpc_2_reg" assigned a value but never read File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 208
Warning (10230): Verilog HDL assignment warning at yrv_cpu.v(1357): truncated value with size 63 to match size of target (32) File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1357
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1352): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1352
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1353): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1353
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1354): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1354
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1355): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1355
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1356): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1356
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1357): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1357
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1358): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1358
Warning (10209): Verilog HDL Case Statement warning at yrv_cpu.v(1349): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v Line: 1349
Info (12128): Elaborating entity "yrv_csr" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at yrv_csr.v(69): object "ccount_en" assigned a value but never read File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at yrv_csr.v(71): object "icount_en" assigned a value but never read File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v Line: 71
Info (12128): Elaborating entity "yrv_int" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v Line: 188
Info (12128): Elaborating entity "boot_uart_receiver" for hierarchy "yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 188
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(61): truncated value with size 32 to match size of target (10) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv Line: 61
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(111): truncated value with size 32 to match size of target (10) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv Line: 111
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(121): truncated value with size 32 to match size of target (10) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv Line: 121
Info (12128): Elaborating entity "boot_hex_parser" for hierarchy "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 221
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(32): truncated value with size 32 to match size of target (26) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv Line: 32
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(61): truncated value with size 8 to match size of target (4) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv Line: 61
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(68): truncated value with size 32 to match size of target (4) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv Line: 68
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(70): truncated value with size 32 to match size of target (4) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv Line: 70
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(127): truncated value with size 32 to match size of target (12) File: E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv Line: 127
Info (12128): Elaborating entity "serial_top" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL" File: E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v Line: 375
Info (12128): Elaborating entity "serial_rx" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV" File: E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v Line: 88
Info (12128): Elaborating entity "serial_tx" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT" File: E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v Line: 93
Info (12128): Elaborating entity "display_static_digit" for hierarchy "display_static_digit:gen[0].i_digit" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 164
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer muxed_clk_raw File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 60
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0"
Info (12133): Instantiated megafunction "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvp1.tdf
    Info (12023): Found entity 1: altsyncram_qvp1 File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/db/altsyncram_qvp1.tdf Line: 28
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "gpio[34]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "gpio[19]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[20]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[21]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[22]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[7]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[8]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[9]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[10]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[31]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[32]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[27]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[28]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[29]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[30]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[23]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[24]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[25]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[26]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[15]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[16]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[17]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[18]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[11]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[12]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[13]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[14]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[3]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[4]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[5]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[6]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[0]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[1]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[2]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
    Warning (13040): bidirectional pin "gpio[33]" has no driver File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "gpio[35]" is fed by GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex5[7]" is stuck at VCC File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 20
    Warning (13410): Pin "vga_hs" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 22
    Warning (13410): Pin "vga_r[3]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 24
    Warning (13410): Pin "vga_g[0]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 25
    Warning (13410): Pin "vga_g[1]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 25
    Warning (13410): Pin "vga_g[2]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 25
    Warning (13410): Pin "vga_b[3]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 26
    Warning (13410): Pin "vga_g[3]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 25
    Warning (13410): Pin "vga_b[0]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 26
    Warning (13410): Pin "vga_b[1]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 26
    Warning (13410): Pin "vga_b[2]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 26
    Warning (13410): Pin "vga_vs" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 23
    Warning (13410): Pin "vga_r[0]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 24
    Warning (13410): Pin "vga_r[1]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 24
    Warning (13410): Pin "vga_r[2]" is stuck at GND File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 24
    Warning (13410): Pin "hex4[7]" is stuck at VCC File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "max10_clk2_50" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 9
    Warning (15610): No output dependent on input pin "key[0]" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 11
    Warning (15610): No output dependent on input pin "key[1]" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 11
    Warning (15610): No output dependent on input pin "sw[7]" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 12
    Warning (15610): No output dependent on input pin "sw[8]" File: E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv Line: 12
Info (21057): Implemented 51894 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 72 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 51708 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 5340 megabytes
    Info: Processing ended: Sun Dec 18 23:00:08 2022
    Info: Elapsed time: 00:03:10
    Info: Total CPU time (on all processors): 00:05:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/output_files/top.map.smsg.


