12:56:10 INFO  : Registering command handlers for Vitis TCF services
12:56:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:56:12 INFO  : Platform repository initialization has completed.
12:56:13 INFO  : XSCT server has started successfully.
12:56:13 INFO  : Successfully done setting XSCT server connection channel  
12:56:15 INFO  : plnx-install-location is set to ''
12:56:15 INFO  : Successfully done setting workspace for the tool. 
12:56:15 INFO  : Successfully done query RDI_DATADIR 
12:56:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:56:38 INFO  : Registering command handlers for Vitis TCF services
12:56:40 INFO  : XSCT server has started successfully.
12:56:40 INFO  : Successfully done setting XSCT server connection channel  
12:56:40 INFO  : plnx-install-location is set to ''
12:56:40 INFO  : Successfully done query RDI_DATADIR 
12:56:40 INFO  : Successfully done setting workspace for the tool. 
12:56:40 INFO  : Platform repository initialization has completed.
12:57:29 INFO  : Platform 'pr_led' is added to custom repositories.
12:58:52 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
12:58:52 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
12:58:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:59:34 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
12:59:34 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm;simple_axis_dma_hw|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/simple_axis_dma_hw.xpfm
13:00:41 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:32 INFO  : 'jtag frequency' command is executed.
13:01:32 INFO  : Context for 'APU' is selected.
13:01:32 INFO  : System reset is completed.
13:01:35 INFO  : 'after 3000' command is executed.
13:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:01:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:01:38 INFO  : Context for 'APU' is selected.
13:01:38 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:38 INFO  : Context for 'APU' is selected.
13:01:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:01:38 INFO  : 'ps7_init' command is executed.
13:01:38 INFO  : 'ps7_post_config' command is executed.
13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : 'con' command is executed.
13:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:02:15 INFO  : Disconnected from the channel tcfchan#3.
13:03:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
13:03:45 INFO  : XSCT server has started successfully.
13:03:45 INFO  : plnx-install-location is set to ''
13:03:45 INFO  : Successfully done setting XSCT server connection channel  
13:03:45 INFO  : Successfully done setting workspace for the tool. 
13:03:48 INFO  : Platform repository initialization has completed.
13:03:48 INFO  : Successfully done query RDI_DATADIR 
13:03:49 INFO  : Registering command handlers for Vitis TCF services
13:04:40 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:04:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa is already opened

13:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:55 INFO  : 'jtag frequency' command is executed.
13:04:55 INFO  : Context for 'APU' is selected.
13:04:56 INFO  : System reset is completed.
13:04:59 INFO  : 'after 3000' command is executed.
13:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:05:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:05:01 INFO  : Context for 'APU' is selected.
13:05:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:01 INFO  : Context for 'APU' is selected.
13:05:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:05:01 INFO  : 'ps7_init' command is executed.
13:05:01 INFO  : 'ps7_post_config' command is executed.
13:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:02 INFO  : 'con' command is executed.
13:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:05:09 INFO  : Disconnected from the channel tcfchan#2.
13:07:56 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa is already opened

13:09:41 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
13:09:41 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm;simple_axis_dma_hw|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/simple_axis_dma_hw.xpfm
13:09:41 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:10:47 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:11:02 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:14:30 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:14:51 INFO  : 'jtag frequency' command is executed.
13:14:51 INFO  : Context for 'APU' is selected.
13:14:51 INFO  : System reset is completed.
13:14:54 INFO  : 'after 3000' command is executed.
13:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:14:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:14:57 INFO  : Context for 'APU' is selected.
13:14:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:57 INFO  : Context for 'APU' is selected.
13:14:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:14:57 INFO  : 'ps7_init' command is executed.
13:14:57 INFO  : 'ps7_post_config' command is executed.
13:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:58 INFO  : 'con' command is executed.
13:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:14:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:15:16 INFO  : Disconnected from the channel tcfchan#9.
13:15:32 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:47 INFO  : 'jtag frequency' command is executed.
13:15:47 INFO  : Context for 'APU' is selected.
13:15:47 INFO  : System reset is completed.
13:15:50 INFO  : 'after 3000' command is executed.
13:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:15:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:15:53 INFO  : Context for 'APU' is selected.
13:15:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:53 INFO  : Context for 'APU' is selected.
13:15:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:15:53 INFO  : 'ps7_init' command is executed.
13:15:53 INFO  : 'ps7_post_config' command is executed.
13:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:54 INFO  : 'con' command is executed.
13:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:15:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:16:41 INFO  : Disconnected from the channel tcfchan#11.
13:16:47 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:17:04 INFO  : 'jtag frequency' command is executed.
13:17:04 INFO  : Context for 'APU' is selected.
13:17:04 INFO  : System reset is completed.
13:17:07 INFO  : 'after 3000' command is executed.
13:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:17:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:17:10 INFO  : Context for 'APU' is selected.
13:17:10 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:17:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:10 INFO  : Context for 'APU' is selected.
13:17:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:17:10 INFO  : 'ps7_init' command is executed.
13:17:10 INFO  : 'ps7_post_config' command is executed.
13:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:11 INFO  : 'con' command is executed.
13:17:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:17:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:17:27 INFO  : Disconnected from the channel tcfchan#13.
13:17:37 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:17:49 INFO  : 'jtag frequency' command is executed.
13:17:49 INFO  : Context for 'APU' is selected.
13:17:49 INFO  : System reset is completed.
13:17:52 INFO  : 'after 3000' command is executed.
13:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:17:55 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:17:55 INFO  : Context for 'APU' is selected.
13:17:55 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:55 INFO  : Context for 'APU' is selected.
13:17:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:17:56 INFO  : 'ps7_init' command is executed.
13:17:56 INFO  : 'ps7_post_config' command is executed.
13:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:56 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:57 INFO  : 'con' command is executed.
13:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:17:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:18:45 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:19:01 INFO  : Disconnected from the channel tcfchan#15.
13:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:03 INFO  : 'jtag frequency' command is executed.
13:19:03 INFO  : Context for 'APU' is selected.
13:19:03 INFO  : System reset is completed.
13:19:06 INFO  : 'after 3000' command is executed.
13:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:19:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:19:08 INFO  : Context for 'APU' is selected.
13:19:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:08 INFO  : Context for 'APU' is selected.
13:19:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:19:08 INFO  : 'ps7_init' command is executed.
13:19:08 INFO  : 'ps7_post_config' command is executed.
13:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:09 INFO  : 'con' command is executed.
13:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:19:30 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:20:39 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:20:48 INFO  : Disconnected from the channel tcfchan#17.
13:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:48 INFO  : 'jtag frequency' command is executed.
13:20:48 INFO  : Context for 'APU' is selected.
13:20:48 INFO  : System reset is completed.
13:20:51 INFO  : 'after 3000' command is executed.
13:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:20:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:20:54 INFO  : Context for 'APU' is selected.
13:20:54 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:54 INFO  : Context for 'APU' is selected.
13:20:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:20:54 INFO  : 'ps7_init' command is executed.
13:20:54 INFO  : 'ps7_post_config' command is executed.
13:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:54 INFO  : 'con' command is executed.
13:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:23:36 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:23:47 INFO  : Disconnected from the channel tcfchan#20.
13:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:51 INFO  : 'jtag frequency' command is executed.
13:23:51 INFO  : Context for 'APU' is selected.
13:23:51 INFO  : System reset is completed.
13:23:54 INFO  : 'after 3000' command is executed.
13:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:23:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:23:56 INFO  : Context for 'APU' is selected.
13:23:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:56 INFO  : Context for 'APU' is selected.
13:23:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:23:57 INFO  : 'ps7_init' command is executed.
13:23:57 INFO  : 'ps7_post_config' command is executed.
13:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:57 INFO  : 'con' command is executed.
13:23:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:24:12 INFO  : Disconnected from the channel tcfchan#22.
13:34:12 INFO  : Hardware specification for platform project 'simple_axis_dma_hw' is updated.
13:34:19 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
13:34:19 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm;simple_axis_dma_hw|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/simple_axis_dma_hw.xpfm
13:34:25 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:34:26 INFO  : The hardware specfication used by project 'simple_axis_dma_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:34:26 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
13:34:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\bitstream' in project 'simple_axis_dma_sw'.
13:34:26 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:34:31 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\psinit' in project 'simple_axis_dma_sw'.
13:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:40 INFO  : 'jtag frequency' command is executed.
13:34:40 INFO  : Context for 'APU' is selected.
13:34:40 INFO  : System reset is completed.
13:34:43 INFO  : 'after 3000' command is executed.
13:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:34:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:34:45 INFO  : Context for 'APU' is selected.
13:34:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:34:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:45 INFO  : Context for 'APU' is selected.
13:34:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:34:46 INFO  : 'ps7_init' command is executed.
13:34:46 INFO  : 'ps7_post_config' command is executed.
13:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:46 INFO  : 'con' command is executed.
13:34:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:35:02 INFO  : Disconnected from the channel tcfchan#25.
13:35:23 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:35:36 INFO  : 'jtag frequency' command is executed.
13:35:36 INFO  : Context for 'APU' is selected.
13:35:36 INFO  : System reset is completed.
13:35:39 INFO  : 'after 3000' command is executed.
13:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:35:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:35:41 INFO  : Context for 'APU' is selected.
13:35:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:41 INFO  : Context for 'APU' is selected.
13:35:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:35:42 INFO  : 'ps7_init' command is executed.
13:35:42 INFO  : 'ps7_post_config' command is executed.
13:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:42 INFO  : 'con' command is executed.
13:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:38:49 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:38:54 INFO  : Disconnected from the channel tcfchan#27.
13:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:55 INFO  : 'jtag frequency' command is executed.
13:38:55 INFO  : Context for 'APU' is selected.
13:38:55 INFO  : System reset is completed.
13:38:58 INFO  : 'after 3000' command is executed.
13:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:39:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:39:00 INFO  : Context for 'APU' is selected.
13:39:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:00 INFO  : Context for 'APU' is selected.
13:39:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:39:01 INFO  : 'ps7_init' command is executed.
13:39:01 INFO  : 'ps7_post_config' command is executed.
13:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:01 INFO  : 'con' command is executed.
13:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:49:04 INFO  : Hardware specification for platform project 'simple_axis_dma_hw' is updated.
13:49:11 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
13:49:11 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm;simple_axis_dma_hw|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/simple_axis_dma_hw.xpfm
13:49:23 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:49:24 INFO  : The hardware specfication used by project 'simple_axis_dma_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:49:24 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
13:49:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\bitstream' in project 'simple_axis_dma_sw'.
13:49:24 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:49:30 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\simple_axis_dma_sw\_ide\psinit' in project 'simple_axis_dma_sw'.
13:49:46 INFO  : Disconnected from the channel tcfchan#29.
13:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:49:47 INFO  : 'jtag frequency' command is executed.
13:49:47 INFO  : Context for 'APU' is selected.
13:49:47 INFO  : System reset is completed.
13:49:50 INFO  : 'after 3000' command is executed.
13:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:49:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:49:52 INFO  : Context for 'APU' is selected.
13:49:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:49:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:52 INFO  : Context for 'APU' is selected.
13:49:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:49:53 INFO  : 'ps7_init' command is executed.
13:49:53 INFO  : 'ps7_post_config' command is executed.
13:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:53 INFO  : 'con' command is executed.
13:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:50:56 INFO  : Disconnected from the channel tcfchan#32.
13:52:23 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:32 INFO  : 'jtag frequency' command is executed.
13:52:32 INFO  : Context for 'APU' is selected.
13:52:32 INFO  : System reset is completed.
13:52:35 INFO  : 'after 3000' command is executed.
13:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:52:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:52:37 INFO  : Context for 'APU' is selected.
13:52:37 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:37 INFO  : Context for 'APU' is selected.
13:52:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:52:38 INFO  : 'ps7_init' command is executed.
13:52:38 INFO  : 'ps7_post_config' command is executed.
13:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:38 INFO  : 'con' command is executed.
13:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:52:49 INFO  : Disconnected from the channel tcfchan#34.
13:52:55 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:04 INFO  : 'jtag frequency' command is executed.
13:53:04 INFO  : Context for 'APU' is selected.
13:53:04 INFO  : System reset is completed.
13:53:07 INFO  : 'after 3000' command is executed.
13:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:09 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:53:09 INFO  : Context for 'APU' is selected.
13:53:09 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:09 INFO  : Context for 'APU' is selected.
13:53:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:53:09 INFO  : 'ps7_init' command is executed.
13:53:09 INFO  : 'ps7_post_config' command is executed.
13:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:10 INFO  : 'con' command is executed.
13:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:10 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:55:19 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:55:30 INFO  : Disconnected from the channel tcfchan#36.
13:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:30 INFO  : 'jtag frequency' command is executed.
13:55:30 INFO  : Context for 'APU' is selected.
13:55:30 INFO  : System reset is completed.
13:55:33 INFO  : 'after 3000' command is executed.
13:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:55:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:55:35 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:36 INFO  : Context for 'APU' is selected.
13:55:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:55:36 INFO  : 'ps7_init' command is executed.
13:55:36 INFO  : 'ps7_post_config' command is executed.
13:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:36 INFO  : 'con' command is executed.
13:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:55:51 INFO  : Disconnected from the channel tcfchan#38.
13:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:52 INFO  : 'jtag frequency' command is executed.
13:55:52 INFO  : Context for 'APU' is selected.
13:55:52 INFO  : System reset is completed.
13:55:55 INFO  : 'after 3000' command is executed.
13:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:55:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:55:57 INFO  : Context for 'APU' is selected.
13:55:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:58 INFO  : Context for 'APU' is selected.
13:55:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:55:58 INFO  : 'ps7_init' command is executed.
13:55:58 INFO  : 'ps7_post_config' command is executed.
13:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:58 INFO  : 'con' command is executed.
13:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:56:25 INFO  : Disconnected from the channel tcfchan#39.
13:56:27 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:56:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
13:56:59 INFO  : XSCT server has started successfully.
13:56:59 INFO  : plnx-install-location is set to ''
13:56:59 INFO  : Successfully done setting XSCT server connection channel  
13:57:00 INFO  : Successfully done setting workspace for the tool. 
13:57:02 INFO  : Platform repository initialization has completed.
13:57:03 INFO  : Successfully done query RDI_DATADIR 
13:57:03 INFO  : Registering command handlers for Vitis TCF services
13:57:23 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
13:57:23 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm;simple_axis_dma_hw|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/simple_axis_dma_hw.xpfm
13:57:23 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:30 INFO  : 'jtag frequency' command is executed.
13:57:30 INFO  : Context for 'APU' is selected.
13:57:30 INFO  : System reset is completed.
13:57:33 INFO  : 'after 3000' command is executed.
13:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:57:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:57:35 INFO  : Context for 'APU' is selected.
13:57:35 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:35 INFO  : Context for 'APU' is selected.
13:57:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:57:36 INFO  : 'ps7_init' command is executed.
13:57:36 INFO  : 'ps7_post_config' command is executed.
13:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:36 INFO  : 'con' command is executed.
13:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:58:21 INFO  : Disconnected from the channel tcfchan#3.
14:02:32 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
14:02:48 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
14:03:13 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
14:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:38 INFO  : 'jtag frequency' command is executed.
14:03:38 INFO  : Context for 'APU' is selected.
14:03:38 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
14:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:03:38 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
14:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:47 INFO  : 'jtag frequency' command is executed.
14:03:47 INFO  : Context for 'APU' is selected.
14:03:47 INFO  : System reset is completed.
14:03:50 INFO  : 'after 3000' command is executed.
14:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:03:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
14:03:53 INFO  : Context for 'APU' is selected.
14:03:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
14:03:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:53 INFO  : Context for 'APU' is selected.
14:03:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
14:03:53 INFO  : 'ps7_init' command is executed.
14:03:53 INFO  : 'ps7_post_config' command is executed.
14:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:54 INFO  : 'con' command is executed.
14:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
14:04:54 INFO  : Disconnected from the channel tcfchan#7.
14:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:54 INFO  : 'jtag frequency' command is executed.
14:04:54 INFO  : Context for 'APU' is selected.
14:04:54 INFO  : System reset is completed.
14:04:57 INFO  : 'after 3000' command is executed.
14:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:05:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
14:05:00 INFO  : Context for 'APU' is selected.
14:05:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
14:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:00 INFO  : Context for 'APU' is selected.
14:05:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
14:05:00 INFO  : 'ps7_init' command is executed.
14:05:00 INFO  : 'ps7_post_config' command is executed.
14:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:00 INFO  : 'con' command is executed.
14:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
14:05:06 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
14:05:13 INFO  : Disconnected from the channel tcfchan#8.
14:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:14 INFO  : 'jtag frequency' command is executed.
14:05:14 INFO  : Context for 'APU' is selected.
14:05:14 INFO  : System reset is completed.
14:05:17 INFO  : 'after 3000' command is executed.
14:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:05:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
14:05:19 INFO  : Context for 'APU' is selected.
14:05:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
14:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:19 INFO  : Context for 'APU' is selected.
14:05:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
14:05:19 INFO  : 'ps7_init' command is executed.
14:05:19 INFO  : 'ps7_post_config' command is executed.
14:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:20 INFO  : 'con' command is executed.
14:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
14:05:49 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
14:05:55 INFO  : Disconnected from the channel tcfchan#10.
14:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:56 INFO  : 'jtag frequency' command is executed.
14:05:56 INFO  : Context for 'APU' is selected.
14:05:56 INFO  : System reset is completed.
14:05:59 INFO  : 'after 3000' command is executed.
14:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:06:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
14:06:01 INFO  : Context for 'APU' is selected.
14:06:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
14:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:01 INFO  : Context for 'APU' is selected.
14:06:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
14:06:02 INFO  : 'ps7_init' command is executed.
14:06:02 INFO  : 'ps7_post_config' command is executed.
14:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:02 INFO  : 'con' command is executed.
14:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
14:06:12 INFO  : Disconnected from the channel tcfchan#12.
14:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:12 INFO  : 'jtag frequency' command is executed.
14:06:12 INFO  : Context for 'APU' is selected.
14:06:12 INFO  : System reset is completed.
14:06:15 INFO  : 'after 3000' command is executed.
14:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:06:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
14:06:17 INFO  : Context for 'APU' is selected.
14:06:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
14:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:17 INFO  : Context for 'APU' is selected.
14:06:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
14:06:18 INFO  : 'ps7_init' command is executed.
14:06:18 INFO  : 'ps7_post_config' command is executed.
14:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:18 INFO  : 'con' command is executed.
14:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
14:09:59 INFO  : Disconnected from the channel tcfchan#13.
