// Seed: 3851537735
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri id_11,
    input wor id_12
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    output logic id_4,
    input tri id_5
);
  final id_4 <= 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_3,
      id_3,
      id_5,
      id_3,
      id_2,
      id_5,
      id_5,
      id_3,
      id_1
  );
endmodule
