$comment
	File created using the following command:
		vcd file ssr-verilog.msim.vcd -direction
$end
$date
	Fri Dec 04 21:56:55 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module sistema_alarme_vlg_vec_tst $end
$var reg 1 ! ENABLE $end
$var reg 1 " I $end
$var reg 4 # J [3:0] $end
$var reg 1 $ P $end
$var reg 1 % Y $end
$var wire 1 & A $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - A~output_o $end
$var wire 1 . Y~input_o $end
$var wire 1 / ENABLE~input_o $end
$var wire 1 0 P~input_o $end
$var wire 1 1 J[0]~input_o $end
$var wire 1 2 J[1]~input_o $end
$var wire 1 3 J[2]~input_o $end
$var wire 1 4 J[3]~input_o $end
$var wire 1 5 K|S2~0_combout $end
$var wire 1 6 K|S2~1_combout $end
$var wire 1 7 I~input_o $end
$var wire 1 8 K|S2~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
b0 #
1$
0%
0&
0'
1(
x)
1*
1+
1,
0-
0.
1/
10
01
02
03
04
05
06
07
08
$end
#3000000
0$
00
#5000000
1%
1.
#6000000
1$
10
16
18
1-
1&
#7000000
1"
17
#9000000
0$
00
06
08
0-
0&
#10000000
