-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=4096;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN

0  : 00000000000000000000000000000101;
1  : 00000000000000000000000000000111;
2  : 00000000000000000000000000000010;
3  : 00000000000000000000000000001111;
4  : 00000000000000000000000000001010;
5  : 00000000000000000000000000010000; 
6  : 00000000000000000000000000110000; 
7  : 00000000000000000000000000000001;
8  : 00000000000000000000000011111111; 
9  : 00000000000000000000000001010101; 
10 : 00000000000000000000000000000000;
11 : 00000000000000000000000000000110;
12 : 00000000000000000000000010101011; 
13 : 00000000000000000000000010101101; 
14 : 00000000000000000000000010011001; 
15 : 00000000000000000000000000110011; 
16 : 00000000000000000000000000000001;
17 : 00000000000000000000000000010110; 
18 : 00000000000000000000000000100010; 
19 : 00000000000000000000000001111001;
[20..4095] : 00000000000000000000000000000000;
END;