{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 05:35:16 2015 " "Info: Processing started: Fri Apr 17 05:35:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CSC343_Latches_Flipflop " "Warning: Ignored assignments for entity \"CSC343_Latches_Flipflop\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity CSC343_Latches_Flipflop -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity CSC343_Latches_Flipflop -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity CSC343_Latches_Flipflop -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity CSC343_Latches_Flipflop -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[8\] 0 " "Info: Pin \"Q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[9\] 0 " "Info: Pin \"Q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[10\] 0 " "Info: Pin \"Q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[11\] 0 " "Info: Pin \"Q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[12\] 0 " "Info: Pin \"Q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[13\] 0 " "Info: Pin \"Q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[14\] 0 " "Info: Pin \"Q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[15\] 0 " "Info: Pin \"Q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable. Will not compute fmax for this pin." {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CS " "Info: Assuming node \"CS\" is a latch enable. Will not compute fmax for this pin." {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "SRAM:s16_s0\|Clk " "Info: Detected gated clock \"SRAM:s16_s0\|Clk\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:s16_s0\|Clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WE register SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q register SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q 400.96 MHz 2.494 ns Internal " "Info: Clock \"WE\" has Internal fmax of 400.96 MHz between source register \"SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" and destination register \"SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" (period= 2.494 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.398 ns + Longest register register " "Info: + Longest register to register delay is 0.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q 1 REG LCCOMB_X35_Y1_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 0.398 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q 2 REG LCCOMB_X35_Y1_N16 1 " "Info: 2: + IC(0.248 ns) + CELL(0.150 ns) = 0.398 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.69 % ) " "Info: Total cell delay = 0.150 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.248 ns ( 62.31 % ) " "Info: Total interconnect delay = 0.248 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.248ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.122 ns - Smallest " "Info: - Smallest clock skew is 0.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 4.461 ns + Shortest register " "Info: + Shortest clock path from clock \"WE\" to destination register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.150 ns) 2.019 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { WE SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.855 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.271 ns) 4.461 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q 4 REG LCCOMB_X35_Y1_N16 1 " "Info: 4: + IC(1.335 ns) + CELL(0.271 ns) = 4.461 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 28.76 % ) " "Info: Total cell delay = 1.283 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.178 ns ( 71.24 % ) " "Info: Total interconnect delay = 3.178 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.335ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 4.339 ns - Longest register " "Info: - Longest clock path from clock \"WE\" to source register is 4.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.150 ns) 2.019 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { WE SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.855 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 4.339 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q 4 REG LCCOMB_X35_Y1_N10 1 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 4.339 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 26.78 % ) " "Info: Total cell delay = 1.162 ns ( 26.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.177 ns ( 73.22 % ) " "Info: Total interconnect delay = 3.177 ns ( 73.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.339 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.334ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.335ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.339 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.334ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.971 ns + " "Info: + Micro setup delay of destination is 0.971 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.248ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.335ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.339 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.334ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CS register SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q register SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q 400.96 MHz 2.494 ns Internal " "Info: Clock \"CS\" has Internal fmax of 400.96 MHz between source register \"SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" and destination register \"SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" (period= 2.494 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.398 ns + Longest register register " "Info: + Longest register to register delay is 0.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q 1 REG LCCOMB_X35_Y1_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 0.398 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q 2 REG LCCOMB_X35_Y1_N16 1 " "Info: 2: + IC(0.248 ns) + CELL(0.150 ns) = 0.398 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.69 % ) " "Info: Total cell delay = 0.150 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.248 ns ( 62.31 % ) " "Info: Total interconnect delay = 0.248 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.248ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.122 ns - Smallest " "Info: - Smallest clock skew is 0.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 4.213 ns + Shortest register " "Info: + Shortest clock path from clock \"CS\" to destination register is 4.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_L25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.271 ns) 1.771 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(0.658 ns) + CELL(0.271 ns) = 1.771 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { CS SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.607 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.607 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.271 ns) 4.213 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q 4 REG LCCOMB_X35_Y1_N16 1 " "Info: 4: + IC(1.335 ns) + CELL(0.271 ns) = 4.213 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 32.85 % ) " "Info: Total cell delay = 1.384 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 67.15 % ) " "Info: Total interconnect delay = 2.829 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.335ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 4.091 ns - Longest register " "Info: - Longest clock path from clock \"CS\" to source register is 4.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_L25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.271 ns) 1.771 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(0.658 ns) + CELL(0.271 ns) = 1.771 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { CS SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.607 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.607 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 4.091 ns SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q 4 REG LCCOMB_X35_Y1_N10 1 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 4.091 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 30.87 % ) " "Info: Total cell delay = 1.263 ns ( 30.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.828 ns ( 69.13 % ) " "Info: Total interconnect delay = 2.828 ns ( 69.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.334ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.335ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.334ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.971 ns + " "Info: + Micro setup delay of destination is 0.971 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.398 ns" { SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.248ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.335ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.334ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q Din\[15\] CS 2.792 ns register " "Info: tsu for register \"SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (data pin = \"Din\[15\]\", clock pin = \"CS\") is 2.792 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.035 ns + Longest pin register " "Info: + Longest pin to register delay is 6.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Din\[15\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'Din\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[15] } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.765 ns) + CELL(0.438 ns) 6.035 ns SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 2 REG LCCOMB_X1_Y13_N10 1 " "Info: 2: + IC(4.765 ns) + CELL(0.438 ns) = 6.035 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 1; REG Node = 'SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { Din[15] SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.270 ns ( 21.04 % ) " "Info: Total cell delay = 1.270 ns ( 21.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.765 ns ( 78.96 % ) " "Info: Total interconnect delay = 4.765 ns ( 78.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { Din[15] SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.035 ns" { Din[15] {} Din[15]~combout {} SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 4.765ns } { 0.000ns 0.832ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.856 ns + " "Info: + Micro setup delay of destination is 0.856 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 4.099 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to destination register is 4.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_L25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.271 ns) 1.771 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(0.658 ns) + CELL(0.271 ns) = 1.771 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { CS SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.607 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.607 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.150 ns) 4.099 ns SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 4 REG LCCOMB_X1_Y13_N10 1 " "Info: 4: + IC(1.342 ns) + CELL(0.150 ns) = 4.099 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 1; REG Node = 'SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 30.81 % ) " "Info: Total cell delay = 1.263 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.836 ns ( 69.19 % ) " "Info: Total interconnect delay = 2.836 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.342ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { Din[15] SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.035 ns" { Din[15] {} Din[15]~combout {} SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 4.765ns } { 0.000ns 0.832ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { CS SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { CS {} CS~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.658ns 0.836ns 1.342ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "WE Q\[4\] SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q 8.003 ns register " "Info: tco from clock \"WE\" to destination pin \"Q\[4\]\" through register \"SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is 8.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 4.460 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to source register is 4.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.150 ns) 2.019 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { WE SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.855 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.271 ns) 4.460 ns SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q 4 REG LCCOMB_X33_Y1_N8 1 " "Info: 4: + IC(1.334 ns) + CELL(0.271 ns) = 4.460 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 1; REG Node = 'SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 28.77 % ) " "Info: Total cell delay = 1.283 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.177 ns ( 71.23 % ) " "Info: Total interconnect delay = 3.177 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.334ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.543 ns + Longest register pin " "Info: + Longest register to pin delay is 3.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X33_Y1_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 1; REG Node = 'SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(2.798 ns) 3.543 ns Q\[4\] 2 PIN PIN_AE13 0 " "Info: 2: + IC(0.745 ns) + CELL(2.798 ns) = 3.543 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q Q[4] } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 78.97 % ) " "Info: Total cell delay = 2.798 ns ( 78.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 21.03 % ) " "Info: Total interconnect delay = 0.745 ns ( 21.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.543 ns" { SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q {} Q[4] {} } { 0.000ns 0.745ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.334ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.543 ns" { SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q {} Q[4] {} } { 0.000ns 0.745ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CS Q\[14\] 11.032 ns Longest " "Info: Longest tpd from source pin \"CS\" to destination pin \"Q\[14\]\" is 11.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_L25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.518 ns) + CELL(2.672 ns) 11.032 ns Q\[14\] 2 PIN PIN_V1 0 " "Info: 2: + IC(7.518 ns) + CELL(2.672 ns) = 11.032 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'Q\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.190 ns" { CS Q[14] } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.514 ns ( 31.85 % ) " "Info: Total cell delay = 3.514 ns ( 31.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.518 ns ( 68.15 % ) " "Info: Total interconnect delay = 7.518 ns ( 68.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.032 ns" { CS Q[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.032 ns" { CS {} CS~combout {} Q[14] {} } { 0.000ns 0.000ns 7.518ns } { 0.000ns 0.842ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q Din\[11\] WE 2.591 ns register " "Info: th for register \"SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (data pin = \"Din\[11\]\", clock pin = \"WE\") is 2.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 4.364 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to destination register is 4.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.150 ns) 2.019 ns SRAM:s16_s0\|Clk 2 COMB LCCOMB_X64_Y23_N30 1 " "Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0\|Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { WE SRAM:s16_s0|Clk } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.000 ns) 2.855 ns SRAM:s16_s0\|Clk~clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0\|Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 4.364 ns SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q 4 REG LCCOMB_X1_Y18_N10 1 " "Info: 4: + IC(1.359 ns) + CELL(0.150 ns) = 4.364 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; REG Node = 'SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { SRAM:s16_s0|Clk~clkctrl SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 26.63 % ) " "Info: Total cell delay = 1.162 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.202 ns ( 73.37 % ) " "Info: Total interconnect delay = 3.202 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.364 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.364 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.359ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.773 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Din\[11\] 1 PIN PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; PIN Node = 'Din\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[11] } "NODE_NAME" } } { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.420 ns) 1.773 ns SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q 2 REG LCCOMB_X1_Y18_N10 1 " "Info: 2: + IC(0.354 ns) + CELL(0.420 ns) = 1.773 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; REG Node = 'SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Din[11] SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.419 ns ( 80.03 % ) " "Info: Total cell delay = 1.419 ns ( 80.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.354 ns ( 19.97 % ) " "Info: Total interconnect delay = 0.354 ns ( 19.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Din[11] SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.773 ns" { Din[11] {} Din[11]~combout {} SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.354ns } { 0.000ns 0.999ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.364 ns" { WE SRAM:s16_s0|Clk SRAM:s16_s0|Clk~clkctrl SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.364 ns" { WE {} WE~combout {} SRAM:s16_s0|Clk {} SRAM:s16_s0|Clk~clkctrl {} SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.007ns 0.836ns 1.359ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Din[11] SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.773 ns" { Din[11] {} Din[11]~combout {} SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 0.354ns } { 0.000ns 0.999ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 05:35:20 2015 " "Info: Processing ended: Fri Apr 17 05:35:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
