module Key_Generator_tb();
  
  parameter size=55;
  reg clk, st, reset;
  wire [(size-1):0] e;
  wire [(2*size-1):0] n,d;
  wire done;
  Key_Generator #(.size(size)) t1(.n, .e, .d, .done, .st, .clk, .reset);
  
  initial begin
    clk =0;
    st=0;
    reset=0;
    #50
    st=1;
    #100
    st=0;
    #50
    st=1;
    #40
    reset=1;
    #60
    reset=0;
    #60
    st=1;
    #40
    reset=1;
    #80
    reset=0;
  end
  $stop;

  always #10 clk=~clk;
  
endmodule
