// LFXP3C LFXP3E
chip CHIP0 {
	kind xp;
	columns {
		null, // X0
		io_s[5, double_b] + io_n[0, double_b], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double] + io_n[0, double], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double_a] + io_n[0, double_a], // X8
		io_s[5, double_b] + io_n[0, double_b], // X9
		io_s[5, double_dqs] + io_n[0, double_dqs], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		// clock
		io_s[4, double] + io_n[1, double], // X13
		io_s[4, double] + io_n[1, double], // X14
		io_s[4, double] + io_n[1, double], // X15
		io_s[4, double_a] + io_n[1, double_a], // X16
		io_s[4, double_b] + io_n[1, double_b], // X17
		io_s[4, double_dqs] + io_n[1, double_dqs], // X18
		io_s[4, double] + io_n[1, double], // X19
		io_s[4, double] + io_n[1, double], // X20
		io_s[4, double] + io_n[1, double], // X21
		io_s[4, double] + io_n[1, double], // X22
		io_s[4, double] + io_n[1, double], // X23
		io_s[4, double_a] + io_n[1, double_a], // X24
		null, // X25
	}
	col_clk X13;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y3
		plc + io_w[6, double_b] + io_e[3, double_b], // Y4
		plc + io_w[6, double_a] + io_e[3, double_a], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double] + io_e[3, double], // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		// clock
		ebr, // Y9
		fplc + io_w[7, double] + io_e[2, double], // Y10
		fplc + io_w[7, double] + io_e[2, double], // Y11
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y12
		plc + io_w[7, double_b] + io_e[2, double_b], // Y13
		plc + io_w[7, double_a] + io_e[2, double_a], // Y14
		fplc + io_w[7, double] + io_e[2, double], // Y15
		fplc + io_w[7, double] + io_e[2, double], // Y16
		fplc + io_w[7, double] + io_e[2, double], // Y17
		io, // Y18
	}
	row_clk Y9;
	special_loc PLL_NW0 = D0X0Y9;
	special_loc PLL_NE0 = D0X25Y9;
	special_loc PCLK_IN_W0 = D0X0Y8;
	special_loc PCLK_IN_E0 = D0X25Y10;
	special_loc PCLK_IN_S0 = D0X13Y0;
	special_loc PCLK_IN_N0 = D0X12Y18;
	special_loc SCLK_IN_W0 = D0X0Y10;
	special_loc SCLK_IN_W1 = D0X0Y6;
	special_loc SCLK_IN_W2 = D0X9Y9;
	special_loc SCLK_IN_W3 = D0X10Y9;
	special_loc SCLK_IN_E0 = D0X25Y12;
	special_loc SCLK_IN_E1 = D0X25Y8;
	special_loc SCLK_IN_E2 = D0X13Y9;
	special_loc SCLK_IN_E3 = D0X14Y9;
	special_loc SCLK_IN_S0 = D0X12Y0;
	special_loc SCLK_IN_S1 = D0X15Y0;
	special_loc SCLK_IN_S2 = D0X11Y9;
	special_loc SCLK_IN_S3 = D0X12Y9;
	special_loc SCLK_IN_N0 = D0X10Y18;
	special_loc SCLK_IN_N1 = D0X13Y18;
	special_loc SCLK_IN_N2 = D0X15Y9;
	special_loc SCLK_IN_N3 = D0X16Y9;
	special_loc CONFIG = D0X20Y18;
	special_loc CONFIG_BITS = D0X25Y8;
	special_io CLOCK_W0 = IOB_W7_0;
	special_io CLOCK_E0 = IOB_E10_0;
	special_io CLOCK_S0 = IOB_S14_0;
	special_io CLOCK_N0 = IOB_N11_0;
	special_io PLL_IN0_NW0 = IOB_W11_0;
	special_io PLL_IN0_NE0 = IOB_E11_0;
	special_io PLL_FB_NW0 = IOB_W16_0;
	special_io PLL_FB_NE0 = IOB_E16_0;
	special_io VREF1_0 = IOB_N6_0;
	special_io VREF1_1 = IOB_N24_0;
	special_io VREF1_2 = IOB_E13_1;
	special_io VREF1_3 = IOB_E4_1;
	special_io VREF1_4 = IOB_S18_1;
	special_io VREF1_5 = IOB_S1_1;
	special_io VREF1_6 = IOB_W5_0;
	special_io VREF1_7 = IOB_W14_0;
	special_io VREF2_0 = IOB_N2_1;
	special_io VREF2_1 = IOB_N21_0;
	special_io VREF2_2 = IOB_E14_0;
	special_io VREF2_3 = IOB_E5_0;
	special_io VREF2_4 = IOB_S23_0;
	special_io VREF2_5 = IOB_S4_1;
	special_io VREF2_6 = IOB_W4_1;
	special_io VREF2_7 = IOB_W13_1;
	special_io WRITE_N = IOB_N7_0;
	special_io CS_N = IOB_N4_0;
	special_io CS1_N = IOB_N12_0;
	special_io D0 = IOB_N22_0;
	special_io D1 = IOB_N21_1;
	special_io D2 = IOB_N20_0;
	special_io D3 = IOB_N19_1;
	special_io D4 = IOB_N16_0;
	special_io D5 = IOB_N15_0;
	special_io D6 = IOB_N14_1;
	special_io D7 = IOB_N13_1;
	special_io DOUT = IOB_N8_0;
	special_io DI = IOB_N5_0;
	special_io BUSY = IOB_N12_1;
}

// LFXP6C LFXP6E
chip CHIP1 {
	kind xp;
	columns {
		null, // X0
		io_s[5, double] + io_n[0, double], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double_a] + io_n[0, double_a], // X3
		io_s[5, double_b] + io_n[0, double_b], // X4
		io_s[5, double_dqs] + io_n[0, double_dqs], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double], // X8
		io_s[5, double] + io_n[0, double], // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double_a] + io_n[0, double_a], // X11
		io_s[5, double_b] + io_n[0, double_b], // X12
		io_s[5, double_dqs] + io_n[0, double_dqs], // X13
		io_s[5, double] + io_n[0, double], // X14
		io_s[5, double] + io_n[0, double], // X15
		// clock
		io_s[4, double] + io_n[1, double], // X16
		io_s[4, double] + io_n[1, double], // X17
		io_s[4, double] + io_n[1, double], // X18
		io_s[4, double_a] + io_n[1, double_a], // X19
		io_s[4, double_b] + io_n[1, double_b], // X20
		io_s[4, double_dqs] + io_n[1, double_dqs], // X21
		io_s[4, double] + io_n[1, double], // X22
		io_s[4, double] + io_n[1, double], // X23
		io_s[4, double] + io_n[1, double], // X24
		io_s[4, double] + io_n[1, double], // X25
		io_s[4, double] + io_n[1, double], // X26
		io_s[4, double_a] + io_n[1, double_a], // X27
		io_s[4, double_b] + io_n[1, double_b], // X28
		io_s[4, double_dqs] + io_n[1, double_dqs], // X29
		io_s[4, double] + io_n[1, double], // X30
		null, // X31
	}
	col_clk X16;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y3
		plc + io_w[6, double_b] + io_e[3, double_b], // Y4
		plc + io_w[6, double_a] + io_e[3, double_a], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double] + io_e[3, double], // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		fplc + io_w[6, double] + io_e[3, double], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		fplc + io_w[6, double] + io_e[3, double], // Y11
		plc + io_w[6, double_b] + io_e[3, double_b], // Y12
		// clock
		plc + io_w[7, double_a] + io_e[2, double_a], // Y13
		fplc + io_w[7, double] + io_e[2, double], // Y14
		fplc + io_w[7, double] + io_e[2, double], // Y15
		fplc + io_w[7, double] + io_e[2, double], // Y16
		ebr, // Y17
		fplc + io_w[7, double] + io_e[2, double], // Y18
		fplc + io_w[7, double] + io_e[2, double], // Y19
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y20
		plc + io_w[7, double_b] + io_e[2, double_b], // Y21
		plc + io_w[7, double_a] + io_e[2, double_a], // Y22
		fplc + io_w[7, double] + io_e[2, double], // Y23
		fplc + io_w[7, double] + io_e[2, double], // Y24
		fplc + io_w[7, double] + io_e[2, double], // Y25
		io, // Y26
	}
	row_clk Y13;
	special_loc PLL_NW0 = D0X0Y17;
	special_loc PLL_NE0 = D0X31Y17;
	special_loc PCLK_IN_W0 = D0X0Y12;
	special_loc PCLK_IN_E0 = D0X31Y13;
	special_loc PCLK_IN_S0 = D0X16Y0;
	special_loc PCLK_IN_N0 = D0X15Y26;
	special_loc SCLK_IN_W0 = D0X0Y13;
	special_loc SCLK_IN_W1 = D0X0Y11;
	special_loc SCLK_IN_W2 = D0X14Y17;
	special_loc SCLK_IN_W3 = D0X12Y17;
	special_loc SCLK_IN_E0 = D0X31Y12;
	special_loc SCLK_IN_E1 = D0X31Y14;
	special_loc SCLK_IN_E2 = D0X15Y17;
	special_loc SCLK_IN_E3 = D0X19Y17;
	special_loc SCLK_IN_S0 = D0X15Y0;
	special_loc SCLK_IN_S1 = D0X18Y0;
	special_loc SCLK_IN_S2 = D0X13Y17;
	special_loc SCLK_IN_S3 = D0X18Y17;
	special_loc SCLK_IN_N0 = D0X13Y26;
	special_loc SCLK_IN_N1 = D0X16Y26;
	special_loc SCLK_IN_N2 = D0X16Y17;
	special_loc SCLK_IN_N3 = D0X17Y17;
	special_loc CONFIG = D0X23Y26;
	special_loc CONFIG_BITS = D0X0Y13;
	special_io CLOCK_W0 = IOB_W10_0;
	special_io CLOCK_E0 = IOB_E15_0;
	special_io CLOCK_S0 = IOB_S17_0;
	special_io CLOCK_N0 = IOB_N14_0;
	special_io PLL_IN0_NW0 = IOB_W19_0;
	special_io PLL_IN0_NE0 = IOB_E19_0;
	special_io PLL_FB_NW0 = IOB_W24_0;
	special_io PLL_FB_NE0 = IOB_E24_0;
	special_io VREF1_0 = IOB_N9_0;
	special_io VREF1_1 = IOB_N27_0;
	special_io VREF1_2 = IOB_E21_1;
	special_io VREF1_3 = IOB_E4_1;
	special_io VREF1_4 = IOB_S21_1;
	special_io VREF1_5 = IOB_S4_1;
	special_io VREF1_6 = IOB_W5_0;
	special_io VREF1_7 = IOB_W22_0;
	special_io VREF2_0 = IOB_N5_1;
	special_io VREF2_1 = IOB_N24_0;
	special_io VREF2_2 = IOB_E22_0;
	special_io VREF2_3 = IOB_E5_0;
	special_io VREF2_4 = IOB_S26_0;
	special_io VREF2_5 = IOB_S7_1;
	special_io VREF2_6 = IOB_W4_1;
	special_io VREF2_7 = IOB_W21_1;
	special_io WRITE_N = IOB_N10_0;
	special_io CS_N = IOB_N7_0;
	special_io CS1_N = IOB_N15_0;
	special_io D0 = IOB_N25_0;
	special_io D1 = IOB_N24_1;
	special_io D2 = IOB_N23_0;
	special_io D3 = IOB_N22_1;
	special_io D4 = IOB_N19_0;
	special_io D5 = IOB_N18_0;
	special_io D6 = IOB_N17_1;
	special_io D7 = IOB_N16_1;
	special_io DOUT = IOB_N11_0;
	special_io DI = IOB_N8_0;
	special_io BUSY = IOB_N15_1;
}

// LFXP10C LFXP10E
chip CHIP2 {
	kind xp;
	columns {
		null, // X0
		io_s[5, double_a] + io_n[0, double_a], // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double] + io_n[0, double], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double_a] + io_n[0, double_a], // X7
		io_s[5, double_b] + io_n[0, double_b], // X8
		io_s[5, double_dqs] + io_n[0, double_dqs], // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		io_s[5, double] + io_n[0, double], // X13
		io_s[5, double] + io_n[0, double], // X14
		io_s[5, double_a] + io_n[0, double_a], // X15
		io_s[5, double_b] + io_n[0, double_b], // X16
		io_s[5, double_dqs] + io_n[0, double_dqs], // X17
		io_s[5, double] + io_n[0, double], // X18
		io_s[5, double] + io_n[0, double], // X19
		// clock
		io_s[4, double] + io_n[1, double], // X20
		io_s[4, double] + io_n[1, double], // X21
		io_s[4, double] + io_n[1, double], // X22
		io_s[4, double_a] + io_n[1, double_a], // X23
		io_s[4, double_b] + io_n[1, double_b], // X24
		io_s[4, double_dqs] + io_n[1, double_dqs], // X25
		io_s[4, double] + io_n[1, double], // X26
		io_s[4, double] + io_n[1, double], // X27
		io_s[4, double] + io_n[1, double], // X28
		io_s[4, double] + io_n[1, double], // X29
		io_s[4, double] + io_n[1, double], // X30
		io_s[4, double_a] + io_n[1, double_a], // X31
		io_s[4, double_b] + io_n[1, double_b], // X32
		io_s[4, double_dqs] + io_n[1, double_dqs], // X33
		io_s[4, double] + io_n[1, double], // X34
		io_s[4, double] + io_n[1, double], // X35
		io_s[4, double] + io_n[1, double], // X36
		io_s[4, double] + io_n[1, double], // X37
		io_s[4, double_a] + io_n[1, double_a], // X38
		null, // X39
	}
	col_clk X20;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y3
		plc + io_w[6, double_b] + io_e[3, double_b], // Y4
		plc + io_w[6, double_a] + io_e[3, double_a], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double] + io_e[3, double], // Y7
		fplc + io_w[6, double] + io_e[3, double], // Y8
		ebr, // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		fplc + io_w[6, double] + io_e[3, double], // Y11
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y12
		plc + io_w[6, double_b] + io_e[3, double_b], // Y13
		plc + io_w[6, double_a] + io_e[3, double_a], // Y14
		fplc + io_w[6, double] + io_e[3, double], // Y15
		fplc + io_w[6, double] + io_e[3, double], // Y16
		fplc + io_w[6, double] + io_e[3, double], // Y17
		// clock
		fplc + io_w[7, double] + io_e[2, double], // Y18
		fplc + io_w[7, double] + io_e[2, double], // Y19
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y20
		plc + io_w[7, double_b] + io_e[2, double_b], // Y21
		plc + io_w[7, double_a] + io_e[2, double_a], // Y22
		fplc + io_w[7, double] + io_e[2, double], // Y23
		fplc + io_w[7, double] + io_e[2, double], // Y24
		fplc + io_w[7, double] + io_e[2, double], // Y25
		ebr, // Y26
		fplc + io_w[7, double] + io_e[2, double], // Y27
		fplc + io_w[7, double] + io_e[2, double], // Y28
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y29
		plc + io_w[7, double_b] + io_e[2, double_b], // Y30
		plc + io_w[7, double_a] + io_e[2, double_a], // Y31
		fplc + io_w[7, double] + io_e[2, double], // Y32
		fplc + io_w[7, double] + io_e[2, double], // Y33
		fplc + io_w[7, double] + io_e[2, double], // Y34
		io, // Y35
	}
	row_clk Y18;
	special_loc PLL_SW0 = D0X0Y9;
	special_loc PLL_NW0 = D0X0Y26;
	special_loc PLL_SE0 = D0X39Y9;
	special_loc PLL_NE0 = D0X39Y26;
	special_loc PCLK_IN_W0 = D0X0Y17;
	special_loc PCLK_IN_E0 = D0X39Y18;
	special_loc PCLK_IN_S0 = D0X20Y0;
	special_loc PCLK_IN_N0 = D0X19Y35;
	special_loc SCLK_IN_W0 = D0X0Y18;
	special_loc SCLK_IN_W1 = D0X0Y16;
	special_loc SCLK_IN_W2 = D0X18Y26;
	special_loc SCLK_IN_W3 = D0X18Y9;
	special_loc SCLK_IN_E0 = D0X39Y19;
	special_loc SCLK_IN_E1 = D0X39Y17;
	special_loc SCLK_IN_E2 = D0X21Y26;
	special_loc SCLK_IN_E3 = D0X21Y9;
	special_loc SCLK_IN_S0 = D0X19Y0;
	special_loc SCLK_IN_S1 = D0X22Y0;
	special_loc SCLK_IN_S2 = D0X19Y9;
	special_loc SCLK_IN_S3 = D0X20Y9;
	special_loc SCLK_IN_N0 = D0X17Y35;
	special_loc SCLK_IN_N1 = D0X20Y35;
	special_loc SCLK_IN_N2 = D0X19Y26;
	special_loc SCLK_IN_N3 = D0X20Y26;
	special_loc CONFIG = D0X26Y35;
	special_io CLOCK_W0 = IOB_W16_0;
	special_io CLOCK_E0 = IOB_E19_0;
	special_io CLOCK_S0 = IOB_S21_0;
	special_io CLOCK_N0 = IOB_N18_0;
	special_io PLL_IN0_SW0 = IOB_W11_0;
	special_io PLL_IN0_NW0 = IOB_W24_0;
	special_io PLL_IN0_SE0 = IOB_E11_0;
	special_io PLL_IN0_NE0 = IOB_E24_0;
	special_io PLL_FB_SW0 = IOB_W2_0;
	special_io PLL_FB_NW0 = IOB_W33_0;
	special_io PLL_FB_SE0 = IOB_E2_0;
	special_io PLL_FB_NE0 = IOB_E33_0;
	special_io VREF1_0 = IOB_N13_0;
	special_io VREF1_1 = IOB_N33_1;
	special_io VREF1_2 = IOB_E22_0;
	special_io VREF1_3 = IOB_E5_0;
	special_io VREF1_4 = IOB_S25_1;
	special_io VREF1_5 = IOB_S6_0;
	special_io VREF1_6 = IOB_W13_1;
	special_io VREF1_7 = IOB_W30_1;
	special_io VREF2_0 = IOB_N9_1;
	special_io VREF2_1 = IOB_N28_0;
	special_io VREF2_2 = IOB_E31_0;
	special_io VREF2_3 = IOB_E14_0;
	special_io VREF2_4 = IOB_S30_0;
	special_io VREF2_5 = IOB_S11_1;
	special_io VREF2_6 = IOB_W5_0;
	special_io VREF2_7 = IOB_W22_0;
	special_io WRITE_N = IOB_N14_0;
	special_io CS_N = IOB_N11_0;
	special_io CS1_N = IOB_N19_0;
	special_io D0 = IOB_N29_0;
	special_io D1 = IOB_N28_1;
	special_io D2 = IOB_N27_0;
	special_io D3 = IOB_N26_1;
	special_io D4 = IOB_N23_0;
	special_io D5 = IOB_N22_0;
	special_io D6 = IOB_N21_1;
	special_io D7 = IOB_N20_1;
	special_io DOUT = IOB_N15_0;
	special_io DI = IOB_N12_0;
	special_io BUSY = IOB_N19_1;
}

// LFXP15C LFXP15E
chip CHIP3 {
	kind xp;
	columns {
		null, // X0
		null, // X1
		io_s[5, double] + io_n[0, double], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double_a] + io_n[0, double_a], // X4
		io_s[5, double_b] + io_n[0, double_b], // X5
		io_s[5, double_dqs] + io_n[0, double_dqs], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double] + io_n[0, double], // X8
		io_s[5, double] + io_n[0, double], // X9
		io_s[5, double] + io_n[0, double], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double_a] + io_n[0, double_a], // X12
		io_s[5, double_b] + io_n[0, double_b], // X13
		io_s[5, double_dqs] + io_n[0, double_dqs], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double] + io_n[0, double], // X16
		io_s[5, double] + io_n[0, double], // X17
		io_s[5, double] + io_n[0, double], // X18
		io_s[5, double] + io_n[0, double], // X19
		io_s[5, double_a] + io_n[0, double_a], // X20
		io_s[5, double_b] + io_n[0, double_b], // X21
		io_s[5, double_dqs] + io_n[0, double_dqs], // X22
		io_s[5, double] + io_n[0, double], // X23
		io_s[5, double] + io_n[0, double], // X24
		// clock
		io_s[4, double] + io_n[1, double], // X25
		io_s[4, double] + io_n[1, double], // X26
		io_s[4, double] + io_n[1, double], // X27
		io_s[4, double_a] + io_n[1, double_a], // X28
		io_s[4, double_b] + io_n[1, double_b], // X29
		io_s[4, double_dqs] + io_n[1, double_dqs], // X30
		io_s[4, double] + io_n[1, double], // X31
		io_s[4, double] + io_n[1, double], // X32
		io_s[4, double] + io_n[1, double], // X33
		io_s[4, double] + io_n[1, double], // X34
		io_s[4, double] + io_n[1, double], // X35
		io_s[4, double_a] + io_n[1, double_a], // X36
		io_s[4, double_b] + io_n[1, double_b], // X37
		io_s[4, double_dqs] + io_n[1, double_dqs], // X38
		io_s[4, double] + io_n[1, double], // X39
		io_s[4, double] + io_n[1, double], // X40
		io_s[4, double] + io_n[1, double], // X41
		io_s[4, double] + io_n[1, double], // X42
		io_s[4, double] + io_n[1, double], // X43
		io_s[4, double_a] + io_n[1, double_a], // X44
		io_s[4, double_b] + io_n[1, double_b], // X45
		io_s[4, double_dqs] + io_n[1, double_dqs], // X46
		io_s[4, double] + io_n[1, double], // X47
		null, // X48
		null, // X49
	}
	col_clk X25;
	rows {
		io, // Y0
		fplc + io_w[6, double_a] + io_e[3, double_a], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double] + io_e[3, double], // Y3
		plc + io_w[6, double] + io_e[3, double], // Y4
		fplc + io_w[6, double] + io_e[3, double], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y7
		plc + io_w[6, double_b] + io_e[3, double_b], // Y8
		plc + io_w[6, double_a] + io_e[3, double_a], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		fplc + io_w[6, double] + io_e[3, double], // Y11
		fplc + io_w[6, double] + io_e[3, double], // Y12
		ebr, // Y13
		fplc + io_w[6, double] + io_e[3, double], // Y14
		fplc + io_w[6, double] + io_e[3, double], // Y15
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y16
		plc + io_w[6, double_b] + io_e[3, double_b], // Y17
		plc + io_w[6, double_a] + io_e[3, double_a], // Y18
		fplc + io_w[6, double] + io_e[3, double], // Y19
		fplc + io_w[6, double] + io_e[3, double], // Y20
		fplc + io_w[6, double] + io_e[3, double], // Y21
		// clock
		fplc + io_w[7, double] + io_e[2, double], // Y22
		fplc + io_w[7, double] + io_e[2, double], // Y23
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y24
		plc + io_w[7, double_b] + io_e[2, double_b], // Y25
		plc + io_w[7, double_a] + io_e[2, double_a], // Y26
		fplc + io_w[7, double] + io_e[2, double], // Y27
		fplc + io_w[7, double] + io_e[2, double], // Y28
		fplc + io_w[7, double] + io_e[2, double], // Y29
		ebr, // Y30
		fplc + io_w[7, double] + io_e[2, double], // Y31
		fplc + io_w[7, double] + io_e[2, double], // Y32
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y33
		plc + io_w[7, double_b] + io_e[2, double_b], // Y34
		plc + io_w[7, double_a] + io_e[2, double_a], // Y35
		fplc + io_w[7, double] + io_e[2, double], // Y36
		fplc + io_w[7, double] + io_e[2, double], // Y37
		fplc + io_w[7, double] + io_e[2, double], // Y38
		plc + io_w[7, double] + io_e[2, double], // Y39
		fplc + io_w[7, double] + io_e[2, double], // Y40
		fplc + io_w[7, double] + io_e[2, double], // Y41
		fplc + io_w[7, double_b] + io_e[2, double_b], // Y42
		io, // Y43
	}
	row_clk Y22;
	special_loc PLL_SW0 = D0X0Y13;
	special_loc PLL_NW0 = D0X0Y30;
	special_loc PLL_SE0 = D0X49Y13;
	special_loc PLL_NE0 = D0X49Y30;
	special_loc PCLK_IN_W0 = D0X0Y21;
	special_loc PCLK_IN_E0 = D0X49Y22;
	special_loc PCLK_IN_S0 = D0X25Y0;
	special_loc PCLK_IN_N0 = D0X24Y43;
	special_loc SCLK_IN_W0 = D0X0Y22;
	special_loc SCLK_IN_W1 = D0X0Y19;
	special_loc SCLK_IN_W2 = D0X23Y30;
	special_loc SCLK_IN_W3 = D0X23Y13;
	special_loc SCLK_IN_E0 = D0X49Y24;
	special_loc SCLK_IN_E1 = D0X49Y21;
	special_loc SCLK_IN_E2 = D0X26Y30;
	special_loc SCLK_IN_E3 = D0X26Y13;
	special_loc SCLK_IN_S0 = D0X24Y0;
	special_loc SCLK_IN_S1 = D0X27Y0;
	special_loc SCLK_IN_S2 = D0X24Y13;
	special_loc SCLK_IN_S3 = D0X25Y13;
	special_loc SCLK_IN_N0 = D0X25Y43;
	special_loc SCLK_IN_N1 = D0X22Y43;
	special_loc SCLK_IN_N2 = D0X24Y30;
	special_loc SCLK_IN_N3 = D0X25Y30;
	special_loc CONFIG = D0X31Y43;
	special_io CLOCK_W0 = IOB_W20_0;
	special_io CLOCK_E0 = IOB_E23_0;
	special_io CLOCK_S0 = IOB_S26_0;
	special_io CLOCK_N0 = IOB_N23_0;
	special_io PLL_IN0_SW0 = IOB_W15_0;
	special_io PLL_IN0_NW0 = IOB_W28_0;
	special_io PLL_IN0_SE0 = IOB_E15_0;
	special_io PLL_IN0_NE0 = IOB_E28_0;
	special_io PLL_FB_SW0 = IOB_W6_0;
	special_io PLL_FB_NW0 = IOB_W37_0;
	special_io PLL_FB_SE0 = IOB_E6_0;
	special_io PLL_FB_NE0 = IOB_E37_0;
	special_io VREF1_0 = IOB_N18_0;
	special_io VREF1_1 = IOB_N38_1;
	special_io VREF1_2 = IOB_E26_0;
	special_io VREF1_3 = IOB_E9_0;
	special_io VREF1_4 = IOB_S30_1;
	special_io VREF1_5 = IOB_S11_0;
	special_io VREF1_6 = IOB_W17_1;
	special_io VREF1_7 = IOB_W34_1;
	special_io VREF2_0 = IOB_N14_1;
	special_io VREF2_1 = IOB_N33_0;
	special_io VREF2_2 = IOB_E35_0;
	special_io VREF2_3 = IOB_E18_0;
	special_io VREF2_4 = IOB_S35_0;
	special_io VREF2_5 = IOB_S16_1;
	special_io VREF2_6 = IOB_W9_0;
	special_io VREF2_7 = IOB_W26_0;
	special_io WRITE_N = IOB_N19_0;
	special_io CS_N = IOB_N16_0;
	special_io CS1_N = IOB_N24_0;
	special_io D0 = IOB_N34_0;
	special_io D1 = IOB_N33_1;
	special_io D2 = IOB_N32_0;
	special_io D3 = IOB_N31_1;
	special_io D4 = IOB_N28_0;
	special_io D5 = IOB_N27_0;
	special_io D6 = IOB_N26_1;
	special_io D7 = IOB_N25_1;
	special_io DOUT = IOB_N20_0;
	special_io DI = IOB_N17_0;
	special_io BUSY = IOB_N24_1;
}

// LFXP20C LFXP20E
chip CHIP4 {
	kind xp;
	columns {
		null, // X0
		null, // X1
		io_s[5, double_b] + io_n[0, double_b], // X2
		io_s[5, double] + io_n[0, double], // X3
		io_s[5, double] + io_n[0, double], // X4
		io_s[5, double] + io_n[0, double], // X5
		io_s[5, double] + io_n[0, double], // X6
		io_s[5, double] + io_n[0, double], // X7
		io_s[5, double_a] + io_n[0, double_a], // X8
		io_s[5, double_b] + io_n[0, double_b], // X9
		io_s[5, double_dqs] + io_n[0, double_dqs], // X10
		io_s[5, double] + io_n[0, double], // X11
		io_s[5, double] + io_n[0, double], // X12
		io_s[5, double] + io_n[0, double], // X13
		io_s[5, double] + io_n[0, double], // X14
		io_s[5, double] + io_n[0, double], // X15
		io_s[5, double_a] + io_n[0, double_a], // X16
		io_s[5, double_b] + io_n[0, double_b], // X17
		io_s[5, double_dqs] + io_n[0, double_dqs], // X18
		io_s[5, double] + io_n[0, double], // X19
		io_s[5, double] + io_n[0, double], // X20
		io_s[5, double] + io_n[0, double], // X21
		io_s[5, double] + io_n[0, double], // X22
		io_s[5, double] + io_n[0, double], // X23
		io_s[5, double_a] + io_n[0, double_a], // X24
		io_s[5, double_b] + io_n[0, double_b], // X25
		io_s[5, double_dqs] + io_n[0, double_dqs], // X26
		io_s[5, double] + io_n[0, double], // X27
		io_s[5, double] + io_n[0, double], // X28
		// clock
		io_s[4, double] + io_n[1, double], // X29
		io_s[4, double] + io_n[1, double], // X30
		io_s[4, double] + io_n[1, double], // X31
		io_s[4, double_a] + io_n[1, double_a], // X32
		io_s[4, double_b] + io_n[1, double_b], // X33
		io_s[4, double_dqs] + io_n[1, double_dqs], // X34
		io_s[4, double] + io_n[1, double], // X35
		io_s[4, double] + io_n[1, double], // X36
		io_s[4, double] + io_n[1, double], // X37
		io_s[4, double] + io_n[1, double], // X38
		io_s[4, double] + io_n[1, double], // X39
		io_s[4, double_a] + io_n[1, double_a], // X40
		io_s[4, double_b] + io_n[1, double_b], // X41
		io_s[4, double_dqs] + io_n[1, double_dqs], // X42
		io_s[4, double] + io_n[1, double], // X43
		io_s[4, double] + io_n[1, double], // X44
		io_s[4, double] + io_n[1, double], // X45
		io_s[4, double] + io_n[1, double], // X46
		io_s[4, double] + io_n[1, double], // X47
		io_s[4, double_a] + io_n[1, double_a], // X48
		io_s[4, double_b] + io_n[1, double_b], // X49
		io_s[4, double_dqs] + io_n[1, double_dqs], // X50
		io_s[4, double] + io_n[1, double], // X51
		io_s[4, double] + io_n[1, double], // X52
		io_s[4, double] + io_n[1, double], // X53
		io_s[4, double] + io_n[1, double], // X54
		io_s[4, double_a] + io_n[1, double_a], // X55
		null, // X56
		null, // X57
	}
	col_clk X29;
	rows {
		io, // Y0
		fplc + io_w[6, double_a] + io_e[3, double_a], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double] + io_e[3, double], // Y3
		plc + io_w[6, double] + io_e[3, double], // Y4
		fplc + io_w[6, double] + io_e[3, double], // Y5
		fplc + io_w[6, double] + io_e[3, double], // Y6
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y7
		plc + io_w[6, double_b] + io_e[3, double_b], // Y8
		plc + io_w[6, double_a] + io_e[3, double_a], // Y9
		fplc + io_w[6, double] + io_e[3, double], // Y10
		fplc + io_w[6, double] + io_e[3, double], // Y11
		fplc + io_w[6, double] + io_e[3, double], // Y12
		ebr, // Y13
		fplc + io_w[6, double] + io_e[3, double], // Y14
		fplc + io_w[6, double] + io_e[3, double], // Y15
		fplc + io_w[6, double_dqs] + io_e[3, double_dqs], // Y16
		plc + io_w[6, double_b] + io_e[3, double_b], // Y17
		plc + io_w[6, double_a] + io_e[3, double_a], // Y18
		fplc + io_w[6, double] + io_e[3, double], // Y19
		fplc + io_w[6, double] + io_e[3, double], // Y20
		fplc + io_w[6, double] + io_e[3, double], // Y21
		plc + io_w[6, double] + io_e[3, double], // Y22
		fplc + io_w[6, double_b] + io_e[3, double_b], // Y23
		// clock
		fplc + io_w[7, double_a] + io_e[2, double_a], // Y24
		fplc + io_w[7, double] + io_e[2, double], // Y25
		fplc + io_w[7, double] + io_e[2, double], // Y26
		fplc + io_w[7, double] + io_e[2, double], // Y27
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y28
		plc + io_w[7, double_b] + io_e[2, double_b], // Y29
		plc + io_w[7, double_a] + io_e[2, double_a], // Y30
		fplc + io_w[7, double] + io_e[2, double], // Y31
		fplc + io_w[7, double] + io_e[2, double], // Y32
		fplc + io_w[7, double] + io_e[2, double], // Y33
		ebr, // Y34
		fplc + io_w[7, double] + io_e[2, double], // Y35
		fplc + io_w[7, double] + io_e[2, double], // Y36
		fplc + io_w[7, double_dqs] + io_e[2, double_dqs], // Y37
		plc + io_w[7, double_b] + io_e[2, double_b], // Y38
		plc + io_w[7, double_a] + io_e[2, double_a], // Y39
		fplc + io_w[7, double] + io_e[2, double], // Y40
		fplc + io_w[7, double] + io_e[2, double], // Y41
		fplc + io_w[7, double] + io_e[2, double], // Y42
		plc + io_w[7, double] + io_e[2, double], // Y43
		fplc + io_w[7, double] + io_e[2, double], // Y44
		fplc + io_w[7, double] + io_e[2, double], // Y45
		fplc + io_w[7, double_b] + io_e[2, double_b], // Y46
		io, // Y47
	}
	row_clk Y24;
	special_loc PLL_SW0 = D0X0Y13;
	special_loc PLL_NW0 = D0X0Y34;
	special_loc PLL_SE0 = D0X57Y13;
	special_loc PLL_NE0 = D0X57Y34;
	special_loc PCLK_IN_W0 = D0X0Y23;
	special_loc PCLK_IN_E0 = D0X57Y24;
	special_loc PCLK_IN_S0 = D0X29Y0;
	special_loc PCLK_IN_N0 = D0X28Y47;
	special_loc SCLK_IN_W0 = D0X0Y24;
	special_loc SCLK_IN_W1 = D0X0Y21;
	special_loc SCLK_IN_W2 = D0X27Y34;
	special_loc SCLK_IN_W3 = D0X27Y13;
	special_loc SCLK_IN_E0 = D0X57Y26;
	special_loc SCLK_IN_E1 = D0X57Y23;
	special_loc SCLK_IN_E2 = D0X30Y34;
	special_loc SCLK_IN_E3 = D0X30Y13;
	special_loc SCLK_IN_S0 = D0X28Y0;
	special_loc SCLK_IN_S1 = D0X31Y0;
	special_loc SCLK_IN_S2 = D0X28Y13;
	special_loc SCLK_IN_S3 = D0X29Y13;
	special_loc SCLK_IN_N0 = D0X29Y47;
	special_loc SCLK_IN_N1 = D0X26Y47;
	special_loc SCLK_IN_N2 = D0X28Y34;
	special_loc SCLK_IN_N3 = D0X29Y34;
	special_loc CONFIG = D0X37Y47;
	special_io CLOCK_W0 = IOB_W20_0;
	special_io CLOCK_E0 = IOB_E27_0;
	special_io CLOCK_S0 = IOB_S30_0;
	special_io CLOCK_N0 = IOB_N27_0;
	special_io PLL_IN0_SW0 = IOB_W15_0;
	special_io PLL_IN0_NW0 = IOB_W32_0;
	special_io PLL_IN0_SE0 = IOB_E15_0;
	special_io PLL_IN0_NE0 = IOB_E32_0;
	special_io PLL_FB_SW0 = IOB_W6_0;
	special_io PLL_FB_NW0 = IOB_W41_0;
	special_io PLL_FB_SE0 = IOB_E6_0;
	special_io PLL_FB_NE0 = IOB_E41_0;
	special_io VREF1_0 = IOB_N22_0;
	special_io VREF1_1 = IOB_N42_1;
	special_io VREF1_2 = IOB_E30_0;
	special_io VREF1_3 = IOB_E9_0;
	special_io VREF1_4 = IOB_S34_1;
	special_io VREF1_5 = IOB_S15_0;
	special_io VREF1_6 = IOB_W17_1;
	special_io VREF1_7 = IOB_W38_1;
	special_io VREF2_0 = IOB_N18_1;
	special_io VREF2_1 = IOB_N37_0;
	special_io VREF2_2 = IOB_E39_0;
	special_io VREF2_3 = IOB_E18_0;
	special_io VREF2_4 = IOB_S39_0;
	special_io VREF2_5 = IOB_S20_1;
	special_io VREF2_6 = IOB_W9_0;
	special_io VREF2_7 = IOB_W30_0;
	special_io WRITE_N = IOB_N23_0;
	special_io CS_N = IOB_N20_0;
	special_io CS1_N = IOB_N28_0;
	special_io D0 = IOB_N38_0;
	special_io D1 = IOB_N37_1;
	special_io D2 = IOB_N36_0;
	special_io D3 = IOB_N35_1;
	special_io D4 = IOB_N32_0;
	special_io D5 = IOB_N31_0;
	special_io D6 = IOB_N30_1;
	special_io D7 = IOB_N29_1;
	special_io DOUT = IOB_N24_0;
	special_io DI = IOB_N21_0;
	special_io BUSY = IOB_N28_1;
}

// LFXP3C-TQFP100 LFXP3E-TQFP100
bond BOND0 {
	kind single;
	pin 1 = M1;
	pin 2 = DONE;
	pin 3 = PROG_B;
	pin 4 = CCLK;
	pin 5 = IOB_W16_0;
	pin 6 = IOB_W16_1;
	pin 7 = VCCIO7;
	pin 8 = IOB_W14_0;
	pin 9 = IOB_W13_1;
	pin 10 = GND;
	pin 11 = IOB_W12_0;
	pin 12 = IOB_W12_1;
	pin 13 = IOB_W11_0;
	pin 14 = IOB_W11_1;
	pin 15 = IOB_W10_0;
	pin 16 = IOB_W10_1;
	pin 17 = VCCPLL_W;
	pin 18 = VCCPLL_W;
	pin 19 = IOB_W7_0;
	pin 20 = IOB_W7_1;
	pin 21 = GND;
	pin 22 = VCCIO6;
	pin 23 = IOB_W1_0;
	pin 24 = IOB_W1_1;
	pin 25 = VCCAUX;
	pin 26 = SLEEP_B;
	pin 27 = INIT_B;
	pin 28 = VCCINT;
	pin 29 = IOB_S1_1;
	pin 30 = IOB_S4_1;
	pin 31 = IOB_S7_0;
	pin 32 = IOB_S7_1;
	pin 33 = GND;
	pin 34 = IOB_S8_0;
	pin 35 = IOB_S9_1;
	pin 36 = IOB_S10_0;
	pin 37 = IOB_S10_1;
	pin 38 = VCCIO5;
	pin 39 = IOB_S11_0;
	pin 40 = IOB_S11_1;
	pin 41 = IOB_S12_0;
	pin 42 = IOB_S12_1;
	pin 43 = GND;
	pin 44 = GND;
	pin 45 = IOB_S14_0;
	pin 46 = IOB_S14_1;
	pin 47 = VCCIO4;
	pin 48 = IOB_S18_0;
	pin 49 = IOB_S18_1;
	pin 50 = IOB_S23_0;
	pin 51 = IOB_E1_1;
	pin 52 = GND;
	pin 53 = IOB_E1_0;
	pin 54 = IOB_E4_1;
	pin 55 = IOB_E5_0;
	pin 56 = IOB_E6_1;
	pin 57 = IOB_E6_0;
	pin 58 = VCCIO3;
	pin 59 = VCCPLL_E;
	pin 60 = VCCPLL_E;
	pin 61 = IOB_E10_1;
	pin 62 = IOB_E10_0;
	pin 63 = IOB_E11_1;
	pin 64 = IOB_E11_0;
	pin 65 = VCCIO2;
	pin 66 = IOB_E13_1;
	pin 67 = IOB_E14_0;
	pin 68 = GND;
	pin 69 = IOB_E16_1;
	pin 70 = IOB_E16_0;
	pin 71 = VCCAUX;
	pin 72 = TDO;
	pin 73 = VCC_JTAG;
	pin 74 = TDI;
	pin 75 = TMS;
	pin 76 = TCK;
	pin 77 = VCCINT;
	pin 78 = IOB_N23_0;
	pin 79 = IOB_N22_0;
	pin 80 = IOB_N21_1;
	pin 81 = IOB_N20_0;
	pin 82 = VCCIO1;
	pin 83 = IOB_N19_1;
	pin 84 = GND;
	pin 85 = IOB_N16_0;
	pin 86 = IOB_N15_0;
	pin 87 = IOB_N14_1;
	pin 88 = IOB_N13_1;
	pin 89 = IOB_N12_1;
	pin 90 = GND;
	pin 91 = IOB_N12_0;
	pin 92 = IOB_N11_1;
	pin 93 = IOB_N11_0;
	pin 94 = VCCIO0;
	pin 95 = IOB_N8_0;
	pin 96 = IOB_N7_0;
	pin 97 = IOB_N5_0;
	pin 98 = IOB_N4_0;
	pin 99 = GND;
	pin 100 = M0;
}

// LFXP3C-TQFP144 LFXP3E-TQFP144
bond BOND1 {
	kind single;
	pin 1 = PROG_B;
	pin 2 = CCLK;
	pin 3 = GND;
	pin 4 = IOB_W17_0;
	pin 5 = IOB_W17_1;
	pin 6 = IOB_W16_0;
	pin 7 = IOB_W16_1;
	pin 8 = VCCIO7;
	pin 9 = IOB_W14_0;
	pin 10 = IOB_W13_1;
	pin 11 = GND;
	pin 12 = IOB_W12_0;
	pin 13 = IOB_W12_1;
	pin 14 = VCCINT;
	pin 15 = IOB_W11_0;
	pin 16 = IOB_W11_1;
	pin 17 = IOB_W10_0;
	pin 18 = IOB_W10_1;
	pin 19 = VCCPLL_W;
	pin 20 = VCCPLL_W;
	pin 21 = VCCIO6;
	pin 22 = IOB_W8_0;
	pin 23 = IOB_W8_1;
	pin 24 = IOB_W7_0;
	pin 25 = IOB_W7_1;
	pin 26 = IOB_W6_0;
	pin 27 = IOB_W6_1;
	pin 28 = GND;
	pin 29 = IOB_W5_0;
	pin 30 = IOB_W4_1;
	pin 31 = IOB_W3_0;
	pin 32 = IOB_W3_1;
	pin 33 = IOB_W2_0;
	pin 34 = IOB_W1_0;
	pin 35 = IOB_W1_1;
	pin 36 = VCCAUX;
	pin 37 = SLEEP_B;
	pin 38 = INIT_B;
	pin 39 = VCCINT;
	pin 40 = IOB_S1_1;
	pin 41 = IOB_S4_1;
	pin 42 = IOB_S6_0;
	pin 43 = IOB_S6_1;
	pin 44 = GND;
	pin 45 = IOB_S8_0;
	pin 46 = IOB_S9_1;
	pin 47 = IOB_S10_0;
	pin 48 = IOB_S10_1;
	pin 49 = VCCIO5;
	pin 50 = IOB_S11_0;
	pin 51 = IOB_S11_1;
	pin 52 = IOB_S12_0;
	pin 53 = IOB_S12_1;
	pin 54 = GND;
	pin 55 = IOB_S13_0;
	pin 56 = GND;
	pin 57 = IOB_S13_1;
	pin 58 = IOB_S14_0;
	pin 59 = IOB_S14_1;
	pin 60 = IOB_S15_0;
	pin 61 = VCCIO4;
	pin 62 = IOB_S15_1;
	pin 63 = IOB_S18_0;
	pin 64 = GND;
	pin 65 = IOB_S18_1;
	pin 66 = IOB_S19_0;
	pin 67 = IOB_S19_1;
	pin 68 = VCCIO4;
	pin 69 = IOB_S21_0;
	pin 70 = IOB_S23_0;
	pin 71 = IOB_S23_1;
	pin 72 = IOB_S24_0;
	pin 73 = VCCINT;
	pin 74 = IOB_E1_1;
	pin 75 = GND;
	pin 76 = IOB_E1_0;
	pin 77 = IOB_E2_1;
	pin 78 = IOB_E2_0;
	pin 79 = IOB_E3_1;
	pin 80 = IOB_E3_0;
	pin 81 = IOB_E4_1;
	pin 82 = IOB_E5_0;
	pin 83 = IOB_E6_1;
	pin 84 = IOB_E6_0;
	pin 85 = GND;
	pin 86 = IOB_E7_0;
	pin 87 = IOB_E8_1;
	pin 88 = VCCIO3;
	pin 89 = IOB_E8_0;
	pin 90 = VCCPLL_E;
	pin 91 = VCCPLL_E;
	pin 92 = IOB_E10_1;
	pin 93 = IOB_E10_0;
	pin 94 = IOB_E11_1;
	pin 95 = IOB_E11_0;
	pin 96 = IOB_E12_1;
	pin 97 = IOB_E12_0;
	pin 98 = VCCIO2;
	pin 99 = IOB_E13_1;
	pin 100 = IOB_E14_0;
	pin 101 = GND;
	pin 102 = IOB_E16_1;
	pin 103 = IOB_E16_0;
	pin 104 = IOB_E17_1;
	pin 105 = IOB_E17_0;
	pin 106 = VCCAUX;
	pin 107 = TDO;
	pin 108 = VCC_JTAG;
	pin 109 = TDI;
	pin 110 = TMS;
	pin 111 = TCK;
	pin 112 = VCCINT;
	pin 113 = IOB_N24_0;
	pin 114 = IOB_N23_0;
	pin 115 = IOB_N22_0;
	pin 116 = IOB_N21_1;
	pin 117 = IOB_N21_0;
	pin 118 = IOB_N20_0;
	pin 119 = VCCIO1;
	pin 120 = IOB_N19_1;
	pin 121 = GND;
	pin 122 = IOB_N16_0;
	pin 123 = IOB_N15_0;
	pin 124 = IOB_N14_1;
	pin 125 = IOB_N14_0;
	pin 126 = IOB_N13_1;
	pin 127 = GND;
	pin 128 = IOB_N12_1;
	pin 129 = IOB_N12_0;
	pin 130 = IOB_N11_1;
	pin 131 = IOB_N11_0;
	pin 132 = IOB_N10_1;
	pin 133 = VCCIO0;
	pin 134 = IOB_N10_0;
	pin 135 = IOB_N8_0;
	pin 136 = GND;
	pin 137 = IOB_N7_0;
	pin 138 = IOB_N6_0;
	pin 139 = IOB_N5_0;
	pin 140 = IOB_N4_0;
	pin 141 = IOB_N2_1;
	pin 142 = M0;
	pin 143 = M1;
	pin 144 = DONE;
}

// LFXP3C-PQFP208 LFXP3E-PQFP208
bond BOND2 {
	kind single;
	pin 1 = M1;
	pin 2 = DONE;
	pin 3 = PROG_B;
	pin 4 = CCLK;
	pin 5 = GND;
	pin 6 = IOB_W17_0;
	pin 7 = GND;
	pin 8 = IOB_W17_1;
	pin 9 = IOB_W16_0;
	pin 10 = IOB_W16_1;
	pin 11 = IOB_W15_0;
	pin 12 = IOB_W15_1;
	pin 13 = VCCIO7;
	pin 14 = IOB_W14_0;
	pin 15 = IOB_W13_1;
	pin 16 = GND;
	pin 17 = IOB_W12_0;
	pin 18 = IOB_W12_1;
	pin 19 = VCCINT;
	pin 20 = IOB_W11_0;
	pin 21 = IOB_W11_1;
	pin 22 = IOB_W10_0;
	pin 23 = VCCIO7;
	pin 24 = IOB_W10_1;
	pin 25 = VCCPLL_W;
	pin 26 = VCCPLL_W;
	pin 27 = NC;
	pin 28 = VCCIO6;
	pin 29 = IOB_W8_0;
	pin 30 = IOB_W8_1;
	pin 31 = IOB_W7_0;
	pin 32 = IOB_W7_1;
	pin 33 = NC;
	pin 34 = NC;
	pin 35 = VCCINT;
	pin 36 = IOB_W6_0;
	pin 37 = IOB_W6_1;
	pin 38 = GND;
	pin 39 = IOB_W5_0;
	pin 40 = IOB_W4_1;
	pin 41 = VCCIO6;
	pin 42 = IOB_W3_0;
	pin 43 = IOB_W3_1;
	pin 44 = IOB_W2_0;
	pin 45 = IOB_W2_1;
	pin 46 = IOB_W1_0;
	pin 47 = GND;
	pin 48 = IOB_W1_1;
	pin 49 = GND;
	pin 50 = VCCAUX;
	pin 51 = SLEEP_B;
	pin 52 = INIT_B;
	pin 53 = VCCINT;
	pin 54 = IOB_S1_1;
	pin 55 = IOB_S2_0;
	pin 56 = IOB_S2_1;
	pin 57 = IOB_S3_0;
	pin 58 = IOB_S3_1;
	pin 59 = GND;
	pin 60 = IOB_S4_0;
	pin 61 = IOB_S4_1;
	pin 62 = IOB_S5_0;
	pin 63 = IOB_S5_1;
	pin 64 = VCCIO5;
	pin 65 = IOB_S6_0;
	pin 66 = IOB_S6_1;
	pin 67 = IOB_S7_0;
	pin 68 = IOB_S7_1;
	pin 69 = GND;
	pin 70 = IOB_S8_0;
	pin 71 = IOB_S9_1;
	pin 72 = IOB_S10_0;
	pin 73 = IOB_S10_1;
	pin 74 = VCCIO5;
	pin 75 = IOB_S11_0;
	pin 76 = IOB_S11_1;
	pin 77 = IOB_S12_0;
	pin 78 = IOB_S12_1;
	pin 79 = GND;
	pin 80 = VCCINT;
	pin 81 = IOB_S13_0;
	pin 82 = GND;
	pin 83 = IOB_S13_1;
	pin 84 = IOB_S14_0;
	pin 85 = IOB_S14_1;
	pin 86 = IOB_S15_0;
	pin 87 = VCCIO4;
	pin 88 = IOB_S15_1;
	pin 89 = IOB_S16_0;
	pin 90 = IOB_S17_1;
	pin 91 = IOB_S18_0;
	pin 92 = GND;
	pin 93 = IOB_S18_1;
	pin 94 = IOB_S19_0;
	pin 95 = IOB_S19_1;
	pin 96 = IOB_S20_0;
	pin 97 = VCCIO4;
	pin 98 = IOB_S20_1;
	pin 99 = IOB_S21_0;
	pin 100 = IOB_S21_1;
	pin 101 = IOB_S22_0;
	pin 102 = IOB_S22_1;
	pin 103 = IOB_S23_0;
	pin 104 = IOB_S23_1;
	pin 105 = IOB_S24_0;
	pin 106 = GND;
	pin 107 = VCCINT;
	pin 108 = IOB_E1_1;
	pin 109 = GND;
	pin 110 = IOB_E1_0;
	pin 111 = IOB_E2_1;
	pin 112 = IOB_E2_0;
	pin 113 = IOB_E3_1;
	pin 114 = IOB_E3_0;
	pin 115 = VCCIO3;
	pin 116 = IOB_E4_1;
	pin 117 = IOB_E5_0;
	pin 118 = GND;
	pin 119 = IOB_E6_1;
	pin 120 = IOB_E6_0;
	pin 121 = GND;
	pin 122 = IOB_E7_1;
	pin 123 = IOB_E7_0;
	pin 124 = IOB_E8_1;
	pin 125 = VCCIO3;
	pin 126 = IOB_E8_0;
	pin 127 = VCCPLL_E;
	pin 128 = VCCPLL_E;
	pin 129 = NC;
	pin 130 = GND;
	pin 131 = IOB_E10_1;
	pin 132 = IOB_E10_0;
	pin 133 = NC;
	pin 134 = NC;
	pin 135 = GND;
	pin 136 = IOB_E11_1;
	pin 137 = IOB_E11_0;
	pin 138 = IOB_E12_1;
	pin 139 = IOB_E12_0;
	pin 140 = VCCIO2;
	pin 141 = IOB_E13_1;
	pin 142 = IOB_E14_0;
	pin 143 = GND;
	pin 144 = IOB_E15_1;
	pin 145 = IOB_E15_0;
	pin 146 = IOB_E16_1;
	pin 147 = IOB_E16_0;
	pin 148 = IOB_E17_1;
	pin 149 = VCCIO2;
	pin 150 = IOB_E17_0;
	pin 151 = VCCINT;
	pin 152 = VCCAUX;
	pin 153 = TDO;
	pin 154 = VCC_JTAG;
	pin 155 = TDI;
	pin 156 = TMS;
	pin 157 = TCK;
	pin 158 = VCCINT;
	pin 159 = IOB_N24_0;
	pin 160 = IOB_N23_1;
	pin 161 = IOB_N23_0;
	pin 162 = IOB_N22_0;
	pin 163 = GND;
	pin 164 = IOB_N21_1;
	pin 165 = IOB_N21_0;
	pin 166 = IOB_N20_0;
	pin 167 = VCCIO1;
	pin 168 = IOB_N19_1;
	pin 169 = IOB_N19_0;
	pin 170 = IOB_N18_1;
	pin 171 = IOB_N18_0;
	pin 172 = GND;
	pin 173 = IOB_N17_1;
	pin 174 = IOB_N16_0;
	pin 175 = IOB_N15_1;
	pin 176 = IOB_N15_0;
	pin 177 = VCCIO1;
	pin 178 = IOB_N14_1;
	pin 179 = IOB_N14_0;
	pin 180 = IOB_N13_1;
	pin 181 = GND;
	pin 182 = VCCINT;
	pin 183 = IOB_N12_1;
	pin 184 = GND;
	pin 185 = IOB_N12_0;
	pin 186 = IOB_N11_1;
	pin 187 = IOB_N11_0;
	pin 188 = IOB_N10_1;
	pin 189 = VCCIO0;
	pin 190 = IOB_N10_0;
	pin 191 = IOB_N9_1;
	pin 192 = IOB_N8_0;
	pin 193 = IOB_N7_1;
	pin 194 = GND;
	pin 195 = IOB_N7_0;
	pin 196 = IOB_N6_1;
	pin 197 = IOB_N6_0;
	pin 198 = IOB_N5_1;
	pin 199 = VCCIO0;
	pin 200 = IOB_N5_0;
	pin 201 = IOB_N4_1;
	pin 202 = IOB_N4_0;
	pin 203 = IOB_N3_1;
	pin 204 = IOB_N3_0;
	pin 205 = IOB_N2_1;
	pin 206 = IOB_N1_1;
	pin 207 = GND;
	pin 208 = M0;
}

// LFXP6C-TQFP144 LFXP6E-TQFP144
bond BOND3 {
	kind single;
	pin 1 = PROG_B;
	pin 2 = CCLK;
	pin 3 = GND;
	pin 4 = IOB_W25_0;
	pin 5 = IOB_W25_1;
	pin 6 = IOB_W24_0;
	pin 7 = IOB_W24_1;
	pin 8 = VCCIO7;
	pin 9 = IOB_W22_0;
	pin 10 = IOB_W21_1;
	pin 11 = GND;
	pin 12 = IOB_W20_0;
	pin 13 = IOB_W20_1;
	pin 14 = VCCINT;
	pin 15 = IOB_W19_0;
	pin 16 = IOB_W19_1;
	pin 17 = IOB_W18_0;
	pin 18 = IOB_W18_1;
	pin 19 = VCCPLL_W;
	pin 20 = VCCPLL_W;
	pin 21 = VCCIO6;
	pin 22 = IOB_W11_0;
	pin 23 = IOB_W11_1;
	pin 24 = IOB_W10_0;
	pin 25 = IOB_W10_1;
	pin 26 = IOB_W9_0;
	pin 27 = IOB_W9_1;
	pin 28 = GND;
	pin 29 = IOB_W5_0;
	pin 30 = IOB_W4_1;
	pin 31 = IOB_W3_0;
	pin 32 = IOB_W3_1;
	pin 33 = IOB_W2_0;
	pin 34 = IOB_W1_0;
	pin 35 = IOB_W1_1;
	pin 36 = VCCAUX;
	pin 37 = SLEEP_B;
	pin 38 = INIT_B;
	pin 39 = VCCINT;
	pin 40 = IOB_S4_1;
	pin 41 = IOB_S7_1;
	pin 42 = IOB_S9_0;
	pin 43 = IOB_S9_1;
	pin 44 = GND;
	pin 45 = IOB_S11_0;
	pin 46 = IOB_S12_1;
	pin 47 = IOB_S13_0;
	pin 48 = IOB_S13_1;
	pin 49 = VCCIO5;
	pin 50 = IOB_S14_0;
	pin 51 = IOB_S14_1;
	pin 52 = IOB_S15_0;
	pin 53 = IOB_S15_1;
	pin 54 = GND;
	pin 55 = IOB_S16_0;
	pin 56 = GND;
	pin 57 = IOB_S16_1;
	pin 58 = IOB_S17_0;
	pin 59 = IOB_S17_1;
	pin 60 = IOB_S18_0;
	pin 61 = VCCIO4;
	pin 62 = IOB_S18_1;
	pin 63 = IOB_S21_0;
	pin 64 = GND;
	pin 65 = IOB_S21_1;
	pin 66 = IOB_S22_0;
	pin 67 = IOB_S22_1;
	pin 68 = VCCIO4;
	pin 69 = IOB_S24_0;
	pin 70 = IOB_S26_0;
	pin 71 = IOB_S26_1;
	pin 72 = IOB_S27_0;
	pin 73 = VCCINT;
	pin 74 = IOB_E1_1;
	pin 75 = GND;
	pin 76 = IOB_E1_0;
	pin 77 = IOB_E2_1;
	pin 78 = IOB_E2_0;
	pin 79 = IOB_E3_1;
	pin 80 = IOB_E3_0;
	pin 81 = IOB_E4_1;
	pin 82 = IOB_E5_0;
	pin 83 = IOB_E6_1;
	pin 84 = IOB_E6_0;
	pin 85 = GND;
	pin 86 = IOB_E7_0;
	pin 87 = IOB_E8_1;
	pin 88 = VCCIO3;
	pin 89 = IOB_E8_0;
	pin 90 = VCCPLL_E;
	pin 91 = VCCPLL_E;
	pin 92 = IOB_E15_1;
	pin 93 = IOB_E15_0;
	pin 94 = IOB_E19_1;
	pin 95 = IOB_E19_0;
	pin 96 = IOB_E20_1;
	pin 97 = IOB_E20_0;
	pin 98 = VCCIO2;
	pin 99 = IOB_E21_1;
	pin 100 = IOB_E22_0;
	pin 101 = GND;
	pin 102 = IOB_E24_1;
	pin 103 = IOB_E24_0;
	pin 104 = IOB_E25_1;
	pin 105 = IOB_E25_0;
	pin 106 = VCCAUX;
	pin 107 = TDO;
	pin 108 = VCC_JTAG;
	pin 109 = TDI;
	pin 110 = TMS;
	pin 111 = TCK;
	pin 112 = VCCINT;
	pin 113 = IOB_N27_0;
	pin 114 = IOB_N26_0;
	pin 115 = IOB_N25_0;
	pin 116 = IOB_N24_1;
	pin 117 = IOB_N24_0;
	pin 118 = IOB_N23_0;
	pin 119 = VCCIO1;
	pin 120 = IOB_N22_1;
	pin 121 = GND;
	pin 122 = IOB_N19_0;
	pin 123 = IOB_N18_0;
	pin 124 = IOB_N17_1;
	pin 125 = IOB_N17_0;
	pin 126 = IOB_N16_1;
	pin 127 = GND;
	pin 128 = IOB_N15_1;
	pin 129 = IOB_N15_0;
	pin 130 = IOB_N14_1;
	pin 131 = IOB_N14_0;
	pin 132 = IOB_N13_1;
	pin 133 = VCCIO0;
	pin 134 = IOB_N13_0;
	pin 135 = IOB_N11_0;
	pin 136 = GND;
	pin 137 = IOB_N10_0;
	pin 138 = IOB_N9_0;
	pin 139 = IOB_N8_0;
	pin 140 = IOB_N7_0;
	pin 141 = IOB_N5_1;
	pin 142 = M0;
	pin 143 = M1;
	pin 144 = DONE;
}

// LFXP6C-PQFP208 LFXP6E-PQFP208
bond BOND4 {
	kind single;
	pin 1 = M1;
	pin 2 = DONE;
	pin 3 = PROG_B;
	pin 4 = CCLK;
	pin 5 = GND;
	pin 6 = IOB_W25_0;
	pin 7 = GND;
	pin 8 = IOB_W25_1;
	pin 9 = IOB_W24_0;
	pin 10 = IOB_W24_1;
	pin 11 = IOB_W23_0;
	pin 12 = IOB_W23_1;
	pin 13 = VCCIO7;
	pin 14 = IOB_W22_0;
	pin 15 = IOB_W21_1;
	pin 16 = GND;
	pin 17 = IOB_W20_0;
	pin 18 = IOB_W20_1;
	pin 19 = VCCINT;
	pin 20 = IOB_W19_0;
	pin 21 = IOB_W19_1;
	pin 22 = IOB_W18_0;
	pin 23 = VCCIO7;
	pin 24 = IOB_W18_1;
	pin 25 = VCCPLL_W;
	pin 26 = VCCPLL_W;
	pin 27 = IOB_W12_1;
	pin 28 = VCCIO6;
	pin 29 = IOB_W11_0;
	pin 30 = IOB_W11_1;
	pin 31 = IOB_W10_0;
	pin 32 = IOB_W10_1;
	pin 33 = IOB_W9_0;
	pin 34 = IOB_W9_1;
	pin 35 = VCCINT;
	pin 36 = IOB_W6_0;
	pin 37 = IOB_W6_1;
	pin 38 = GND;
	pin 39 = IOB_W5_0;
	pin 40 = IOB_W4_1;
	pin 41 = VCCIO6;
	pin 42 = IOB_W3_0;
	pin 43 = IOB_W3_1;
	pin 44 = IOB_W2_0;
	pin 45 = IOB_W2_1;
	pin 46 = IOB_W1_0;
	pin 47 = GND;
	pin 48 = IOB_W1_1;
	pin 49 = GND;
	pin 50 = VCCAUX;
	pin 51 = SLEEP_B;
	pin 52 = INIT_B;
	pin 53 = VCCINT;
	pin 54 = IOB_S4_1;
	pin 55 = IOB_S5_0;
	pin 56 = IOB_S5_1;
	pin 57 = IOB_S6_0;
	pin 58 = IOB_S6_1;
	pin 59 = GND;
	pin 60 = IOB_S7_0;
	pin 61 = IOB_S7_1;
	pin 62 = IOB_S8_0;
	pin 63 = IOB_S8_1;
	pin 64 = VCCIO5;
	pin 65 = IOB_S9_0;
	pin 66 = IOB_S9_1;
	pin 67 = IOB_S10_0;
	pin 68 = IOB_S10_1;
	pin 69 = GND;
	pin 70 = IOB_S11_0;
	pin 71 = IOB_S12_1;
	pin 72 = IOB_S13_0;
	pin 73 = IOB_S13_1;
	pin 74 = VCCIO5;
	pin 75 = IOB_S14_0;
	pin 76 = IOB_S14_1;
	pin 77 = IOB_S15_0;
	pin 78 = IOB_S15_1;
	pin 79 = GND;
	pin 80 = VCCINT;
	pin 81 = IOB_S16_0;
	pin 82 = GND;
	pin 83 = IOB_S16_1;
	pin 84 = IOB_S17_0;
	pin 85 = IOB_S17_1;
	pin 86 = IOB_S18_0;
	pin 87 = VCCIO4;
	pin 88 = IOB_S18_1;
	pin 89 = IOB_S19_0;
	pin 90 = IOB_S20_1;
	pin 91 = IOB_S21_0;
	pin 92 = GND;
	pin 93 = IOB_S21_1;
	pin 94 = IOB_S22_0;
	pin 95 = IOB_S22_1;
	pin 96 = IOB_S23_0;
	pin 97 = VCCIO4;
	pin 98 = IOB_S23_1;
	pin 99 = IOB_S24_0;
	pin 100 = IOB_S24_1;
	pin 101 = IOB_S25_0;
	pin 102 = IOB_S25_1;
	pin 103 = IOB_S26_0;
	pin 104 = IOB_S29_0;
	pin 105 = IOB_S29_1;
	pin 106 = GND;
	pin 107 = VCCINT;
	pin 108 = IOB_E1_1;
	pin 109 = GND;
	pin 110 = IOB_E1_0;
	pin 111 = IOB_E2_1;
	pin 112 = IOB_E2_0;
	pin 113 = IOB_E3_1;
	pin 114 = IOB_E3_0;
	pin 115 = VCCIO3;
	pin 116 = IOB_E4_1;
	pin 117 = IOB_E5_0;
	pin 118 = GND;
	pin 119 = IOB_E6_1;
	pin 120 = IOB_E6_0;
	pin 121 = GND;
	pin 122 = IOB_E7_1;
	pin 123 = IOB_E7_0;
	pin 124 = IOB_E8_1;
	pin 125 = VCCIO3;
	pin 126 = IOB_E8_0;
	pin 127 = VCCPLL_E;
	pin 128 = VCCPLL_E;
	pin 129 = IOB_E14_0;
	pin 130 = GND;
	pin 131 = IOB_E15_1;
	pin 132 = IOB_E15_0;
	pin 133 = IOB_E16_1;
	pin 134 = IOB_E16_0;
	pin 135 = GND;
	pin 136 = IOB_E19_1;
	pin 137 = IOB_E19_0;
	pin 138 = IOB_E20_1;
	pin 139 = IOB_E20_0;
	pin 140 = VCCIO2;
	pin 141 = IOB_E21_1;
	pin 142 = IOB_E22_0;
	pin 143 = GND;
	pin 144 = IOB_E23_1;
	pin 145 = IOB_E23_0;
	pin 146 = IOB_E24_1;
	pin 147 = IOB_E24_0;
	pin 148 = IOB_E25_1;
	pin 149 = VCCIO2;
	pin 150 = IOB_E25_0;
	pin 151 = VCCINT;
	pin 152 = VCCAUX;
	pin 153 = TDO;
	pin 154 = VCC_JTAG;
	pin 155 = TDI;
	pin 156 = TMS;
	pin 157 = TCK;
	pin 158 = VCCINT;
	pin 159 = IOB_N27_0;
	pin 160 = IOB_N26_1;
	pin 161 = IOB_N26_0;
	pin 162 = IOB_N25_0;
	pin 163 = GND;
	pin 164 = IOB_N24_1;
	pin 165 = IOB_N24_0;
	pin 166 = IOB_N23_0;
	pin 167 = VCCIO1;
	pin 168 = IOB_N22_1;
	pin 169 = IOB_N22_0;
	pin 170 = IOB_N21_1;
	pin 171 = IOB_N21_0;
	pin 172 = GND;
	pin 173 = IOB_N20_1;
	pin 174 = IOB_N19_0;
	pin 175 = IOB_N18_1;
	pin 176 = IOB_N18_0;
	pin 177 = VCCIO1;
	pin 178 = IOB_N17_1;
	pin 179 = IOB_N17_0;
	pin 180 = IOB_N16_1;
	pin 181 = GND;
	pin 182 = VCCINT;
	pin 183 = IOB_N15_1;
	pin 184 = GND;
	pin 185 = IOB_N15_0;
	pin 186 = IOB_N14_1;
	pin 187 = IOB_N14_0;
	pin 188 = IOB_N13_1;
	pin 189 = VCCIO0;
	pin 190 = IOB_N13_0;
	pin 191 = IOB_N12_1;
	pin 192 = IOB_N11_0;
	pin 193 = IOB_N10_1;
	pin 194 = GND;
	pin 195 = IOB_N10_0;
	pin 196 = IOB_N9_1;
	pin 197 = IOB_N9_0;
	pin 198 = IOB_N8_1;
	pin 199 = VCCIO0;
	pin 200 = IOB_N8_0;
	pin 201 = IOB_N7_1;
	pin 202 = IOB_N7_0;
	pin 203 = IOB_N6_1;
	pin 204 = IOB_N6_0;
	pin 205 = IOB_N5_1;
	pin 206 = IOB_N4_1;
	pin 207 = GND;
	pin 208 = M0;
}

// LFXP6C-FPBGA256 LFXP6E-FPBGA256
bond BOND5 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N7_1;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N14_0;
	pin A8 = IOB_N14_1;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N23_1;
	pin A13 = IOB_N25_1;
	pin A14 = IOB_N28_1;
	pin A15 = IOB_N30_1;
	pin A16 = GND;
	pin B1 = IOB_N2_0;
	pin B2 = IOB_N3_0;
	pin B3 = IOB_N4_1;
	pin B4 = M1;
	pin B5 = IOB_N8_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N15_0;
	pin B9 = IOB_N20_1;
	pin B10 = IOB_N18_0;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N23_0;
	pin B13 = IOB_N29_1;
	pin B14 = TCK;
	pin B15 = IOB_N30_0;
	pin B16 = IOB_E20_1;
	pin C1 = CCLK;
	pin C2 = PROG_B;
	pin C3 = DONE;
	pin C4 = M0;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N13_0;
	pin C8 = IOB_N16_0;
	pin C9 = IOB_N16_1;
	pin C10 = IOB_N24_1;
	pin C11 = IOB_N29_0;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N25_0;
	pin C14 = TMS;
	pin C15 = IOB_E24_0;
	pin C16 = IOB_E20_0;
	pin D1 = IOB_W25_0;
	pin D2 = IOB_W24_0;
	pin D3 = IOB_W24_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N9_0;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N21_0;
	pin D12 = IOB_N27_0;
	pin D13 = VCCINT;
	pin D14 = TDI;
	pin D15 = IOB_E24_1;
	pin D16 = VCC_JTAG;
	pin E1 = IOB_W20_0;
	pin E2 = IOB_W22_0;
	pin E3 = IOB_W15_0;
	pin E4 = VCCAUX;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N9_1;
	pin E8 = IOB_N12_1;
	pin E9 = IOB_N15_1;
	pin E10 = IOB_N24_0;
	pin E11 = IOB_N26_0;
	pin E12 = VCCINT;
	pin E13 = VCCAUX;
	pin E14 = IOB_E23_0;
	pin E15 = IOB_E22_0;
	pin E16 = TDO;
	pin F1 = IOB_W20_1;
	pin F2 = IOB_W23_1;
	pin F3 = IOB_W23_0;
	pin F4 = IOB_W15_1;
	pin F5 = IOB_N1_1;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = GND;
	pin F12 = IOB_N26_1;
	pin F13 = IOB_E18_0;
	pin F14 = IOB_E23_1;
	pin F15 = IOB_E13_0;
	pin F16 = IOB_E19_0;
	pin G1 = IOB_W25_1;
	pin G2 = IOB_W19_1;
	pin G3 = IOB_W19_0;
	pin G4 = IOB_W21_1;
	pin G5 = IOB_W13_0;
	pin G6 = VCCIO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCIO2;
	pin G12 = IOB_E18_1;
	pin G13 = IOB_E25_0;
	pin G14 = IOB_E16_0;
	pin G15 = IOB_E16_1;
	pin G16 = IOB_E19_1;
	pin H1 = IOB_W18_0;
	pin H2 = IOB_W18_1;
	pin H3 = IOB_W14_0;
	pin H4 = VCCPLL_W;
	pin H5 = VCCPLL_W;
	pin H6 = VCCIO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E14_0;
	pin H13 = IOB_E14_1;
	pin H14 = IOB_E21_1;
	pin H15 = IOB_E25_1;
	pin H16 = IOB_E15_0;
	pin J1 = IOB_W16_0;
	pin J2 = IOB_W16_1;
	pin J3 = IOB_W14_1;
	pin J4 = IOB_W12_1;
	pin J5 = IOB_W5_0;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO3;
	pin J12 = VCCPLL_E;
	pin J13 = VCCPLL_E;
	pin J14 = IOB_E11_0;
	pin J15 = IOB_E11_1;
	pin J16 = IOB_E15_1;
	pin K1 = IOB_W10_0;
	pin K2 = IOB_W10_1;
	pin K3 = IOB_W8_0;
	pin K4 = IOB_W7_0;
	pin K5 = IOB_W7_1;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO3;
	pin K12 = IOB_E10_0;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E8_1;
	pin K15 = IOB_E8_0;
	pin K16 = IOB_E9_0;
	pin L1 = IOB_W11_0;
	pin L2 = IOB_W11_1;
	pin L3 = IOB_W8_1;
	pin L4 = IOB_W6_0;
	pin L5 = IOB_W2_0;
	pin L6 = GND;
	pin L7 = VCCIO5;
	pin L8 = VCCIO5;
	pin L9 = VCCIO4;
	pin L10 = VCCIO4;
	pin L11 = GND;
	pin L12 = IOB_E10_1;
	pin L13 = IOB_E2_0;
	pin L14 = IOB_E6_0;
	pin L15 = IOB_E6_1;
	pin L16 = IOB_E9_1;
	pin M1 = IOB_W9_0;
	pin M2 = IOB_W9_1;
	pin M3 = IOB_W1_0;
	pin M4 = VCCAUX;
	pin M5 = VCCINT;
	pin M6 = IOB_W2_1;
	pin M7 = IOB_S2_0;
	pin M8 = IOB_S8_1;
	pin M9 = IOB_S20_1;
	pin M10 = IOB_S24_1;
	pin M11 = IOB_S23_0;
	pin M12 = VCCINT;
	pin M13 = VCCAUX;
	pin M14 = IOB_E2_1;
	pin M15 = IOB_E12_1;
	pin M16 = IOB_E7_1;
	pin N1 = IOB_W4_1;
	pin N2 = IOB_W6_1;
	pin N3 = IOB_W1_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S1_1;
	pin N6 = IOB_S3_0;
	pin N7 = IOB_S8_0;
	pin N8 = IOB_S12_1;
	pin N9 = IOB_S19_0;
	pin N10 = IOB_S24_0;
	pin N11 = IOB_S23_1;
	pin N12 = IOB_S29_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E4_1;
	pin N15 = IOB_E1_0;
	pin N16 = IOB_E7_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = INIT_B;
	pin P4 = SLEEP_B;
	pin P5 = IOB_S4_1;
	pin P6 = IOB_S9_1;
	pin P7 = IOB_S11_0;
	pin P8 = IOB_S14_0;
	pin P9 = IOB_S16_1;
	pin P10 = IOB_S18_1;
	pin P11 = IOB_S29_0;
	pin P12 = IOB_S26_1;
	pin P13 = IOB_S22_0;
	pin P14 = IOB_S25_1;
	pin P15 = IOB_E1_1;
	pin P16 = IOB_E3_1;
	pin R1 = IOB_S2_1;
	pin R2 = IOB_S5_0;
	pin R3 = IOB_S6_0;
	pin R4 = IOB_S1_0;
	pin R5 = IOB_S7_1;
	pin R6 = IOB_S10_1;
	pin R7 = IOB_S13_0;
	pin R8 = IOB_S15_0;
	pin R9 = IOB_S16_0;
	pin R10 = IOB_S18_0;
	pin R11 = IOB_S26_0;
	pin R12 = IOB_S21_0;
	pin R13 = IOB_S22_1;
	pin R14 = IOB_S28_1;
	pin R15 = IOB_S30_1;
	pin R16 = IOB_E3_0;
	pin T1 = GND;
	pin T2 = IOB_S5_1;
	pin T3 = IOB_S6_1;
	pin T4 = IOB_S7_0;
	pin T5 = IOB_S9_0;
	pin T6 = IOB_S10_0;
	pin T7 = IOB_S13_1;
	pin T8 = IOB_S14_1;
	pin T9 = IOB_S15_1;
	pin T10 = IOB_S17_0;
	pin T11 = IOB_S17_1;
	pin T12 = IOB_S21_1;
	pin T13 = IOB_S25_0;
	pin T14 = IOB_S27_0;
	pin T15 = IOB_S30_0;
	pin T16 = GND;
}

// LFXP10C-FPBGA256 LFXP10E-FPBGA256
bond BOND6 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N6_1;
	pin A3 = IOB_N9_0;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N12_1;
	pin A6 = IOB_N14_1;
	pin A7 = IOB_N18_0;
	pin A8 = IOB_N18_1;
	pin A9 = IOB_N21_0;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N27_1;
	pin A13 = IOB_N29_1;
	pin A14 = IOB_N32_1;
	pin A15 = IOB_N34_1;
	pin A16 = GND;
	pin B1 = IOB_N6_0;
	pin B2 = IOB_N7_0;
	pin B3 = IOB_N8_1;
	pin B4 = M1;
	pin B5 = IOB_N12_0;
	pin B6 = IOB_N11_0;
	pin B7 = IOB_N17_1;
	pin B8 = IOB_N19_0;
	pin B9 = IOB_N24_1;
	pin B10 = IOB_N22_0;
	pin B11 = IOB_N25_1;
	pin B12 = IOB_N27_0;
	pin B13 = IOB_N31_0;
	pin B14 = TCK;
	pin B15 = IOB_N34_0;
	pin B16 = IOB_E29_1;
	pin C1 = CCLK;
	pin C2 = PROG_B;
	pin C3 = DONE;
	pin C4 = M0;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N14_0;
	pin C7 = IOB_N17_0;
	pin C8 = IOB_N20_0;
	pin C9 = IOB_N20_1;
	pin C10 = IOB_N28_1;
	pin C11 = IOB_N33_0;
	pin C12 = IOB_N26_1;
	pin C13 = IOB_N29_0;
	pin C14 = TMS;
	pin C15 = IOB_E33_0;
	pin C16 = IOB_E29_0;
	pin D1 = IOB_W31_0;
	pin D2 = IOB_W33_0;
	pin D3 = IOB_W33_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N9_1;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N13_0;
	pin D8 = IOB_N15_0;
	pin D9 = IOB_N23_0;
	pin D10 = IOB_N21_1;
	pin D11 = IOB_N25_0;
	pin D12 = IOB_N33_1;
	pin D13 = VCCINT;
	pin D14 = TDI;
	pin D15 = IOB_E33_1;
	pin D16 = VCC_JTAG;
	pin E1 = IOB_W29_0;
	pin E2 = IOB_W30_1;
	pin E3 = IOB_W28_0;
	pin E4 = VCCAUX;
	pin E5 = VCCINT;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N16_1;
	pin E9 = IOB_N19_1;
	pin E10 = IOB_N28_0;
	pin E11 = IOB_N30_0;
	pin E12 = VCCINT;
	pin E13 = VCCAUX;
	pin E14 = IOB_E32_0;
	pin E15 = IOB_E31_0;
	pin E16 = TDO;
	pin F1 = IOB_W29_1;
	pin F2 = IOB_W27_1;
	pin F3 = IOB_W27_0;
	pin F4 = IOB_W28_1;
	pin F5 = IOB_N5_1;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = GND;
	pin F12 = IOB_N30_1;
	pin F13 = IOB_E28_0;
	pin F14 = IOB_E32_1;
	pin F15 = IOB_E30_1;
	pin F16 = IOB_E24_0;
	pin G1 = IOB_W25_1;
	pin G2 = IOB_W24_1;
	pin G3 = IOB_W24_0;
	pin G4 = IOB_W22_0;
	pin G5 = IOB_W21_1;
	pin G6 = VCCIO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCIO2;
	pin G12 = IOB_E28_1;
	pin G13 = IOB_E25_1;
	pin G14 = IOB_E23_0;
	pin G15 = IOB_E23_1;
	pin G16 = IOB_E24_1;
	pin H1 = IOB_W23_0;
	pin H2 = IOB_W23_1;
	pin H3 = IOB_W18_0;
	pin H4 = VCCPLL_W;
	pin H5 = VCCPLL_W;
	pin H6 = VCCIO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E20_0;
	pin H13 = IOB_E20_1;
	pin H14 = IOB_E22_0;
	pin H15 = IOB_E21_1;
	pin H16 = IOB_E19_0;
	pin J1 = IOB_W20_0;
	pin J2 = IOB_W20_1;
	pin J3 = IOB_W18_1;
	pin J4 = IOB_W14_0;
	pin J5 = IOB_W13_1;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO3;
	pin J12 = VCCPLL_E;
	pin J13 = VCCPLL_E;
	pin J14 = IOB_E17_0;
	pin J15 = IOB_E17_1;
	pin J16 = IOB_E19_1;
	pin K1 = IOB_W16_0;
	pin K2 = IOB_W16_1;
	pin K3 = IOB_W10_0;
	pin K4 = IOB_W7_0;
	pin K5 = IOB_W7_1;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO3;
	pin K12 = IOB_E13_1;
	pin K13 = IOB_E14_0;
	pin K14 = IOB_E12_1;
	pin K15 = IOB_E12_0;
	pin K16 = IOB_E15_0;
	pin L1 = IOB_W12_0;
	pin L2 = IOB_W12_1;
	pin L3 = IOB_W10_1;
	pin L4 = IOB_W8_0;
	pin L5 = IOB_W2_0;
	pin L6 = GND;
	pin L7 = VCCIO5;
	pin L8 = VCCIO5;
	pin L9 = VCCIO4;
	pin L10 = VCCIO4;
	pin L11 = GND;
	pin L12 = IOB_E10_0;
	pin L13 = IOB_E7_0;
	pin L14 = IOB_E8_0;
	pin L15 = IOB_E8_1;
	pin L16 = IOB_E15_1;
	pin M1 = IOB_W11_0;
	pin M2 = IOB_W11_1;
	pin M3 = IOB_W1_0;
	pin M4 = VCCAUX;
	pin M5 = VCCINT;
	pin M6 = IOB_W2_1;
	pin M7 = IOB_S8_1;
	pin M8 = IOB_S12_1;
	pin M9 = IOB_S24_1;
	pin M10 = IOB_S28_1;
	pin M11 = IOB_S27_0;
	pin M12 = VCCINT;
	pin M13 = VCCAUX;
	pin M14 = IOB_E7_1;
	pin M15 = IOB_E4_1;
	pin M16 = IOB_E11_1;
	pin N1 = IOB_W5_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W1_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S5_1;
	pin N6 = IOB_S7_0;
	pin N7 = IOB_S12_0;
	pin N8 = IOB_S16_1;
	pin N9 = IOB_S23_0;
	pin N10 = IOB_S28_0;
	pin N11 = IOB_S27_1;
	pin N12 = IOB_S33_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E2_0;
	pin N16 = IOB_E11_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = INIT_B;
	pin P4 = SLEEP_B;
	pin P5 = IOB_S6_0;
	pin P6 = IOB_S13_1;
	pin P7 = IOB_S15_0;
	pin P8 = IOB_S18_0;
	pin P9 = IOB_S20_1;
	pin P10 = IOB_S22_1;
	pin P11 = IOB_S33_0;
	pin P12 = IOB_S30_1;
	pin P13 = IOB_S26_0;
	pin P14 = IOB_S29_1;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_1;
	pin R1 = IOB_S6_1;
	pin R2 = IOB_S9_0;
	pin R3 = IOB_S10_0;
	pin R4 = IOB_S5_0;
	pin R5 = IOB_S11_1;
	pin R6 = IOB_S14_1;
	pin R7 = IOB_S17_0;
	pin R8 = IOB_S19_0;
	pin R9 = IOB_S20_0;
	pin R10 = IOB_S22_0;
	pin R11 = IOB_S30_0;
	pin R12 = IOB_S25_0;
	pin R13 = IOB_S26_1;
	pin R14 = IOB_S32_1;
	pin R15 = IOB_S34_1;
	pin R16 = IOB_E3_0;
	pin T1 = GND;
	pin T2 = IOB_S9_1;
	pin T3 = IOB_S10_1;
	pin T4 = IOB_S11_0;
	pin T5 = IOB_S13_0;
	pin T6 = IOB_S14_0;
	pin T7 = IOB_S17_1;
	pin T8 = IOB_S18_1;
	pin T9 = IOB_S19_1;
	pin T10 = IOB_S21_0;
	pin T11 = IOB_S21_1;
	pin T12 = IOB_S25_1;
	pin T13 = IOB_S29_0;
	pin T14 = IOB_S31_0;
	pin T15 = IOB_S34_0;
	pin T16 = GND;
}

// LFXP10C-FPBGA388 LFXP10E-FPBGA388
bond BOND7 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N4_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N12_0;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_1;
	pin A10 = IOB_N18_0;
	pin A11 = IOB_N18_1;
	pin A12 = IOB_N21_0;
	pin A13 = IOB_N22_0;
	pin A14 = IOB_N25_0;
	pin A15 = IOB_N26_0;
	pin A16 = IOB_N27_0;
	pin A17 = IOB_N28_0;
	pin A18 = IOB_N30_0;
	pin A19 = IOB_N31_0;
	pin A20 = IOB_N33_0;
	pin A21 = IOB_N35_0;
	pin A22 = GND;
	pin B1 = DONE;
	pin B2 = M1;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N17_1;
	pin B11 = IOB_N19_0;
	pin B12 = IOB_N20_1;
	pin B13 = IOB_N21_1;
	pin B14 = IOB_N22_1;
	pin B15 = IOB_N25_1;
	pin B16 = IOB_N26_1;
	pin B17 = IOB_N27_1;
	pin B18 = IOB_N28_1;
	pin B19 = IOB_N30_1;
	pin B20 = IOB_N32_1;
	pin B21 = IOB_N33_1;
	pin B22 = IOB_N35_1;
	pin C1 = M0;
	pin C2 = NC;
	pin C3 = IOB_N2_0;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N6_1;
	pin C6 = IOB_N11_0;
	pin C7 = IOB_N12_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N10_0;
	pin C10 = IOB_N10_1;
	pin C11 = IOB_N19_1;
	pin C12 = IOB_N20_0;
	pin C13 = IOB_N29_0;
	pin C14 = IOB_N29_1;
	pin C15 = NC;
	pin C16 = NC;
	pin C17 = NC;
	pin C18 = IOB_N38_0;
	pin C19 = IOB_N37_1;
	pin C20 = IOB_N37_0;
	pin C21 = IOB_N36_1;
	pin C22 = IOB_N36_0;
	pin D1 = IOB_W34_1;
	pin D2 = IOB_W34_0;
	pin D3 = IOB_N1_0;
	pin D4 = NC;
	pin D5 = NC;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N5_0;
	pin D9 = IOB_N5_1;
	pin D10 = IOB_N15_0;
	pin D11 = IOB_N16_1;
	pin D12 = IOB_N23_0;
	pin D13 = IOB_N24_1;
	pin D14 = IOB_N34_0;
	pin D15 = IOB_N34_1;
	pin D16 = NC;
	pin D17 = NC;
	pin D18 = TCK;
	pin D19 = TMS;
	pin D20 = TDI;
	pin D21 = IOB_E34_0;
	pin D22 = IOB_E34_1;
	pin E1 = IOB_W28_1;
	pin E2 = IOB_W33_0;
	pin E3 = IOB_W33_1;
	pin E4 = NC;
	pin E19 = NC;
	pin E20 = VCC_JTAG;
	pin E21 = IOB_E33_0;
	pin E22 = IOB_E33_1;
	pin F1 = IOB_W28_0;
	pin F2 = IOB_W32_1;
	pin F3 = IOB_W32_0;
	pin F4 = PROG_B;
	pin F19 = TDO;
	pin F20 = IOB_E30_1;
	pin F21 = IOB_E32_0;
	pin F22 = IOB_E32_1;
	pin G1 = IOB_W25_0;
	pin G2 = IOB_W29_1;
	pin G3 = IOB_W29_0;
	pin G4 = CCLK;
	pin G7 = VCCAUX;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCIO0;
	pin G11 = VCCIO0;
	pin G12 = VCCIO1;
	pin G13 = VCCIO1;
	pin G14 = VCCIO1;
	pin G15 = VCCIO1;
	pin G16 = VCCAUX;
	pin G19 = IOB_E28_0;
	pin G20 = IOB_E31_0;
	pin G21 = IOB_E29_0;
	pin G22 = IOB_E29_1;
	pin H1 = IOB_W24_1;
	pin H2 = IOB_W25_1;
	pin H3 = IOB_W30_1;
	pin H4 = IOB_W31_0;
	pin H7 = VCCIO7;
	pin H8 = VCCIO0;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = VCCIO1;
	pin H16 = VCCIO2;
	pin H19 = IOB_E28_1;
	pin H20 = IOB_E27_0;
	pin H21 = IOB_E24_0;
	pin H22 = IOB_E24_1;
	pin J1 = IOB_W23_0;
	pin J2 = IOB_W24_0;
	pin J3 = IOB_W21_1;
	pin J4 = IOB_W27_0;
	pin J7 = VCCIO7;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCINT;
	pin J16 = VCCIO2;
	pin J19 = IOB_E25_0;
	pin J20 = IOB_E27_1;
	pin J21 = IOB_E23_0;
	pin J22 = IOB_E23_1;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W22_0;
	pin K4 = IOB_W27_1;
	pin K7 = VCCIO7;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = VCCIO2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E20_0;
	pin K21 = IOB_E19_0;
	pin K22 = IOB_E19_1;
	pin L1 = IOB_W18_0;
	pin L2 = IOB_W20_1;
	pin L3 = IOB_W19_0;
	pin L4 = IOB_W19_1;
	pin L7 = VCCIO7;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCIO2;
	pin L19 = IOB_E20_1;
	pin L20 = IOB_E21_1;
	pin L21 = IOB_E22_0;
	pin L22 = IOB_E18_0;
	pin M1 = IOB_W18_1;
	pin M2 = VCCPLL_W;
	pin M3 = IOB_W17_0;
	pin M4 = IOB_W17_1;
	pin M7 = VCCIO6;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCIO3;
	pin M19 = IOB_E17_0;
	pin M20 = IOB_E17_1;
	pin M21 = VCCPLL_E;
	pin M22 = IOB_E18_1;
	pin N1 = VCCPLL_W;
	pin N2 = IOB_W16_1;
	pin N3 = IOB_W14_0;
	pin N4 = IOB_W13_1;
	pin N7 = VCCIO6;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCIO3;
	pin N19 = IOB_E13_1;
	pin N20 = IOB_E14_0;
	pin N21 = IOB_E16_0;
	pin N22 = VCCPLL_E;
	pin P1 = IOB_W16_0;
	pin P2 = IOB_W15_1;
	pin P3 = IOB_W7_0;
	pin P4 = IOB_W7_1;
	pin P7 = VCCIO6;
	pin P8 = VCCINT;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCIO3;
	pin P19 = IOB_E7_1;
	pin P20 = IOB_E7_0;
	pin P21 = IOB_E16_1;
	pin P22 = IOB_E15_0;
	pin R1 = IOB_W15_0;
	pin R2 = IOB_W12_1;
	pin R3 = IOB_W5_0;
	pin R4 = IOB_W4_1;
	pin R7 = VCCIO6;
	pin R8 = VCCIO5;
	pin R9 = VCCINT;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCIO4;
	pin R16 = VCCIO3;
	pin R19 = IOB_E4_1;
	pin R20 = IOB_E5_0;
	pin R21 = IOB_E12_1;
	pin R22 = IOB_E15_1;
	pin T1 = IOB_W12_0;
	pin T2 = IOB_W11_1;
	pin T3 = IOB_W3_0;
	pin T4 = IOB_W3_1;
	pin T7 = VCCAUX;
	pin T8 = VCCIO5;
	pin T9 = VCCIO5;
	pin T10 = VCCIO5;
	pin T11 = VCCIO5;
	pin T12 = VCCIO4;
	pin T13 = VCCIO4;
	pin T14 = VCCIO4;
	pin T15 = VCCIO4;
	pin T16 = VCCAUX;
	pin T19 = IOB_E1_0;
	pin T20 = IOB_E1_1;
	pin T21 = IOB_E11_1;
	pin T22 = IOB_E12_0;
	pin U1 = IOB_W11_0;
	pin U2 = IOB_W10_1;
	pin U3 = IOB_W1_1;
	pin U4 = IOB_W1_0;
	pin U19 = IOB_E2_1;
	pin U20 = IOB_E2_0;
	pin U21 = IOB_E10_1;
	pin U22 = IOB_E11_0;
	pin V1 = IOB_W10_0;
	pin V2 = IOB_W8_1;
	pin V3 = IOB_W2_1;
	pin V4 = IOB_W2_0;
	pin V19 = IOB_E3_1;
	pin V20 = IOB_E3_0;
	pin V21 = IOB_E8_1;
	pin V22 = IOB_E10_0;
	pin W1 = IOB_W8_0;
	pin W2 = IOB_W6_1;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = SLEEP_B;
	pin W6 = IOB_S1_0;
	pin W7 = NC;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S5_1;
	pin W10 = IOB_S15_0;
	pin W11 = IOB_S16_1;
	pin W12 = IOB_S23_0;
	pin W13 = IOB_S24_1;
	pin W14 = IOB_S34_0;
	pin W15 = IOB_S34_1;
	pin W16 = IOB_S38_0;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = NC;
	pin W20 = NC;
	pin W21 = IOB_E6_1;
	pin W22 = IOB_E8_0;
	pin Y1 = IOB_W6_0;
	pin Y2 = INIT_B;
	pin Y3 = NC;
	pin Y4 = IOB_S2_0;
	pin Y5 = IOB_S2_1;
	pin Y6 = IOB_S8_1;
	pin Y7 = IOB_S12_0;
	pin Y8 = IOB_S13_1;
	pin Y9 = IOB_S10_0;
	pin Y10 = IOB_S10_1;
	pin Y11 = IOB_S19_0;
	pin Y12 = IOB_S19_1;
	pin Y13 = IOB_S28_0;
	pin Y14 = IOB_S28_1;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S27_0;
	pin Y18 = IOB_S29_1;
	pin Y19 = IOB_S31_0;
	pin Y20 = IOB_S33_1;
	pin Y21 = IOB_S37_1;
	pin Y22 = IOB_E6_0;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = IOB_S3_1;
	pin AA4 = IOB_S4_1;
	pin AA5 = IOB_S6_1;
	pin AA6 = IOB_S9_0;
	pin AA7 = IOB_S11_0;
	pin AA8 = IOB_S12_1;
	pin AA9 = IOB_S14_1;
	pin AA10 = IOB_S17_1;
	pin AA11 = IOB_S18_0;
	pin AA12 = IOB_S20_1;
	pin AA13 = IOB_S21_1;
	pin AA14 = IOB_S22_0;
	pin AA15 = IOB_S25_0;
	pin AA16 = IOB_S26_0;
	pin AA17 = IOB_S27_1;
	pin AA18 = IOB_S30_0;
	pin AA19 = IOB_S33_0;
	pin AA20 = IOB_S35_1;
	pin AA21 = IOB_S36_1;
	pin AA22 = IOB_S37_0;
	pin AB1 = GND;
	pin AB2 = IOB_S3_0;
	pin AB3 = IOB_S4_0;
	pin AB4 = IOB_S6_0;
	pin AB5 = IOB_S7_0;
	pin AB6 = IOB_S9_1;
	pin AB7 = IOB_S11_1;
	pin AB8 = IOB_S13_0;
	pin AB9 = IOB_S14_0;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S18_1;
	pin AB12 = IOB_S20_0;
	pin AB13 = IOB_S21_0;
	pin AB14 = IOB_S22_1;
	pin AB15 = IOB_S25_1;
	pin AB16 = IOB_S26_1;
	pin AB17 = IOB_S29_0;
	pin AB18 = IOB_S30_1;
	pin AB19 = IOB_S32_1;
	pin AB20 = IOB_S35_0;
	pin AB21 = IOB_S36_0;
	pin AB22 = GND;
}

// LFXP15C-FPBGA256 LFXP15E-FPBGA256
bond BOND8 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N11_1;
	pin A3 = IOB_N14_0;
	pin A4 = IOB_N16_1;
	pin A5 = IOB_N17_1;
	pin A6 = IOB_N19_1;
	pin A7 = IOB_N23_0;
	pin A8 = IOB_N23_1;
	pin A9 = IOB_N26_0;
	pin A10 = IOB_N27_1;
	pin A11 = IOB_N31_0;
	pin A12 = IOB_N32_1;
	pin A13 = IOB_N34_1;
	pin A14 = IOB_N37_1;
	pin A15 = IOB_N39_1;
	pin A16 = GND;
	pin B1 = IOB_N11_0;
	pin B2 = IOB_N12_0;
	pin B3 = IOB_N13_1;
	pin B4 = M1;
	pin B5 = IOB_N17_0;
	pin B6 = IOB_N16_0;
	pin B7 = IOB_N22_1;
	pin B8 = IOB_N24_0;
	pin B9 = IOB_N29_1;
	pin B10 = IOB_N27_0;
	pin B11 = IOB_N30_1;
	pin B12 = IOB_N32_0;
	pin B13 = IOB_N36_0;
	pin B14 = TCK;
	pin B15 = IOB_N39_0;
	pin B16 = IOB_E33_1;
	pin C1 = CCLK;
	pin C2 = PROG_B;
	pin C3 = DONE;
	pin C4 = M0;
	pin C5 = IOB_N10_0;
	pin C6 = IOB_N19_0;
	pin C7 = IOB_N22_0;
	pin C8 = IOB_N25_0;
	pin C9 = IOB_N25_1;
	pin C10 = IOB_N33_1;
	pin C11 = IOB_N38_0;
	pin C12 = IOB_N31_1;
	pin C13 = IOB_N34_0;
	pin C14 = TMS;
	pin C15 = IOB_E37_0;
	pin C16 = IOB_E33_0;
	pin D1 = IOB_W35_0;
	pin D2 = IOB_W37_0;
	pin D3 = IOB_W37_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N14_1;
	pin D6 = IOB_N15_0;
	pin D7 = IOB_N18_0;
	pin D8 = IOB_N20_0;
	pin D9 = IOB_N28_0;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N30_0;
	pin D12 = IOB_N38_1;
	pin D13 = VCCINT;
	pin D14 = TDI;
	pin D15 = IOB_E37_1;
	pin D16 = VCC_JTAG;
	pin E1 = IOB_W33_0;
	pin E2 = IOB_W34_1;
	pin E3 = IOB_W32_0;
	pin E4 = VCCAUX;
	pin E5 = VCCINT;
	pin E6 = IOB_N15_1;
	pin E7 = IOB_N18_1;
	pin E8 = IOB_N21_1;
	pin E9 = IOB_N24_1;
	pin E10 = IOB_N33_0;
	pin E11 = IOB_N35_0;
	pin E12 = VCCINT;
	pin E13 = VCCAUX;
	pin E14 = IOB_E36_0;
	pin E15 = IOB_E35_0;
	pin E16 = TDO;
	pin F1 = IOB_W33_1;
	pin F2 = IOB_W31_1;
	pin F3 = IOB_W31_0;
	pin F4 = IOB_W32_1;
	pin F5 = IOB_N10_1;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = GND;
	pin F12 = IOB_N35_1;
	pin F13 = IOB_E32_0;
	pin F14 = IOB_E36_1;
	pin F15 = IOB_E34_1;
	pin F16 = IOB_E28_0;
	pin G1 = IOB_W29_1;
	pin G2 = IOB_W28_1;
	pin G3 = IOB_W28_0;
	pin G4 = IOB_W26_0;
	pin G5 = IOB_W25_1;
	pin G6 = VCCIO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCIO2;
	pin G12 = IOB_E32_1;
	pin G13 = IOB_E29_1;
	pin G14 = IOB_E27_0;
	pin G15 = IOB_E27_1;
	pin G16 = IOB_E28_1;
	pin H1 = IOB_W27_0;
	pin H2 = IOB_W27_1;
	pin H3 = IOB_W22_0;
	pin H4 = VCCPLL_W;
	pin H5 = VCCPLL_W;
	pin H6 = VCCIO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E24_0;
	pin H13 = IOB_E24_1;
	pin H14 = IOB_E26_0;
	pin H15 = IOB_E25_1;
	pin H16 = IOB_E23_0;
	pin J1 = IOB_W24_0;
	pin J2 = IOB_W24_1;
	pin J3 = IOB_W22_1;
	pin J4 = IOB_W18_0;
	pin J5 = IOB_W17_1;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO3;
	pin J12 = VCCPLL_E;
	pin J13 = VCCPLL_E;
	pin J14 = IOB_E21_0;
	pin J15 = IOB_E21_1;
	pin J16 = IOB_E23_1;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W14_0;
	pin K4 = IOB_W11_0;
	pin K5 = IOB_W11_1;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO3;
	pin K12 = IOB_E17_1;
	pin K13 = IOB_E18_0;
	pin K14 = IOB_E16_1;
	pin K15 = IOB_E16_0;
	pin K16 = IOB_E19_0;
	pin L1 = IOB_W16_0;
	pin L2 = IOB_W16_1;
	pin L3 = IOB_W14_1;
	pin L4 = IOB_W12_0;
	pin L5 = IOB_W6_0;
	pin L6 = GND;
	pin L7 = VCCIO5;
	pin L8 = VCCIO5;
	pin L9 = VCCIO4;
	pin L10 = VCCIO4;
	pin L11 = GND;
	pin L12 = IOB_E14_0;
	pin L13 = IOB_E11_0;
	pin L14 = IOB_E12_0;
	pin L15 = IOB_E12_1;
	pin L16 = IOB_E19_1;
	pin M1 = IOB_W15_0;
	pin M2 = IOB_W15_1;
	pin M3 = IOB_W5_0;
	pin M4 = VCCAUX;
	pin M5 = VCCINT;
	pin M6 = IOB_W6_1;
	pin M7 = IOB_S13_1;
	pin M8 = IOB_S17_1;
	pin M9 = IOB_S29_1;
	pin M10 = IOB_S33_1;
	pin M11 = IOB_S32_0;
	pin M12 = VCCINT;
	pin M13 = VCCAUX;
	pin M14 = IOB_E11_1;
	pin M15 = IOB_E8_1;
	pin M16 = IOB_E15_1;
	pin N1 = IOB_W9_0;
	pin N2 = IOB_W8_1;
	pin N3 = IOB_W5_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S10_1;
	pin N6 = IOB_S12_0;
	pin N7 = IOB_S17_0;
	pin N8 = IOB_S21_1;
	pin N9 = IOB_S28_0;
	pin N10 = IOB_S33_0;
	pin N11 = IOB_S32_1;
	pin N12 = IOB_S38_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E9_0;
	pin N15 = IOB_E6_0;
	pin N16 = IOB_E15_0;
	pin P1 = IOB_W7_0;
	pin P2 = IOB_W7_1;
	pin P3 = INIT_B;
	pin P4 = SLEEP_B;
	pin P5 = IOB_S11_0;
	pin P6 = IOB_S18_1;
	pin P7 = IOB_S20_0;
	pin P8 = IOB_S23_0;
	pin P9 = IOB_S25_1;
	pin P10 = IOB_S27_1;
	pin P11 = IOB_S38_0;
	pin P12 = IOB_S35_1;
	pin P13 = IOB_S31_0;
	pin P14 = IOB_S34_1;
	pin P15 = IOB_E6_1;
	pin P16 = IOB_E7_1;
	pin R1 = IOB_S11_1;
	pin R2 = IOB_S14_0;
	pin R3 = IOB_S15_0;
	pin R4 = IOB_S10_0;
	pin R5 = IOB_S16_1;
	pin R6 = IOB_S19_1;
	pin R7 = IOB_S22_0;
	pin R8 = IOB_S24_0;
	pin R9 = IOB_S25_0;
	pin R10 = IOB_S27_0;
	pin R11 = IOB_S35_0;
	pin R12 = IOB_S30_0;
	pin R13 = IOB_S31_1;
	pin R14 = IOB_S37_1;
	pin R15 = IOB_S39_1;
	pin R16 = IOB_E7_0;
	pin T1 = GND;
	pin T2 = IOB_S14_1;
	pin T3 = IOB_S15_1;
	pin T4 = IOB_S16_0;
	pin T5 = IOB_S18_0;
	pin T6 = IOB_S19_0;
	pin T7 = IOB_S22_1;
	pin T8 = IOB_S23_1;
	pin T9 = IOB_S24_1;
	pin T10 = IOB_S26_0;
	pin T11 = IOB_S26_1;
	pin T12 = IOB_S30_1;
	pin T13 = IOB_S34_0;
	pin T14 = IOB_S36_0;
	pin T15 = IOB_S39_0;
	pin T16 = GND;
}

// LFXP15C-FPBGA388 LFXP15E-FPBGA388
bond BOND9 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N9_0;
	pin A3 = IOB_N8_1;
	pin A4 = IOB_N11_0;
	pin A5 = IOB_N13_1;
	pin A6 = IOB_N14_1;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N18_0;
	pin A9 = IOB_N19_1;
	pin A10 = IOB_N23_0;
	pin A11 = IOB_N23_1;
	pin A12 = IOB_N26_0;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N30_0;
	pin A15 = IOB_N31_0;
	pin A16 = IOB_N32_0;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N35_0;
	pin A19 = IOB_N36_0;
	pin A20 = IOB_N38_0;
	pin A21 = IOB_N40_0;
	pin A22 = GND;
	pin B1 = DONE;
	pin B2 = M1;
	pin B3 = IOB_N8_0;
	pin B4 = IOB_N9_1;
	pin B5 = IOB_N12_0;
	pin B6 = IOB_N14_0;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N18_1;
	pin B9 = IOB_N22_0;
	pin B10 = IOB_N22_1;
	pin B11 = IOB_N24_0;
	pin B12 = IOB_N25_1;
	pin B13 = IOB_N26_1;
	pin B14 = IOB_N27_1;
	pin B15 = IOB_N30_1;
	pin B16 = IOB_N31_1;
	pin B17 = IOB_N32_1;
	pin B18 = IOB_N33_1;
	pin B19 = IOB_N35_1;
	pin B20 = IOB_N37_1;
	pin B21 = IOB_N38_1;
	pin B22 = IOB_N40_1;
	pin C1 = M0;
	pin C2 = IOB_N6_1;
	pin C3 = IOB_N7_0;
	pin C4 = IOB_N7_1;
	pin C5 = IOB_N11_1;
	pin C6 = IOB_N16_0;
	pin C7 = IOB_N17_1;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N15_0;
	pin C10 = IOB_N15_1;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N25_0;
	pin C13 = IOB_N34_0;
	pin C14 = IOB_N34_1;
	pin C15 = IOB_N44_0;
	pin C16 = IOB_N45_1;
	pin C17 = IOB_N43_1;
	pin C18 = IOB_N43_0;
	pin C19 = IOB_N42_1;
	pin C20 = IOB_N42_0;
	pin C21 = IOB_N41_1;
	pin C22 = IOB_N41_0;
	pin D1 = IOB_W38_1;
	pin D2 = IOB_W38_0;
	pin D3 = IOB_N6_0;
	pin D4 = IOB_N3_0;
	pin D5 = IOB_N2_1;
	pin D6 = IOB_N4_0;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N10_0;
	pin D9 = IOB_N10_1;
	pin D10 = IOB_N20_0;
	pin D11 = IOB_N21_1;
	pin D12 = IOB_N28_0;
	pin D13 = IOB_N29_1;
	pin D14 = IOB_N39_0;
	pin D15 = IOB_N39_1;
	pin D16 = IOB_N46_0;
	pin D17 = IOB_N46_1;
	pin D18 = TCK;
	pin D19 = TMS;
	pin D20 = TDI;
	pin D21 = IOB_E38_0;
	pin D22 = IOB_E38_1;
	pin E1 = IOB_W32_1;
	pin E2 = IOB_W37_0;
	pin E3 = IOB_W37_1;
	pin E4 = IOB_N3_1;
	pin E19 = IOB_N47_0;
	pin E20 = VCC_JTAG;
	pin E21 = IOB_E37_0;
	pin E22 = IOB_E37_1;
	pin F1 = IOB_W32_0;
	pin F2 = IOB_W36_1;
	pin F3 = IOB_W36_0;
	pin F4 = PROG_B;
	pin F19 = TDO;
	pin F20 = IOB_E34_1;
	pin F21 = IOB_E36_0;
	pin F22 = IOB_E36_1;
	pin G1 = IOB_W29_0;
	pin G2 = IOB_W33_1;
	pin G3 = IOB_W33_0;
	pin G4 = CCLK;
	pin G7 = VCCAUX;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCIO0;
	pin G11 = VCCIO0;
	pin G12 = VCCIO1;
	pin G13 = VCCIO1;
	pin G14 = VCCIO1;
	pin G15 = VCCIO1;
	pin G16 = VCCAUX;
	pin G19 = IOB_E32_0;
	pin G20 = IOB_E35_0;
	pin G21 = IOB_E33_0;
	pin G22 = IOB_E33_1;
	pin H1 = IOB_W28_1;
	pin H2 = IOB_W29_1;
	pin H3 = IOB_W34_1;
	pin H4 = IOB_W35_0;
	pin H7 = VCCIO7;
	pin H8 = VCCIO0;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = VCCIO1;
	pin H16 = VCCIO2;
	pin H19 = IOB_E32_1;
	pin H20 = IOB_E31_0;
	pin H21 = IOB_E28_0;
	pin H22 = IOB_E28_1;
	pin J1 = IOB_W27_0;
	pin J2 = IOB_W28_0;
	pin J3 = IOB_W25_1;
	pin J4 = IOB_W31_0;
	pin J7 = VCCIO7;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCINT;
	pin J16 = VCCIO2;
	pin J19 = IOB_E29_0;
	pin J20 = IOB_E31_1;
	pin J21 = IOB_E27_0;
	pin J22 = IOB_E27_1;
	pin K1 = IOB_W24_0;
	pin K2 = IOB_W27_1;
	pin K3 = IOB_W26_0;
	pin K4 = IOB_W31_1;
	pin K7 = VCCIO7;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = VCCIO2;
	pin K19 = IOB_E29_1;
	pin K20 = IOB_E24_0;
	pin K21 = IOB_E23_0;
	pin K22 = IOB_E23_1;
	pin L1 = IOB_W22_0;
	pin L2 = IOB_W24_1;
	pin L3 = IOB_W23_0;
	pin L4 = IOB_W23_1;
	pin L7 = VCCIO7;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCIO2;
	pin L19 = IOB_E24_1;
	pin L20 = IOB_E25_1;
	pin L21 = IOB_E26_0;
	pin L22 = IOB_E22_0;
	pin M1 = IOB_W22_1;
	pin M2 = VCCPLL_W;
	pin M3 = IOB_W21_0;
	pin M4 = IOB_W21_1;
	pin M7 = VCCIO6;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCIO3;
	pin M19 = IOB_E21_0;
	pin M20 = IOB_E21_1;
	pin M21 = VCCPLL_E;
	pin M22 = IOB_E22_1;
	pin N1 = VCCPLL_W;
	pin N2 = IOB_W20_1;
	pin N3 = IOB_W18_0;
	pin N4 = IOB_W17_1;
	pin N7 = VCCIO6;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCIO3;
	pin N19 = IOB_E17_1;
	pin N20 = IOB_E18_0;
	pin N21 = IOB_E20_0;
	pin N22 = VCCPLL_E;
	pin P1 = IOB_W20_0;
	pin P2 = IOB_W19_1;
	pin P3 = IOB_W11_0;
	pin P4 = IOB_W11_1;
	pin P7 = VCCIO6;
	pin P8 = VCCINT;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCIO3;
	pin P19 = IOB_E11_1;
	pin P20 = IOB_E11_0;
	pin P21 = IOB_E20_1;
	pin P22 = IOB_E19_0;
	pin R1 = IOB_W19_0;
	pin R2 = IOB_W16_1;
	pin R3 = IOB_W9_0;
	pin R4 = IOB_W8_1;
	pin R7 = VCCIO6;
	pin R8 = VCCIO5;
	pin R9 = VCCINT;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCIO4;
	pin R16 = VCCIO3;
	pin R19 = IOB_E8_1;
	pin R20 = IOB_E9_0;
	pin R21 = IOB_E16_1;
	pin R22 = IOB_E19_1;
	pin T1 = IOB_W16_0;
	pin T2 = IOB_W15_1;
	pin T3 = IOB_W7_0;
	pin T4 = IOB_W7_1;
	pin T7 = VCCAUX;
	pin T8 = VCCIO5;
	pin T9 = VCCIO5;
	pin T10 = VCCIO5;
	pin T11 = VCCIO5;
	pin T12 = VCCIO4;
	pin T13 = VCCIO4;
	pin T14 = VCCIO4;
	pin T15 = VCCIO4;
	pin T16 = VCCAUX;
	pin T19 = IOB_E5_0;
	pin T20 = IOB_E5_1;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_0;
	pin U1 = IOB_W15_0;
	pin U2 = IOB_W14_1;
	pin U3 = IOB_W5_1;
	pin U4 = IOB_W5_0;
	pin U19 = IOB_E6_1;
	pin U20 = IOB_E6_0;
	pin U21 = IOB_E14_1;
	pin U22 = IOB_E15_0;
	pin V1 = IOB_W14_0;
	pin V2 = IOB_W12_1;
	pin V3 = IOB_W6_1;
	pin V4 = IOB_W6_0;
	pin V19 = IOB_E7_1;
	pin V20 = IOB_E7_0;
	pin V21 = IOB_E12_1;
	pin V22 = IOB_E14_0;
	pin W1 = IOB_W12_0;
	pin W2 = IOB_W10_1;
	pin W3 = IOB_S3_0;
	pin W4 = IOB_S3_1;
	pin W5 = SLEEP_B;
	pin W6 = IOB_S6_0;
	pin W7 = IOB_S6_1;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S10_1;
	pin W10 = IOB_S20_0;
	pin W11 = IOB_S21_1;
	pin W12 = IOB_S28_0;
	pin W13 = IOB_S29_1;
	pin W14 = IOB_S39_0;
	pin W15 = IOB_S39_1;
	pin W16 = IOB_S43_0;
	pin W17 = IOB_S43_1;
	pin W18 = IOB_S46_1;
	pin W19 = IOB_S46_0;
	pin W20 = IOB_S47_0;
	pin W21 = IOB_E10_1;
	pin W22 = IOB_E12_0;
	pin Y1 = IOB_W10_0;
	pin Y2 = INIT_B;
	pin Y3 = IOB_S2_1;
	pin Y4 = IOB_S7_0;
	pin Y5 = IOB_S7_1;
	pin Y6 = IOB_S13_1;
	pin Y7 = IOB_S17_0;
	pin Y8 = IOB_S18_1;
	pin Y9 = IOB_S15_0;
	pin Y10 = IOB_S15_1;
	pin Y11 = IOB_S24_0;
	pin Y12 = IOB_S24_1;
	pin Y13 = IOB_S33_0;
	pin Y14 = IOB_S33_1;
	pin Y15 = IOB_S44_0;
	pin Y16 = IOB_S45_1;
	pin Y17 = IOB_S32_0;
	pin Y18 = IOB_S34_1;
	pin Y19 = IOB_S36_0;
	pin Y20 = IOB_S38_1;
	pin Y21 = IOB_S42_1;
	pin Y22 = IOB_E10_0;
	pin AA1 = IOB_S5_1;
	pin AA2 = IOB_S4_0;
	pin AA3 = IOB_S8_1;
	pin AA4 = IOB_S9_1;
	pin AA5 = IOB_S11_1;
	pin AA6 = IOB_S14_0;
	pin AA7 = IOB_S16_0;
	pin AA8 = IOB_S17_1;
	pin AA9 = IOB_S19_1;
	pin AA10 = IOB_S22_1;
	pin AA11 = IOB_S23_0;
	pin AA12 = IOB_S25_1;
	pin AA13 = IOB_S26_1;
	pin AA14 = IOB_S27_0;
	pin AA15 = IOB_S30_0;
	pin AA16 = IOB_S31_0;
	pin AA17 = IOB_S32_1;
	pin AA18 = IOB_S35_0;
	pin AA19 = IOB_S38_0;
	pin AA20 = IOB_S40_1;
	pin AA21 = IOB_S41_1;
	pin AA22 = IOB_S42_0;
	pin AB1 = GND;
	pin AB2 = IOB_S8_0;
	pin AB3 = IOB_S9_0;
	pin AB4 = IOB_S11_0;
	pin AB5 = IOB_S12_0;
	pin AB6 = IOB_S14_1;
	pin AB7 = IOB_S16_1;
	pin AB8 = IOB_S18_0;
	pin AB9 = IOB_S19_0;
	pin AB10 = IOB_S22_0;
	pin AB11 = IOB_S23_1;
	pin AB12 = IOB_S25_0;
	pin AB13 = IOB_S26_0;
	pin AB14 = IOB_S27_1;
	pin AB15 = IOB_S30_1;
	pin AB16 = IOB_S31_1;
	pin AB17 = IOB_S34_0;
	pin AB18 = IOB_S35_1;
	pin AB19 = IOB_S37_1;
	pin AB20 = IOB_S40_0;
	pin AB21 = IOB_S41_0;
	pin AB22 = GND;
}

// LFXP15C-FPBGA484 LFXP15E-FPBGA484
bond BOND10 {
	kind single;
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N7_0;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N14_0;
	pin A7 = IOB_N16_0;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N20_0;
	pin A10 = IOB_N24_0;
	pin A11 = IOB_N24_1;
	pin A12 = IOB_N25_0;
	pin A13 = IOB_N25_1;
	pin A14 = IOB_N29_1;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N33_1;
	pin A17 = IOB_N37_1;
	pin A18 = IOB_N39_1;
	pin A19 = IOB_N41_1;
	pin A20 = IOB_N42_1;
	pin A21 = GND;
	pin A22 = GND;
	pin B1 = GND;
	pin B2 = IOB_N5_1;
	pin B3 = IOB_N7_1;
	pin B4 = IOB_N9_1;
	pin B5 = IOB_N11_1;
	pin B6 = IOB_N14_1;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N19_1;
	pin B9 = IOB_N21_1;
	pin B10 = IOB_N17_0;
	pin B11 = IOB_N22_1;
	pin B12 = IOB_N27_0;
	pin B13 = IOB_N30_0;
	pin B14 = IOB_N28_0;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N33_0;
	pin B17 = IOB_N36_0;
	pin B18 = IOB_N39_0;
	pin B19 = IOB_N41_0;
	pin B20 = IOB_N42_0;
	pin B21 = NC;
	pin B22 = GND;
	pin C1 = IOB_W42_1;
	pin C2 = IOB_N4_0;
	pin C3 = IOB_N3_1;
	pin C4 = NC;
	pin C5 = NC;
	pin C6 = NC;
	pin C7 = IOB_N6_0;
	pin C8 = IOB_N10_1;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N22_0;
	pin C12 = IOB_N27_1;
	pin C13 = IOB_N30_1;
	pin C14 = IOB_N34_0;
	pin C15 = IOB_N40_1;
	pin C16 = IOB_N43_1;
	pin C17 = IOB_N46_1;
	pin C18 = NC;
	pin C19 = NC;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = IOB_E42_1;
	pin D1 = IOB_W38_0;
	pin D2 = IOB_W38_1;
	pin D3 = IOB_N3_0;
	pin D4 = M1;
	pin D5 = DONE;
	pin D6 = NC;
	pin D7 = IOB_N6_1;
	pin D8 = IOB_N10_0;
	pin D9 = IOB_N15_0;
	pin D10 = IOB_N18_0;
	pin D11 = IOB_N23_1;
	pin D12 = IOB_N26_1;
	pin D13 = IOB_N31_0;
	pin D14 = IOB_N34_1;
	pin D15 = IOB_N40_0;
	pin D16 = IOB_N43_0;
	pin D17 = IOB_N46_0;
	pin D18 = NC;
	pin D19 = TDI;
	pin D20 = TCK;
	pin D21 = IOB_E38_1;
	pin D22 = IOB_E38_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = CCLK;
	pin E4 = NC;
	pin E5 = M0;
	pin E6 = NC;
	pin E7 = IOB_N2_0;
	pin E8 = IOB_N8_0;
	pin E9 = IOB_N12_0;
	pin E10 = IOB_N18_1;
	pin E11 = IOB_N23_0;
	pin E12 = IOB_N26_0;
	pin E13 = IOB_N31_1;
	pin E14 = IOB_N35_1;
	pin E15 = IOB_N38_0;
	pin E16 = IOB_N47_0;
	pin E17 = IOB_N47_1;
	pin E18 = NC;
	pin E19 = TMS;
	pin E20 = VCC_JTAG;
	pin E21 = IOB_E37_1;
	pin E22 = IOB_E37_0;
	pin F1 = IOB_W33_0;
	pin F2 = IOB_W33_1;
	pin F3 = IOB_W40_1;
	pin F4 = IOB_W40_0;
	pin F5 = PROG_B;
	pin F6 = NC;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N8_1;
	pin F9 = IOB_N13_1;
	pin F10 = VCCINT;
	pin F11 = VCCIO0;
	pin F12 = VCCIO1;
	pin F13 = VCCINT;
	pin F14 = IOB_N35_0;
	pin F15 = IOB_N38_1;
	pin F16 = IOB_N44_0;
	pin F17 = IOB_N45_1;
	pin F18 = IOB_E41_1;
	pin F19 = IOB_E41_0;
	pin F20 = TDO;
	pin F21 = IOB_E33_1;
	pin F22 = IOB_E33_0;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W31_1;
	pin G3 = IOB_W39_1;
	pin G4 = IOB_W39_0;
	pin G5 = IOB_W41_0;
	pin G6 = IOB_W41_1;
	pin G7 = VCCAUX;
	pin G8 = VCCAUX;
	pin G9 = VCCINT;
	pin G10 = VCCINT;
	pin G11 = VCCIO0;
	pin G12 = VCCIO1;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = VCCAUX;
	pin G16 = VCCAUX;
	pin G17 = IOB_E40_1;
	pin G18 = IOB_E40_0;
	pin G19 = IOB_E39_0;
	pin G20 = IOB_E39_1;
	pin G21 = IOB_E32_1;
	pin G22 = IOB_E32_0;
	pin H1 = IOB_W28_0;
	pin H2 = IOB_W28_1;
	pin H3 = IOB_W34_1;
	pin H4 = IOB_W35_0;
	pin H5 = IOB_W36_0;
	pin H6 = IOB_W36_1;
	pin H7 = VCCAUX;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO1;
	pin H13 = VCCIO1;
	pin H14 = GND;
	pin H15 = VCCINT;
	pin H16 = VCCAUX;
	pin H17 = IOB_E36_1;
	pin H18 = IOB_E36_0;
	pin H19 = IOB_E35_0;
	pin H20 = IOB_E34_1;
	pin H21 = IOB_E28_1;
	pin H22 = IOB_E28_0;
	pin J1 = IOB_W27_0;
	pin J2 = IOB_W27_1;
	pin J3 = IOB_W29_1;
	pin J4 = IOB_W29_0;
	pin J5 = IOB_W32_0;
	pin J6 = IOB_W32_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = VCCINT;
	pin J17 = IOB_E31_1;
	pin J18 = IOB_E31_0;
	pin J19 = IOB_E29_0;
	pin J20 = IOB_E29_1;
	pin J21 = IOB_E24_1;
	pin J22 = IOB_E24_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W25_1;
	pin K3 = IOB_W26_0;
	pin K4 = IOB_W24_0;
	pin K5 = IOB_W24_1;
	pin K6 = VCCINT;
	pin K7 = VCCINT;
	pin K8 = VCCIO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCIO2;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = IOB_E25_1;
	pin K19 = IOB_E26_0;
	pin K20 = IOB_E27_0;
	pin K21 = IOB_E27_1;
	pin K22 = IOB_E23_0;
	pin L1 = NC;
	pin L2 = IOB_W23_1;
	pin L3 = IOB_W22_1;
	pin L4 = IOB_W22_0;
	pin L5 = VCCPLL_W;
	pin L6 = VCCIO7;
	pin L7 = VCCIO7;
	pin L8 = VCCIO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCIO2;
	pin L16 = VCCIO2;
	pin L17 = VCCIO2;
	pin L18 = VCCPLL_E;
	pin L19 = NC;
	pin L20 = NC;
	pin L21 = IOB_E23_1;
	pin L22 = IOB_E22_0;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = IOB_W21_1;
	pin M4 = IOB_W21_0;
	pin M5 = IOB_W18_0;
	pin M6 = VCCIO6;
	pin M7 = VCCIO6;
	pin M8 = VCCIO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = VCCIO3;
	pin M17 = VCCIO3;
	pin M18 = IOB_E20_0;
	pin M19 = NC;
	pin M20 = VCCPLL_E;
	pin M21 = NC;
	pin M22 = IOB_E22_1;
	pin N1 = NC;
	pin N2 = VCCPLL_W;
	pin N3 = IOB_W19_0;
	pin N4 = IOB_W19_1;
	pin N5 = IOB_W17_1;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = VCCIO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCIO3;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = IOB_E20_1;
	pin N19 = IOB_E19_1;
	pin N20 = IOB_E19_0;
	pin N21 = NC;
	pin N22 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = IOB_W14_0;
	pin P4 = IOB_W14_1;
	pin P5 = IOB_W12_1;
	pin P6 = IOB_W12_0;
	pin P7 = VCCINT;
	pin P8 = GND;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_E10_1;
	pin P18 = IOB_E10_0;
	pin P19 = IOB_E15_1;
	pin P20 = IOB_E15_0;
	pin P21 = IOB_E21_0;
	pin P22 = IOB_E21_1;
	pin R1 = IOB_W20_1;
	pin R2 = IOB_W20_0;
	pin R3 = IOB_W9_0;
	pin R4 = IOB_W8_1;
	pin R5 = IOB_W7_1;
	pin R6 = IOB_W7_0;
	pin R7 = VCCAUX;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCIO5;
	pin R11 = VCCIO5;
	pin R12 = VCCIO4;
	pin R13 = VCCIO4;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = VCCAUX;
	pin R17 = IOB_E6_0;
	pin R18 = IOB_E6_1;
	pin R19 = IOB_E11_1;
	pin R20 = IOB_E11_0;
	pin R21 = IOB_E18_0;
	pin R22 = IOB_E17_1;
	pin T1 = IOB_W16_1;
	pin T2 = IOB_W16_0;
	pin T3 = IOB_W5_0;
	pin T4 = IOB_W5_1;
	pin T5 = IOB_W3_1;
	pin T6 = IOB_W3_0;
	pin T7 = VCCAUX;
	pin T8 = VCCAUX;
	pin T9 = VCCINT;
	pin T10 = VCCINT;
	pin T11 = VCCIO5;
	pin T12 = VCCIO4;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCAUX;
	pin T16 = VCCAUX;
	pin T17 = IOB_E4_1;
	pin T18 = IOB_E4_0;
	pin T19 = IOB_E5_1;
	pin T20 = IOB_E5_0;
	pin T21 = IOB_E16_0;
	pin T22 = IOB_E16_1;
	pin U1 = IOB_W15_1;
	pin U2 = IOB_W15_0;
	pin U3 = IOB_W2_0;
	pin U4 = IOB_W2_1;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = IOB_S5_1;
	pin U8 = IOB_S10_0;
	pin U9 = IOB_S13_1;
	pin U10 = VCCINT;
	pin U11 = VCCIO5;
	pin U12 = VCCIO4;
	pin U13 = VCCINT;
	pin U14 = IOB_S35_0;
	pin U15 = IOB_S38_1;
	pin U16 = IOB_S47_1;
	pin U17 = NC;
	pin U18 = NC;
	pin U19 = IOB_E2_0;
	pin U20 = IOB_E2_1;
	pin U21 = IOB_E14_0;
	pin U22 = IOB_E14_1;
	pin V1 = IOB_W11_1;
	pin V2 = IOB_W11_0;
	pin V3 = IOB_W4_1;
	pin V4 = IOB_W1_0;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = IOB_S4_0;
	pin V8 = IOB_S10_1;
	pin V9 = IOB_S12_0;
	pin V10 = IOB_S17_1;
	pin V11 = IOB_S22_1;
	pin V12 = IOB_S26_1;
	pin V13 = IOB_S31_0;
	pin V14 = IOB_S35_1;
	pin V15 = IOB_S38_0;
	pin V16 = IOB_S47_0;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = IOB_E1_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E12_0;
	pin V22 = IOB_E12_1;
	pin W1 = IOB_W10_1;
	pin W2 = IOB_W10_0;
	pin W3 = IOB_W4_0;
	pin W4 = SLEEP_B;
	pin W5 = INIT_B;
	pin W6 = IOB_S2_0;
	pin W7 = IOB_S6_1;
	pin W8 = IOB_S11_1;
	pin W9 = IOB_S14_1;
	pin W10 = IOB_S17_0;
	pin W11 = IOB_S22_0;
	pin W12 = IOB_S26_0;
	pin W13 = IOB_S31_1;
	pin W14 = IOB_S34_0;
	pin W15 = IOB_S39_1;
	pin W16 = IOB_S42_1;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = NC;
	pin W20 = IOB_E3_0;
	pin W21 = IOB_E9_0;
	pin W22 = IOB_E8_1;
	pin Y1 = IOB_W6_1;
	pin Y2 = IOB_W6_0;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = IOB_S2_1;
	pin Y7 = IOB_S6_0;
	pin Y8 = IOB_S11_0;
	pin Y9 = IOB_S14_0;
	pin Y10 = IOB_S20_0;
	pin Y11 = IOB_S23_0;
	pin Y12 = IOB_S25_0;
	pin Y13 = IOB_S29_1;
	pin Y14 = IOB_S34_1;
	pin Y15 = IOB_S39_0;
	pin Y16 = IOB_S42_0;
	pin Y17 = IOB_S44_0;
	pin Y18 = IOB_S45_1;
	pin Y19 = IOB_S46_0;
	pin Y20 = IOB_S46_1;
	pin Y21 = IOB_E7_0;
	pin Y22 = IOB_E7_1;
	pin AA1 = GND;
	pin AA2 = IOB_S3_0;
	pin AA3 = IOB_S3_1;
	pin AA4 = IOB_S7_0;
	pin AA5 = IOB_S7_1;
	pin AA6 = IOB_S9_0;
	pin AA7 = IOB_S9_1;
	pin AA8 = IOB_S16_0;
	pin AA9 = IOB_S16_1;
	pin AA10 = IOB_S21_1;
	pin AA11 = IOB_S23_1;
	pin AA12 = IOB_S25_1;
	pin AA13 = IOB_S28_0;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S32_1;
	pin AA16 = IOB_S40_0;
	pin AA17 = IOB_S40_1;
	pin AA18 = IOB_S41_0;
	pin AA19 = IOB_S41_1;
	pin AA20 = IOB_S43_0;
	pin AA21 = IOB_S43_1;
	pin AA22 = GND;
	pin AB1 = GND;
	pin AB2 = GND;
	pin AB3 = IOB_S8_0;
	pin AB4 = IOB_S8_1;
	pin AB5 = IOB_S15_0;
	pin AB6 = IOB_S15_1;
	pin AB7 = IOB_S18_0;
	pin AB8 = IOB_S18_1;
	pin AB9 = IOB_S19_0;
	pin AB10 = IOB_S19_1;
	pin AB11 = IOB_S24_0;
	pin AB12 = IOB_S24_1;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S27_1;
	pin AB15 = IOB_S30_0;
	pin AB16 = IOB_S30_1;
	pin AB17 = IOB_S33_0;
	pin AB18 = IOB_S33_1;
	pin AB19 = IOB_S36_0;
	pin AB20 = IOB_S37_1;
	pin AB21 = GND;
	pin AB22 = GND;
}

// LFXP20C-FPBGA256 LFXP20E-FPBGA256
bond BOND11 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N15_1;
	pin A3 = IOB_N18_0;
	pin A4 = IOB_N20_1;
	pin A5 = IOB_N21_1;
	pin A6 = IOB_N23_1;
	pin A7 = IOB_N27_0;
	pin A8 = IOB_N27_1;
	pin A9 = IOB_N30_0;
	pin A10 = IOB_N31_1;
	pin A11 = IOB_N35_0;
	pin A12 = IOB_N36_1;
	pin A13 = IOB_N38_1;
	pin A14 = IOB_N41_1;
	pin A15 = IOB_N43_1;
	pin A16 = GND;
	pin B1 = IOB_N15_0;
	pin B2 = IOB_N16_0;
	pin B3 = IOB_N17_1;
	pin B4 = M1;
	pin B5 = IOB_N21_0;
	pin B6 = IOB_N20_0;
	pin B7 = IOB_N26_1;
	pin B8 = IOB_N28_0;
	pin B9 = IOB_N33_1;
	pin B10 = IOB_N31_0;
	pin B11 = IOB_N34_1;
	pin B12 = IOB_N36_0;
	pin B13 = IOB_N40_0;
	pin B14 = TCK;
	pin B15 = IOB_N43_0;
	pin B16 = IOB_E37_1;
	pin C1 = CCLK;
	pin C2 = PROG_B;
	pin C3 = DONE;
	pin C4 = M0;
	pin C5 = IOB_N14_0;
	pin C6 = IOB_N23_0;
	pin C7 = IOB_N26_0;
	pin C8 = IOB_N29_0;
	pin C9 = IOB_N29_1;
	pin C10 = IOB_N37_1;
	pin C11 = IOB_N42_0;
	pin C12 = IOB_N35_1;
	pin C13 = IOB_N38_0;
	pin C14 = TMS;
	pin C15 = IOB_E41_0;
	pin C16 = IOB_E37_0;
	pin D1 = IOB_W39_0;
	pin D2 = IOB_W41_0;
	pin D3 = IOB_W41_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N18_1;
	pin D6 = IOB_N19_0;
	pin D7 = IOB_N22_0;
	pin D8 = IOB_N24_0;
	pin D9 = IOB_N32_0;
	pin D10 = IOB_N30_1;
	pin D11 = IOB_N34_0;
	pin D12 = IOB_N42_1;
	pin D13 = VCCINT;
	pin D14 = TDI;
	pin D15 = IOB_E41_1;
	pin D16 = VCC_JTAG;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W38_1;
	pin E3 = IOB_W36_0;
	pin E4 = VCCAUX;
	pin E5 = VCCINT;
	pin E6 = IOB_N19_1;
	pin E7 = IOB_N22_1;
	pin E8 = IOB_N25_1;
	pin E9 = IOB_N28_1;
	pin E10 = IOB_N37_0;
	pin E11 = IOB_N39_0;
	pin E12 = VCCINT;
	pin E13 = VCCAUX;
	pin E14 = IOB_E40_0;
	pin E15 = IOB_E39_0;
	pin E16 = TDO;
	pin F1 = IOB_W37_1;
	pin F2 = IOB_W35_1;
	pin F3 = IOB_W35_0;
	pin F4 = IOB_W36_1;
	pin F5 = IOB_N14_1;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = GND;
	pin F12 = IOB_N39_1;
	pin F13 = IOB_E36_0;
	pin F14 = IOB_E40_1;
	pin F15 = IOB_E38_1;
	pin F16 = IOB_E32_0;
	pin G1 = IOB_W33_1;
	pin G2 = IOB_W32_1;
	pin G3 = IOB_W32_0;
	pin G4 = IOB_W30_0;
	pin G5 = IOB_W29_1;
	pin G6 = VCCIO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCIO2;
	pin G12 = IOB_E36_1;
	pin G13 = IOB_E33_1;
	pin G14 = IOB_E31_0;
	pin G15 = IOB_E31_1;
	pin G16 = IOB_E32_1;
	pin H1 = IOB_W31_0;
	pin H2 = IOB_W31_1;
	pin H3 = IOB_W26_0;
	pin H4 = VCCPLL_W;
	pin H5 = VCCPLL_W;
	pin H6 = VCCIO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E28_0;
	pin H13 = IOB_E28_1;
	pin H14 = IOB_E30_0;
	pin H15 = IOB_E29_1;
	pin H16 = IOB_E27_0;
	pin J1 = IOB_W28_0;
	pin J2 = IOB_W28_1;
	pin J3 = IOB_W26_1;
	pin J4 = IOB_W18_0;
	pin J5 = IOB_W17_1;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO3;
	pin J12 = VCCPLL_E;
	pin J13 = VCCPLL_E;
	pin J14 = IOB_E21_0;
	pin J15 = IOB_E21_1;
	pin J16 = IOB_E27_1;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W14_0;
	pin K4 = IOB_W11_0;
	pin K5 = IOB_W11_1;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO3;
	pin K12 = IOB_E17_1;
	pin K13 = IOB_E18_0;
	pin K14 = IOB_E16_1;
	pin K15 = IOB_E16_0;
	pin K16 = IOB_E19_0;
	pin L1 = IOB_W16_0;
	pin L2 = IOB_W16_1;
	pin L3 = IOB_W14_1;
	pin L4 = IOB_W12_0;
	pin L5 = IOB_W6_0;
	pin L6 = GND;
	pin L7 = VCCIO5;
	pin L8 = VCCIO5;
	pin L9 = VCCIO4;
	pin L10 = VCCIO4;
	pin L11 = GND;
	pin L12 = IOB_E14_0;
	pin L13 = IOB_E11_0;
	pin L14 = IOB_E12_0;
	pin L15 = IOB_E12_1;
	pin L16 = IOB_E19_1;
	pin M1 = IOB_W15_0;
	pin M2 = IOB_W15_1;
	pin M3 = IOB_W5_0;
	pin M4 = VCCAUX;
	pin M5 = VCCINT;
	pin M6 = IOB_W6_1;
	pin M7 = IOB_S17_1;
	pin M8 = IOB_S21_1;
	pin M9 = IOB_S33_1;
	pin M10 = IOB_S37_1;
	pin M11 = IOB_S36_0;
	pin M12 = VCCINT;
	pin M13 = VCCAUX;
	pin M14 = IOB_E11_1;
	pin M15 = IOB_E8_1;
	pin M16 = IOB_E15_1;
	pin N1 = IOB_W9_0;
	pin N2 = IOB_W8_1;
	pin N3 = IOB_W5_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S14_1;
	pin N6 = IOB_S16_0;
	pin N7 = IOB_S21_0;
	pin N8 = IOB_S25_1;
	pin N9 = IOB_S32_0;
	pin N10 = IOB_S37_0;
	pin N11 = IOB_S36_1;
	pin N12 = IOB_S42_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E9_0;
	pin N15 = IOB_E6_0;
	pin N16 = IOB_E15_0;
	pin P1 = IOB_W7_0;
	pin P2 = IOB_W7_1;
	pin P3 = INIT_B;
	pin P4 = SLEEP_B;
	pin P5 = IOB_S15_0;
	pin P6 = IOB_S22_1;
	pin P7 = IOB_S24_0;
	pin P8 = IOB_S27_0;
	pin P9 = IOB_S29_1;
	pin P10 = IOB_S31_1;
	pin P11 = IOB_S42_0;
	pin P12 = IOB_S39_1;
	pin P13 = IOB_S35_0;
	pin P14 = IOB_S38_1;
	pin P15 = IOB_E6_1;
	pin P16 = IOB_E7_1;
	pin R1 = IOB_S15_1;
	pin R2 = IOB_S18_0;
	pin R3 = IOB_S19_0;
	pin R4 = IOB_S14_0;
	pin R5 = IOB_S20_1;
	pin R6 = IOB_S23_1;
	pin R7 = IOB_S26_0;
	pin R8 = IOB_S28_0;
	pin R9 = IOB_S29_0;
	pin R10 = IOB_S31_0;
	pin R11 = IOB_S39_0;
	pin R12 = IOB_S34_0;
	pin R13 = IOB_S35_1;
	pin R14 = IOB_S41_1;
	pin R15 = IOB_S43_1;
	pin R16 = IOB_E7_0;
	pin T1 = GND;
	pin T2 = IOB_S18_1;
	pin T3 = IOB_S19_1;
	pin T4 = IOB_S20_0;
	pin T5 = IOB_S22_0;
	pin T6 = IOB_S23_0;
	pin T7 = IOB_S26_1;
	pin T8 = IOB_S27_1;
	pin T9 = IOB_S28_1;
	pin T10 = IOB_S30_0;
	pin T11 = IOB_S30_1;
	pin T12 = IOB_S34_1;
	pin T13 = IOB_S38_0;
	pin T14 = IOB_S40_0;
	pin T15 = IOB_S43_0;
	pin T16 = GND;
}

// LFXP20C-FPBGA388 LFXP20E-FPBGA388
bond BOND12 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N13_0;
	pin A3 = IOB_N12_1;
	pin A4 = IOB_N15_0;
	pin A5 = IOB_N17_1;
	pin A6 = IOB_N18_1;
	pin A7 = IOB_N21_0;
	pin A8 = IOB_N22_0;
	pin A9 = IOB_N23_1;
	pin A10 = IOB_N27_0;
	pin A11 = IOB_N27_1;
	pin A12 = IOB_N30_0;
	pin A13 = IOB_N31_0;
	pin A14 = IOB_N34_0;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N36_0;
	pin A17 = IOB_N37_0;
	pin A18 = IOB_N39_0;
	pin A19 = IOB_N40_0;
	pin A20 = IOB_N42_0;
	pin A21 = IOB_N44_0;
	pin A22 = GND;
	pin B1 = DONE;
	pin B2 = M1;
	pin B3 = IOB_N12_0;
	pin B4 = IOB_N13_1;
	pin B5 = IOB_N16_0;
	pin B6 = IOB_N18_0;
	pin B7 = IOB_N20_1;
	pin B8 = IOB_N22_1;
	pin B9 = IOB_N26_0;
	pin B10 = IOB_N26_1;
	pin B11 = IOB_N28_0;
	pin B12 = IOB_N29_1;
	pin B13 = IOB_N30_1;
	pin B14 = IOB_N31_1;
	pin B15 = IOB_N34_1;
	pin B16 = IOB_N35_1;
	pin B17 = IOB_N36_1;
	pin B18 = IOB_N37_1;
	pin B19 = IOB_N39_1;
	pin B20 = IOB_N41_1;
	pin B21 = IOB_N42_1;
	pin B22 = IOB_N44_1;
	pin C1 = M0;
	pin C2 = IOB_N10_1;
	pin C3 = IOB_N11_0;
	pin C4 = IOB_N11_1;
	pin C5 = IOB_N15_1;
	pin C6 = IOB_N20_0;
	pin C7 = IOB_N21_1;
	pin C8 = IOB_N23_0;
	pin C9 = IOB_N19_0;
	pin C10 = IOB_N19_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N29_0;
	pin C13 = IOB_N38_0;
	pin C14 = IOB_N38_1;
	pin C15 = IOB_N48_0;
	pin C16 = IOB_N49_1;
	pin C17 = IOB_N47_1;
	pin C18 = IOB_N47_0;
	pin C19 = IOB_N46_1;
	pin C20 = IOB_N46_0;
	pin C21 = IOB_N45_1;
	pin C22 = IOB_N45_0;
	pin D1 = IOB_W42_1;
	pin D2 = IOB_W42_0;
	pin D3 = IOB_N10_0;
	pin D4 = IOB_N7_0;
	pin D5 = IOB_N6_1;
	pin D6 = IOB_N8_0;
	pin D7 = IOB_N9_1;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N14_1;
	pin D10 = IOB_N24_0;
	pin D11 = IOB_N25_1;
	pin D12 = IOB_N32_0;
	pin D13 = IOB_N33_1;
	pin D14 = IOB_N43_0;
	pin D15 = IOB_N43_1;
	pin D16 = IOB_N50_0;
	pin D17 = IOB_N50_1;
	pin D18 = TCK;
	pin D19 = TMS;
	pin D20 = TDI;
	pin D21 = IOB_E42_0;
	pin D22 = IOB_E42_1;
	pin E1 = IOB_W36_1;
	pin E2 = IOB_W41_0;
	pin E3 = IOB_W41_1;
	pin E4 = IOB_N7_1;
	pin E19 = IOB_N51_0;
	pin E20 = VCC_JTAG;
	pin E21 = IOB_E41_0;
	pin E22 = IOB_E41_1;
	pin F1 = IOB_W36_0;
	pin F2 = IOB_W40_1;
	pin F3 = IOB_W40_0;
	pin F4 = PROG_B;
	pin F19 = TDO;
	pin F20 = IOB_E38_1;
	pin F21 = IOB_E40_0;
	pin F22 = IOB_E40_1;
	pin G1 = IOB_W33_0;
	pin G2 = IOB_W37_1;
	pin G3 = IOB_W37_0;
	pin G4 = CCLK;
	pin G7 = VCCAUX;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCIO0;
	pin G11 = VCCIO0;
	pin G12 = VCCIO1;
	pin G13 = VCCIO1;
	pin G14 = VCCIO1;
	pin G15 = VCCIO1;
	pin G16 = VCCAUX;
	pin G19 = IOB_E36_0;
	pin G20 = IOB_E39_0;
	pin G21 = IOB_E37_0;
	pin G22 = IOB_E37_1;
	pin H1 = IOB_W32_1;
	pin H2 = IOB_W33_1;
	pin H3 = IOB_W38_1;
	pin H4 = IOB_W39_0;
	pin H7 = VCCIO7;
	pin H8 = VCCIO0;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = VCCIO1;
	pin H16 = VCCIO2;
	pin H19 = IOB_E36_1;
	pin H20 = IOB_E35_0;
	pin H21 = IOB_E32_0;
	pin H22 = IOB_E32_1;
	pin J1 = IOB_W31_0;
	pin J2 = IOB_W32_0;
	pin J3 = IOB_W29_1;
	pin J4 = IOB_W35_0;
	pin J7 = VCCIO7;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCINT;
	pin J16 = VCCIO2;
	pin J19 = IOB_E33_0;
	pin J20 = IOB_E35_1;
	pin J21 = IOB_E31_0;
	pin J22 = IOB_E31_1;
	pin K1 = IOB_W28_0;
	pin K2 = IOB_W31_1;
	pin K3 = IOB_W30_0;
	pin K4 = IOB_W35_1;
	pin K7 = VCCIO7;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = VCCIO2;
	pin K19 = IOB_E33_1;
	pin K20 = IOB_E28_0;
	pin K21 = IOB_E27_0;
	pin K22 = IOB_E27_1;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W28_1;
	pin L3 = IOB_W27_0;
	pin L4 = IOB_W27_1;
	pin L7 = VCCIO7;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCIO2;
	pin L19 = IOB_E28_1;
	pin L20 = IOB_E29_1;
	pin L21 = IOB_E30_0;
	pin L22 = IOB_E26_0;
	pin M1 = IOB_W26_1;
	pin M2 = VCCPLL_W;
	pin M3 = IOB_W21_0;
	pin M4 = IOB_W21_1;
	pin M7 = VCCIO6;
	pin M8 = VCCINT;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCIO3;
	pin M19 = IOB_E21_0;
	pin M20 = IOB_E21_1;
	pin M21 = VCCPLL_E;
	pin M22 = IOB_E26_1;
	pin N1 = VCCPLL_W;
	pin N2 = IOB_W20_1;
	pin N3 = IOB_W18_0;
	pin N4 = IOB_W17_1;
	pin N7 = VCCIO6;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCIO3;
	pin N19 = IOB_E17_1;
	pin N20 = IOB_E18_0;
	pin N21 = IOB_E20_0;
	pin N22 = VCCPLL_E;
	pin P1 = IOB_W20_0;
	pin P2 = IOB_W19_1;
	pin P3 = IOB_W11_0;
	pin P4 = IOB_W11_1;
	pin P7 = VCCIO6;
	pin P8 = VCCINT;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCIO3;
	pin P19 = IOB_E11_1;
	pin P20 = IOB_E11_0;
	pin P21 = IOB_E20_1;
	pin P22 = IOB_E19_0;
	pin R1 = IOB_W19_0;
	pin R2 = IOB_W16_1;
	pin R3 = IOB_W9_0;
	pin R4 = IOB_W8_1;
	pin R7 = VCCIO6;
	pin R8 = VCCIO5;
	pin R9 = VCCINT;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCIO4;
	pin R16 = VCCIO3;
	pin R19 = IOB_E8_1;
	pin R20 = IOB_E9_0;
	pin R21 = IOB_E16_1;
	pin R22 = IOB_E19_1;
	pin T1 = IOB_W16_0;
	pin T2 = IOB_W15_1;
	pin T3 = IOB_W7_0;
	pin T4 = IOB_W7_1;
	pin T7 = VCCAUX;
	pin T8 = VCCIO5;
	pin T9 = VCCIO5;
	pin T10 = VCCIO5;
	pin T11 = VCCIO5;
	pin T12 = VCCIO4;
	pin T13 = VCCIO4;
	pin T14 = VCCIO4;
	pin T15 = VCCIO4;
	pin T16 = VCCAUX;
	pin T19 = IOB_E5_0;
	pin T20 = IOB_E5_1;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_0;
	pin U1 = IOB_W15_0;
	pin U2 = IOB_W14_1;
	pin U3 = IOB_W5_1;
	pin U4 = IOB_W5_0;
	pin U19 = IOB_E6_1;
	pin U20 = IOB_E6_0;
	pin U21 = IOB_E14_1;
	pin U22 = IOB_E15_0;
	pin V1 = IOB_W14_0;
	pin V2 = IOB_W12_1;
	pin V3 = IOB_W6_1;
	pin V4 = IOB_W6_0;
	pin V19 = IOB_E7_1;
	pin V20 = IOB_E7_0;
	pin V21 = IOB_E12_1;
	pin V22 = IOB_E14_0;
	pin W1 = IOB_W12_0;
	pin W2 = IOB_W10_1;
	pin W3 = IOB_S7_0;
	pin W4 = IOB_S7_1;
	pin W5 = SLEEP_B;
	pin W6 = IOB_S10_0;
	pin W7 = IOB_S10_1;
	pin W8 = IOB_S14_0;
	pin W9 = IOB_S14_1;
	pin W10 = IOB_S24_0;
	pin W11 = IOB_S25_1;
	pin W12 = IOB_S32_0;
	pin W13 = IOB_S33_1;
	pin W14 = IOB_S43_0;
	pin W15 = IOB_S43_1;
	pin W16 = IOB_S47_0;
	pin W17 = IOB_S47_1;
	pin W18 = IOB_S50_1;
	pin W19 = IOB_S50_0;
	pin W20 = IOB_S51_0;
	pin W21 = IOB_E10_1;
	pin W22 = IOB_E12_0;
	pin Y1 = IOB_W10_0;
	pin Y2 = INIT_B;
	pin Y3 = IOB_S6_1;
	pin Y4 = IOB_S11_0;
	pin Y5 = IOB_S11_1;
	pin Y6 = IOB_S17_1;
	pin Y7 = IOB_S21_0;
	pin Y8 = IOB_S22_1;
	pin Y9 = IOB_S19_0;
	pin Y10 = IOB_S19_1;
	pin Y11 = IOB_S28_0;
	pin Y12 = IOB_S28_1;
	pin Y13 = IOB_S37_0;
	pin Y14 = IOB_S37_1;
	pin Y15 = IOB_S48_0;
	pin Y16 = IOB_S49_1;
	pin Y17 = IOB_S36_0;
	pin Y18 = IOB_S38_1;
	pin Y19 = IOB_S40_0;
	pin Y20 = IOB_S42_1;
	pin Y21 = IOB_S46_1;
	pin Y22 = IOB_E10_0;
	pin AA1 = IOB_S9_1;
	pin AA2 = IOB_S8_0;
	pin AA3 = IOB_S12_1;
	pin AA4 = IOB_S13_1;
	pin AA5 = IOB_S15_1;
	pin AA6 = IOB_S18_0;
	pin AA7 = IOB_S20_0;
	pin AA8 = IOB_S21_1;
	pin AA9 = IOB_S23_1;
	pin AA10 = IOB_S26_1;
	pin AA11 = IOB_S27_0;
	pin AA12 = IOB_S29_1;
	pin AA13 = IOB_S30_1;
	pin AA14 = IOB_S31_0;
	pin AA15 = IOB_S34_0;
	pin AA16 = IOB_S35_0;
	pin AA17 = IOB_S36_1;
	pin AA18 = IOB_S39_0;
	pin AA19 = IOB_S42_0;
	pin AA20 = IOB_S44_1;
	pin AA21 = IOB_S45_1;
	pin AA22 = IOB_S46_0;
	pin AB1 = GND;
	pin AB2 = IOB_S12_0;
	pin AB3 = IOB_S13_0;
	pin AB4 = IOB_S15_0;
	pin AB5 = IOB_S16_0;
	pin AB6 = IOB_S18_1;
	pin AB7 = IOB_S20_1;
	pin AB8 = IOB_S22_0;
	pin AB9 = IOB_S23_0;
	pin AB10 = IOB_S26_0;
	pin AB11 = IOB_S27_1;
	pin AB12 = IOB_S29_0;
	pin AB13 = IOB_S30_0;
	pin AB14 = IOB_S31_1;
	pin AB15 = IOB_S34_1;
	pin AB16 = IOB_S35_1;
	pin AB17 = IOB_S38_0;
	pin AB18 = IOB_S39_1;
	pin AB19 = IOB_S41_1;
	pin AB20 = IOB_S44_0;
	pin AB21 = IOB_S45_0;
	pin AB22 = GND;
}

// LFXP20C-FPBGA484 LFXP20E-FPBGA484
bond BOND13 {
	kind single;
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N11_0;
	pin A4 = IOB_N13_0;
	pin A5 = IOB_N15_0;
	pin A6 = IOB_N18_0;
	pin A7 = IOB_N20_0;
	pin A8 = IOB_N23_0;
	pin A9 = IOB_N24_0;
	pin A10 = IOB_N28_0;
	pin A11 = IOB_N28_1;
	pin A12 = IOB_N29_0;
	pin A13 = IOB_N29_1;
	pin A14 = IOB_N33_1;
	pin A15 = IOB_N36_1;
	pin A16 = IOB_N37_1;
	pin A17 = IOB_N41_1;
	pin A18 = IOB_N43_1;
	pin A19 = IOB_N45_1;
	pin A20 = IOB_N46_1;
	pin A21 = GND;
	pin A22 = GND;
	pin B1 = GND;
	pin B2 = IOB_N9_1;
	pin B3 = IOB_N11_1;
	pin B4 = IOB_N13_1;
	pin B5 = IOB_N15_1;
	pin B6 = IOB_N18_1;
	pin B7 = IOB_N20_1;
	pin B8 = IOB_N23_1;
	pin B9 = IOB_N25_1;
	pin B10 = IOB_N21_0;
	pin B11 = IOB_N26_1;
	pin B12 = IOB_N31_0;
	pin B13 = IOB_N34_0;
	pin B14 = IOB_N32_0;
	pin B15 = IOB_N36_0;
	pin B16 = IOB_N37_0;
	pin B17 = IOB_N40_0;
	pin B18 = IOB_N43_0;
	pin B19 = IOB_N45_0;
	pin B20 = IOB_N46_0;
	pin B21 = IOB_N52_0;
	pin B22 = GND;
	pin C1 = IOB_W46_1;
	pin C2 = IOB_N8_0;
	pin C3 = IOB_N7_1;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N10_0;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N19_1;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N26_0;
	pin C12 = IOB_N31_1;
	pin C13 = IOB_N34_1;
	pin C14 = IOB_N38_0;
	pin C15 = IOB_N44_1;
	pin C16 = IOB_N47_1;
	pin C17 = IOB_N50_1;
	pin C18 = IOB_N53_0;
	pin C19 = IOB_N53_1;
	pin C20 = IOB_N55_0;
	pin C21 = IOB_N52_1;
	pin C22 = IOB_E46_1;
	pin D1 = IOB_W42_0;
	pin D2 = IOB_W42_1;
	pin D3 = IOB_N7_0;
	pin D4 = M1;
	pin D5 = DONE;
	pin D6 = IOB_N5_0;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N22_0;
	pin D11 = IOB_N27_1;
	pin D12 = IOB_N30_1;
	pin D13 = IOB_N35_0;
	pin D14 = IOB_N38_1;
	pin D15 = IOB_N44_0;
	pin D16 = IOB_N47_0;
	pin D17 = IOB_N50_0;
	pin D18 = IOB_N54_1;
	pin D19 = TDI;
	pin D20 = TCK;
	pin D21 = IOB_E42_1;
	pin D22 = IOB_E42_0;
	pin E1 = IOB_W41_0;
	pin E2 = IOB_W41_1;
	pin E3 = CCLK;
	pin E4 = IOB_N2_1;
	pin E5 = M0;
	pin E6 = IOB_N3_0;
	pin E7 = IOB_N6_0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N16_0;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N27_0;
	pin E12 = IOB_N30_0;
	pin E13 = IOB_N35_1;
	pin E14 = IOB_N39_1;
	pin E15 = IOB_N42_0;
	pin E16 = IOB_N51_0;
	pin E17 = IOB_N51_1;
	pin E18 = IOB_N54_0;
	pin E19 = TMS;
	pin E20 = VCC_JTAG;
	pin E21 = IOB_E41_1;
	pin E22 = IOB_E41_0;
	pin F1 = IOB_W37_0;
	pin F2 = IOB_W37_1;
	pin F3 = IOB_W44_1;
	pin F4 = IOB_W44_0;
	pin F5 = PROG_B;
	pin F6 = IOB_N3_1;
	pin F7 = IOB_N6_1;
	pin F8 = IOB_N12_1;
	pin F9 = IOB_N17_1;
	pin F10 = VCCINT;
	pin F11 = VCCIO0;
	pin F12 = VCCIO1;
	pin F13 = VCCINT;
	pin F14 = IOB_N39_0;
	pin F15 = IOB_N42_1;
	pin F16 = IOB_N48_0;
	pin F17 = IOB_N49_1;
	pin F18 = IOB_E45_1;
	pin F19 = IOB_E45_0;
	pin F20 = TDO;
	pin F21 = IOB_E37_1;
	pin F22 = IOB_E37_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W43_1;
	pin G4 = IOB_W43_0;
	pin G5 = IOB_W45_0;
	pin G6 = IOB_W45_1;
	pin G7 = VCCAUX;
	pin G8 = VCCAUX;
	pin G9 = VCCINT;
	pin G10 = VCCINT;
	pin G11 = VCCIO0;
	pin G12 = VCCIO1;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = VCCAUX;
	pin G16 = VCCAUX;
	pin G17 = IOB_E44_1;
	pin G18 = IOB_E44_0;
	pin G19 = IOB_E43_0;
	pin G20 = IOB_E43_1;
	pin G21 = IOB_E36_1;
	pin G22 = IOB_E36_0;
	pin H1 = IOB_W32_0;
	pin H2 = IOB_W32_1;
	pin H3 = IOB_W38_1;
	pin H4 = IOB_W39_0;
	pin H5 = IOB_W40_0;
	pin H6 = IOB_W40_1;
	pin H7 = VCCAUX;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO1;
	pin H13 = VCCIO1;
	pin H14 = GND;
	pin H15 = VCCINT;
	pin H16 = VCCAUX;
	pin H17 = IOB_E40_1;
	pin H18 = IOB_E40_0;
	pin H19 = IOB_E39_0;
	pin H20 = IOB_E38_1;
	pin H21 = IOB_E32_1;
	pin H22 = IOB_E32_0;
	pin J1 = IOB_W31_0;
	pin J2 = IOB_W31_1;
	pin J3 = IOB_W33_1;
	pin J4 = IOB_W33_0;
	pin J5 = IOB_W36_0;
	pin J6 = IOB_W36_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = VCCINT;
	pin J17 = IOB_E35_1;
	pin J18 = IOB_E35_0;
	pin J19 = IOB_E33_0;
	pin J20 = IOB_E33_1;
	pin J21 = IOB_E28_1;
	pin J22 = IOB_E28_0;
	pin K1 = IOB_W27_0;
	pin K2 = IOB_W29_1;
	pin K3 = IOB_W30_0;
	pin K4 = IOB_W28_0;
	pin K5 = IOB_W28_1;
	pin K6 = VCCINT;
	pin K7 = VCCINT;
	pin K8 = VCCIO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = VCCIO2;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = IOB_E29_1;
	pin K19 = IOB_E30_0;
	pin K20 = IOB_E31_0;
	pin K21 = IOB_E31_1;
	pin K22 = IOB_E27_0;
	pin L1 = IOB_W25_0;
	pin L2 = IOB_W27_1;
	pin L3 = IOB_W26_1;
	pin L4 = IOB_W26_0;
	pin L5 = VCCPLL_W;
	pin L6 = VCCIO7;
	pin L7 = VCCIO7;
	pin L8 = VCCIO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCIO2;
	pin L16 = VCCIO2;
	pin L17 = VCCIO2;
	pin L18 = VCCPLL_E;
	pin L19 = IOB_E26_1;
	pin L20 = IOB_E26_0;
	pin L21 = IOB_E27_1;
	pin L22 = IOB_E25_0;
	pin M1 = IOB_W25_1;
	pin M2 = IOB_W24_0;
	pin M3 = IOB_W21_1;
	pin M4 = IOB_W21_0;
	pin M5 = IOB_W18_0;
	pin M6 = VCCIO6;
	pin M7 = VCCIO6;
	pin M8 = VCCIO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCIO3;
	pin M16 = VCCIO3;
	pin M17 = VCCIO3;
	pin M18 = IOB_E20_0;
	pin M19 = IOB_E23_1;
	pin M20 = VCCPLL_E;
	pin M21 = IOB_E24_0;
	pin M22 = IOB_E25_1;
	pin N1 = IOB_W23_1;
	pin N2 = VCCPLL_W;
	pin N3 = IOB_W19_0;
	pin N4 = IOB_W19_1;
	pin N5 = IOB_W17_1;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = VCCIO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCIO3;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = IOB_E20_1;
	pin N19 = IOB_E19_1;
	pin N20 = IOB_E19_0;
	pin N21 = IOB_E22_0;
	pin N22 = IOB_E22_1;
	pin P1 = IOB_W22_1;
	pin P2 = IOB_W22_0;
	pin P3 = IOB_W14_0;
	pin P4 = IOB_W14_1;
	pin P5 = IOB_W12_1;
	pin P6 = IOB_W12_0;
	pin P7 = VCCINT;
	pin P8 = GND;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_E10_1;
	pin P18 = IOB_E10_0;
	pin P19 = IOB_E15_1;
	pin P20 = IOB_E15_0;
	pin P21 = IOB_E21_0;
	pin P22 = IOB_E21_1;
	pin R1 = IOB_W20_1;
	pin R2 = IOB_W20_0;
	pin R3 = IOB_W9_0;
	pin R4 = IOB_W8_1;
	pin R5 = IOB_W7_1;
	pin R6 = IOB_W7_0;
	pin R7 = VCCAUX;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCIO5;
	pin R11 = VCCIO5;
	pin R12 = VCCIO4;
	pin R13 = VCCIO4;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = VCCAUX;
	pin R17 = IOB_E6_0;
	pin R18 = IOB_E6_1;
	pin R19 = IOB_E11_1;
	pin R20 = IOB_E11_0;
	pin R21 = IOB_E18_0;
	pin R22 = IOB_E17_1;
	pin T1 = IOB_W16_1;
	pin T2 = IOB_W16_0;
	pin T3 = IOB_W5_0;
	pin T4 = IOB_W5_1;
	pin T5 = IOB_W3_1;
	pin T6 = IOB_W3_0;
	pin T7 = VCCAUX;
	pin T8 = VCCAUX;
	pin T9 = VCCINT;
	pin T10 = VCCINT;
	pin T11 = VCCIO5;
	pin T12 = VCCIO4;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = VCCAUX;
	pin T16 = VCCAUX;
	pin T17 = IOB_E4_1;
	pin T18 = IOB_E4_0;
	pin T19 = IOB_E5_1;
	pin T20 = IOB_E5_0;
	pin T21 = IOB_E16_0;
	pin T22 = IOB_E16_1;
	pin U1 = IOB_W15_1;
	pin U2 = IOB_W15_0;
	pin U3 = IOB_W2_0;
	pin U4 = IOB_W2_1;
	pin U5 = IOB_S3_0;
	pin U6 = IOB_S5_1;
	pin U7 = IOB_S9_1;
	pin U8 = IOB_S14_0;
	pin U9 = IOB_S17_1;
	pin U10 = VCCINT;
	pin U11 = VCCIO5;
	pin U12 = VCCIO4;
	pin U13 = VCCINT;
	pin U14 = IOB_S39_0;
	pin U15 = IOB_S42_1;
	pin U16 = IOB_S51_1;
	pin U17 = IOB_S54_0;
	pin U18 = IOB_S52_0;
	pin U19 = IOB_E2_0;
	pin U20 = IOB_E2_1;
	pin U21 = IOB_E14_0;
	pin U22 = IOB_E14_1;
	pin V1 = IOB_W11_1;
	pin V2 = IOB_W11_0;
	pin V3 = IOB_W4_1;
	pin V4 = IOB_W1_0;
	pin V5 = IOB_S3_1;
	pin V6 = IOB_S5_0;
	pin V7 = IOB_S8_0;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S16_0;
	pin V10 = IOB_S21_1;
	pin V11 = IOB_S26_1;
	pin V12 = IOB_S30_1;
	pin V13 = IOB_S35_0;
	pin V14 = IOB_S39_1;
	pin V15 = IOB_S42_0;
	pin V16 = IOB_S51_0;
	pin V17 = IOB_S54_1;
	pin V18 = IOB_S52_1;
	pin V19 = IOB_E1_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E12_0;
	pin V22 = IOB_E12_1;
	pin W1 = IOB_W10_1;
	pin W2 = IOB_W10_0;
	pin W3 = IOB_W4_0;
	pin W4 = SLEEP_B;
	pin W5 = INIT_B;
	pin W6 = IOB_S6_0;
	pin W7 = IOB_S10_1;
	pin W8 = IOB_S15_1;
	pin W9 = IOB_S18_1;
	pin W10 = IOB_S21_0;
	pin W11 = IOB_S26_0;
	pin W12 = IOB_S30_0;
	pin W13 = IOB_S35_1;
	pin W14 = IOB_S38_0;
	pin W15 = IOB_S43_1;
	pin W16 = IOB_S46_1;
	pin W17 = IOB_S55_0;
	pin W18 = IOB_S53_1;
	pin W19 = IOB_S53_0;
	pin W20 = IOB_E3_0;
	pin W21 = IOB_E9_0;
	pin W22 = IOB_E8_1;
	pin Y1 = IOB_W6_1;
	pin Y2 = IOB_W6_0;
	pin Y3 = IOB_S2_1;
	pin Y4 = IOB_S4_0;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S6_1;
	pin Y7 = IOB_S10_0;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S18_0;
	pin Y10 = IOB_S24_0;
	pin Y11 = IOB_S27_0;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S33_1;
	pin Y14 = IOB_S38_1;
	pin Y15 = IOB_S43_0;
	pin Y16 = IOB_S46_0;
	pin Y17 = IOB_S48_0;
	pin Y18 = IOB_S49_1;
	pin Y19 = IOB_S50_0;
	pin Y20 = IOB_S50_1;
	pin Y21 = IOB_E7_0;
	pin Y22 = IOB_E7_1;
	pin AA1 = GND;
	pin AA2 = IOB_S7_0;
	pin AA3 = IOB_S7_1;
	pin AA4 = IOB_S11_0;
	pin AA5 = IOB_S11_1;
	pin AA6 = IOB_S13_0;
	pin AA7 = IOB_S13_1;
	pin AA8 = IOB_S20_0;
	pin AA9 = IOB_S20_1;
	pin AA10 = IOB_S25_1;
	pin AA11 = IOB_S27_1;
	pin AA12 = IOB_S29_1;
	pin AA13 = IOB_S32_0;
	pin AA14 = IOB_S36_0;
	pin AA15 = IOB_S36_1;
	pin AA16 = IOB_S44_0;
	pin AA17 = IOB_S44_1;
	pin AA18 = IOB_S45_0;
	pin AA19 = IOB_S45_1;
	pin AA20 = IOB_S47_0;
	pin AA21 = IOB_S47_1;
	pin AA22 = GND;
	pin AB1 = GND;
	pin AB2 = GND;
	pin AB3 = IOB_S12_0;
	pin AB4 = IOB_S12_1;
	pin AB5 = IOB_S19_0;
	pin AB6 = IOB_S19_1;
	pin AB7 = IOB_S22_0;
	pin AB8 = IOB_S22_1;
	pin AB9 = IOB_S23_0;
	pin AB10 = IOB_S23_1;
	pin AB11 = IOB_S28_0;
	pin AB12 = IOB_S28_1;
	pin AB13 = IOB_S31_0;
	pin AB14 = IOB_S31_1;
	pin AB15 = IOB_S34_0;
	pin AB16 = IOB_S34_1;
	pin AB17 = IOB_S37_0;
	pin AB18 = IOB_S37_1;
	pin AB19 = IOB_S40_0;
	pin AB20 = IOB_S41_1;
	pin AB21 = GND;
	pin AB22 = GND;
}

device LFXP3C {
	chip CHIP0;
	bond TQFP100 = BOND0;
	bond TQFP144 = BOND1;
	bond PQFP208 = BOND2;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo PQFP208 3;
	combo PQFP208 4;
	combo PQFP208 5;
}

device LFXP3E {
	chip CHIP0;
	bond TQFP100 = BOND0;
	bond TQFP144 = BOND1;
	bond PQFP208 = BOND2;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo PQFP208 3;
	combo PQFP208 4;
	combo PQFP208 5;
}

device LFXP6C {
	chip CHIP1;
	bond TQFP144 = BOND3;
	bond PQFP208 = BOND4;
	bond FPBGA256 = BOND5;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo PQFP208 3;
	combo PQFP208 4;
	combo PQFP208 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
}

device LFXP6E {
	chip CHIP1;
	bond TQFP144 = BOND3;
	bond PQFP208 = BOND4;
	bond FPBGA256 = BOND5;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo PQFP208 3;
	combo PQFP208 4;
	combo PQFP208 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
}

device LFXP10C {
	chip CHIP2;
	bond FPBGA256 = BOND6;
	bond FPBGA388 = BOND7;
	speed 3;
	speed 4;
	speed 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
	combo FPBGA388 3;
	combo FPBGA388 4;
	combo FPBGA388 5;
}

device LFXP10E {
	chip CHIP2;
	bond FPBGA256 = BOND6;
	bond FPBGA388 = BOND7;
	speed 3;
	speed 4;
	speed 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
	combo FPBGA388 3;
	combo FPBGA388 4;
	combo FPBGA388 5;
}

device LFXP15C {
	chip CHIP3;
	bond FPBGA256 = BOND8;
	bond FPBGA388 = BOND9;
	bond FPBGA484 = BOND10;
	speed 3;
	speed 4;
	speed 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
	combo FPBGA388 3;
	combo FPBGA388 4;
	combo FPBGA388 5;
	combo FPBGA484 3;
	combo FPBGA484 4;
	combo FPBGA484 5;
}

device LFXP15E {
	chip CHIP3;
	bond FPBGA256 = BOND8;
	bond FPBGA388 = BOND9;
	bond FPBGA484 = BOND10;
	speed 3;
	speed 4;
	speed 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
	combo FPBGA388 3;
	combo FPBGA388 4;
	combo FPBGA388 5;
	combo FPBGA484 3;
	combo FPBGA484 4;
	combo FPBGA484 5;
}

device LFXP20C {
	chip CHIP4;
	bond FPBGA256 = BOND11;
	bond FPBGA388 = BOND12;
	bond FPBGA484 = BOND13;
	speed 3;
	speed 4;
	speed 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
	combo FPBGA388 3;
	combo FPBGA388 4;
	combo FPBGA388 5;
	combo FPBGA484 3;
	combo FPBGA484 4;
	combo FPBGA484 5;
}

device LFXP20E {
	chip CHIP4;
	bond FPBGA256 = BOND11;
	bond FPBGA388 = BOND12;
	bond FPBGA484 = BOND13;
	speed 3;
	speed 4;
	speed 5;
	combo FPBGA256 3;
	combo FPBGA256 4;
	combo FPBGA256 5;
	combo FPBGA388 3;
	combo FPBGA388 4;
	combo FPBGA388 5;
	combo FPBGA484 3;
	combo FPBGA484 4;
	combo FPBGA484 5;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_W2: mux;
	wire X0_W3: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_E2: mux;
	wire X0_E3: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_S2: mux;
	wire X0_S3: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X0_N2: mux;
	wire X0_N3: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire SCLK0: regional PCLK0;
	wire SCLK1: regional PCLK0;
	wire SCLK2: regional PCLK0;
	wire SCLK3: regional PCLK0;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_CLK2: mux;
	wire IMUX_CLK3: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_LSR2: mux;
	wire IMUX_LSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F0_W: branch E;
	wire OUT_F1: bel;
	wire OUT_F1_W: branch E;
	wire OUT_F2: bel;
	wire OUT_F2_W: branch E;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F4_E: branch W;
	wire OUT_F5: bel;
	wire OUT_F5_E: branch W;
	wire OUT_F6: bel;
	wire OUT_F6_E: branch W;
	wire OUT_F7: bel;
	wire OUT_F7_E: branch W;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX3_W: branch E;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_WE {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_SN {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_PLL {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_F0;
				output IPOS0 = OUT_F6;
				output IPOS1 = OUT_F7;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_A0;
				input ONEG1 = IMUX_B0;
				input OPOS0 = IMUX_C0;
				input OPOS1 = IMUX_D0;
				input TD = IMUX_B2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_F1;
				output IPOS0 = OUT_Q1;
				output IPOS1 = OUT_Q2;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_A1;
				input ONEG1 = IMUX_B1;
				input OPOS0 = IMUX_C1;
				input OPOS1 = IMUX_D1;
				input TD = IMUX_B3;
			}

			// wire IMUX_A0                        IO0.ONEG0
			// wire IMUX_A1                        IO1.ONEG0
			// wire IMUX_B0                        IO0.ONEG1
			// wire IMUX_B1                        IO1.ONEG1
			// wire IMUX_B2                        IO0.TD
			// wire IMUX_B3                        IO1.TD
			// wire IMUX_C0                        IO0.OPOS0
			// wire IMUX_C1                        IO1.OPOS0
			// wire IMUX_D0                        IO0.OPOS1
			// wire IMUX_D1                        IO1.OPOS1
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F6                         IO0.IPOS0
			// wire OUT_F7                         IO0.IPOS1
			// wire OUT_Q1                         IO1.IPOS0
			// wire OUT_Q2                         IO1.IPOS1
		}

		tile_class IO_E {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_F0;
				output IPOS0 = OUT_F6;
				output IPOS1 = OUT_F7;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_A0;
				input ONEG1 = IMUX_B0;
				input OPOS0 = IMUX_C0;
				input OPOS1 = IMUX_D0;
				input TD = IMUX_B2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_F1;
				output IPOS0 = OUT_Q1;
				output IPOS1 = OUT_Q2;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_A1;
				input ONEG1 = IMUX_B1;
				input OPOS0 = IMUX_C1;
				input OPOS1 = IMUX_D1;
				input TD = IMUX_B3;
			}

			// wire IMUX_A0                        IO0.ONEG0
			// wire IMUX_A1                        IO1.ONEG0
			// wire IMUX_B0                        IO0.ONEG1
			// wire IMUX_B1                        IO1.ONEG1
			// wire IMUX_B2                        IO0.TD
			// wire IMUX_B3                        IO1.TD
			// wire IMUX_C0                        IO0.OPOS0
			// wire IMUX_C1                        IO1.OPOS0
			// wire IMUX_D0                        IO0.OPOS1
			// wire IMUX_D1                        IO1.OPOS1
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F6                         IO0.IPOS0
			// wire OUT_F7                         IO0.IPOS1
			// wire OUT_Q1                         IO1.IPOS0
			// wire OUT_Q2                         IO1.IPOS1
		}

		tile_class IO_S {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_F0;
				output IPOS0 = OUT_F6;
				output IPOS1 = OUT_F7;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_A0;
				input ONEG1 = IMUX_B0;
				input OPOS0 = IMUX_C0;
				input OPOS1 = IMUX_D0;
				input TD = IMUX_B2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_F1;
				output IPOS0 = OUT_Q1;
				output IPOS1 = OUT_Q2;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_A1;
				input ONEG1 = IMUX_B1;
				input OPOS0 = IMUX_C1;
				input OPOS1 = IMUX_D1;
				input TD = IMUX_B3;
			}

			// wire IMUX_A0                        IO0.ONEG0
			// wire IMUX_A1                        IO1.ONEG0
			// wire IMUX_B0                        IO0.ONEG1
			// wire IMUX_B1                        IO1.ONEG1
			// wire IMUX_B2                        IO0.TD
			// wire IMUX_B3                        IO1.TD
			// wire IMUX_C0                        IO0.OPOS0
			// wire IMUX_C1                        IO1.OPOS0
			// wire IMUX_D0                        IO0.OPOS1
			// wire IMUX_D1                        IO1.OPOS1
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F6                         IO0.IPOS0
			// wire OUT_F7                         IO0.IPOS1
			// wire OUT_Q1                         IO1.IPOS0
			// wire OUT_Q2                         IO1.IPOS1
		}

		tile_class IO_N {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_F0;
				output IPOS0 = OUT_F6;
				output IPOS1 = OUT_F7;
				input LSR = IMUX_LSR0;
				input ONEG0 = IMUX_A0;
				input ONEG1 = IMUX_B0;
				input OPOS0 = IMUX_C0;
				input OPOS1 = IMUX_D0;
				input TD = IMUX_B2;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_F1;
				output IPOS0 = OUT_Q1;
				output IPOS1 = OUT_Q2;
				input LSR = IMUX_LSR1;
				input ONEG0 = IMUX_A1;
				input ONEG1 = IMUX_B1;
				input OPOS0 = IMUX_C1;
				input OPOS1 = IMUX_D1;
				input TD = IMUX_B3;
			}

			// wire IMUX_A0                        IO0.ONEG0
			// wire IMUX_A1                        IO1.ONEG0
			// wire IMUX_B0                        IO0.ONEG1
			// wire IMUX_B1                        IO1.ONEG1
			// wire IMUX_B2                        IO0.TD
			// wire IMUX_B3                        IO1.TD
			// wire IMUX_C0                        IO0.OPOS0
			// wire IMUX_C1                        IO1.OPOS0
			// wire IMUX_D0                        IO0.OPOS1
			// wire IMUX_D1                        IO1.OPOS1
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.DI
			// wire OUT_F1                         IO1.DI
			// wire OUT_F6                         IO0.IPOS0
			// wire OUT_F7                         IO0.IPOS1
			// wire OUT_Q1                         IO1.IPOS0
			// wire OUT_Q2                         IO1.IPOS1
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXB = OUT_OFX3_W;
				input LSR = IMUX_LSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_CLK3                      SLICE3.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_LSR3                      SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXB
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class FPLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXB = OUT_OFX3_W;
				input LSR = IMUX_LSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_CLK3                      SLICE3.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_LSR3                      SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXB
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_D7;
				input ADA1 = CELL0.IMUX_A6;
				input ADA10 = CELL1.IMUX_D0;
				input ADA11 = CELL1.IMUX_B1;
				input ADA12 = CELL1.IMUX_C0;
				input ADA2 = CELL1.IMUX_A6;
				input ADA3 = CELL1.IMUX_D7;
				input ADA4 = CELL1.IMUX_C7;
				input ADA5 = CELL1.IMUX_B7;
				input ADA6 = CELL1.IMUX_A7;
				input ADA7 = CELL1.IMUX_D6;
				input ADA8 = CELL1.IMUX_C6;
				input ADA9 = CELL1.IMUX_A1;
				input ADB0 = CELL0.IMUX_D3;
				input ADB1 = CELL0.IMUX_C2;
				input ADB10 = CELL0.IMUX_B6;
				input ADB11 = CELL0.IMUX_B4;
				input ADB12 = CELL0.IMUX_A4;
				input ADB2 = CELL1.IMUX_C3;
				input ADB3 = CELL1.IMUX_B5;
				input ADB4 = CELL1.IMUX_A5;
				input ADB5 = CELL1.IMUX_D3;
				input ADB6 = CELL1.IMUX_C4;
				input ADB7 = CELL1.IMUX_B3;
				input ADB8 = CELL1.IMUX_A3;
				input ADB9 = CELL0.IMUX_C7;
				input CEA = CELL1.IMUX_CE1;
				input CEB = CELL0.IMUX_CE1;
				input CLKA = CELL1.IMUX_CLK1;
				input CLKB = CELL1.IMUX_CLK0;
				input CSA0 = CELL1.IMUX_M2;
				input CSA1 = CELL0.IMUX_M4;
				input CSA2 = CELL0.IMUX_M6;
				input CSB0 = CELL1.IMUX_M6;
				input CSB1 = CELL1.IMUX_M4;
				input CSB2 = CELL0.IMUX_M2;
				input DIA0 = CELL1.IMUX_B6;
				input DIA1 = CELL1.IMUX_D5;
				input DIA10 = CELL1.IMUX_D4;
				input DIA11 = CELL1.IMUX_B4;
				input DIA12 = CELL1.IMUX_A4;
				input DIA13 = CELL0.IMUX_C5;
				input DIA14 = CELL0.IMUX_A5;
				input DIA15 = CELL0.IMUX_D4;
				input DIA16 = CELL0.IMUX_B5;
				input DIA17 = CELL0.IMUX_C4;
				input DIA2 = CELL1.IMUX_D2;
				input DIA3 = CELL1.IMUX_C2;
				input DIA4 = CELL1.IMUX_A0;
				input DIA5 = CELL0.IMUX_B7;
				input DIA6 = CELL0.IMUX_A7;
				input DIA7 = CELL0.IMUX_D6;
				input DIA8 = CELL0.IMUX_C6;
				input DIA9 = CELL1.IMUX_C5;
				input DIB0 = CELL0.IMUX_C3;
				input DIB1 = CELL0.IMUX_B3;
				input DIB10 = CELL1.IMUX_B2;
				input DIB11 = CELL1.IMUX_D1;
				input DIB12 = CELL1.IMUX_C1;
				input DIB13 = CELL0.IMUX_D1;
				input DIB14 = CELL0.IMUX_C1;
				input DIB15 = CELL0.IMUX_B1;
				input DIB16 = CELL0.IMUX_A1;
				input DIB17 = CELL0.IMUX_D0;
				input DIB2 = CELL0.IMUX_A3;
				input DIB3 = CELL0.IMUX_D2;
				input DIB4 = CELL0.IMUX_B2;
				input DIB5 = CELL0.IMUX_A2;
				input DIB6 = CELL0.IMUX_C0;
				input DIB7 = CELL0.IMUX_B0;
				input DIB8 = CELL0.IMUX_A0;
				input DIB9 = CELL1.IMUX_A2;
				output DOA0 = CELL1.OUT_Q4;
				output DOA1 = CELL1.OUT_F4;
				output DOA10 = CELL1.OUT_F7;
				output DOA11 = CELL1.OUT_Q6;
				output DOA12 = CELL1.OUT_F6;
				output DOA13 = CELL0.OUT_Q7;
				output DOA14 = CELL0.OUT_F7;
				output DOA15 = CELL0.OUT_Q6;
				output DOA16 = CELL0.OUT_F6;
				output DOA17 = CELL0.OUT_Q5;
				output DOA2 = CELL1.OUT_F5;
				output DOA3 = CELL1.OUT_Q5;
				output DOA4 = CELL0.OUT_F5;
				output DOA5 = CELL0.OUT_Q4;
				output DOA6 = CELL0.OUT_F4;
				output DOA7 = CELL0.OUT_OFX3;
				output DOA8 = CELL0.OUT_Q3;
				output DOA9 = CELL1.OUT_Q7;
				output DOB0 = CELL1.OUT_Q1;
				output DOB1 = CELL1.OUT_F1;
				output DOB10 = CELL1.OUT_Q3;
				output DOB11 = CELL1.OUT_Q2;
				output DOB12 = CELL1.OUT_F2;
				output DOB13 = CELL0.OUT_F3;
				output DOB14 = CELL0.OUT_OFX2;
				output DOB15 = CELL0.OUT_Q2;
				output DOB16 = CELL0.OUT_F2;
				output DOB17 = CELL0.OUT_OFX1;
				output DOB2 = CELL1.OUT_F0;
				output DOB3 = CELL1.OUT_Q0;
				output DOB4 = CELL0.OUT_Q1;
				output DOB5 = CELL0.OUT_F1;
				output DOB6 = CELL0.OUT_OFX0;
				output DOB7 = CELL0.OUT_Q0;
				output DOB8 = CELL0.OUT_F0;
				output DOB9 = CELL1.OUT_F3;
				input MORCLKA = CELL0.IMUX_CLK1;
				input MORCLKB = CELL0.IMUX_CLK0;
				input RSTA = CELL1.IMUX_LSR3;
				input RSTB = CELL0.IMUX_LSR3;
				input WEA = CELL1.IMUX_M0;
				input WEB = CELL0.IMUX_M0;
			}

			// wire CELL0.IMUX_A0                  EBR0.DIB8
			// wire CELL0.IMUX_A1                  EBR0.DIB16
			// wire CELL0.IMUX_A2                  EBR0.DIB5
			// wire CELL0.IMUX_A3                  EBR0.DIB2
			// wire CELL0.IMUX_A4                  EBR0.ADB12
			// wire CELL0.IMUX_A5                  EBR0.DIA14
			// wire CELL0.IMUX_A6                  EBR0.ADA1
			// wire CELL0.IMUX_A7                  EBR0.DIA6
			// wire CELL0.IMUX_B0                  EBR0.DIB7
			// wire CELL0.IMUX_B1                  EBR0.DIB15
			// wire CELL0.IMUX_B2                  EBR0.DIB4
			// wire CELL0.IMUX_B3                  EBR0.DIB1
			// wire CELL0.IMUX_B4                  EBR0.ADB11
			// wire CELL0.IMUX_B5                  EBR0.DIA16
			// wire CELL0.IMUX_B6                  EBR0.ADB10
			// wire CELL0.IMUX_B7                  EBR0.DIA5
			// wire CELL0.IMUX_C0                  EBR0.DIB6
			// wire CELL0.IMUX_C1                  EBR0.DIB14
			// wire CELL0.IMUX_C2                  EBR0.ADB1
			// wire CELL0.IMUX_C3                  EBR0.DIB0
			// wire CELL0.IMUX_C4                  EBR0.DIA17
			// wire CELL0.IMUX_C5                  EBR0.DIA13
			// wire CELL0.IMUX_C6                  EBR0.DIA8
			// wire CELL0.IMUX_C7                  EBR0.ADB9
			// wire CELL0.IMUX_D0                  EBR0.DIB17
			// wire CELL0.IMUX_D1                  EBR0.DIB13
			// wire CELL0.IMUX_D2                  EBR0.DIB3
			// wire CELL0.IMUX_D3                  EBR0.ADB0
			// wire CELL0.IMUX_D4                  EBR0.DIA15
			// wire CELL0.IMUX_D6                  EBR0.DIA7
			// wire CELL0.IMUX_D7                  EBR0.ADA0
			// wire CELL0.IMUX_M0                  EBR0.WEB
			// wire CELL0.IMUX_M2                  EBR0.CSB2
			// wire CELL0.IMUX_M4                  EBR0.CSA1
			// wire CELL0.IMUX_M6                  EBR0.CSA2
			// wire CELL0.IMUX_CLK0                EBR0.MORCLKB
			// wire CELL0.IMUX_CLK1                EBR0.MORCLKA
			// wire CELL0.IMUX_LSR3                EBR0.RSTB
			// wire CELL0.IMUX_CE1                 EBR0.CEB
			// wire CELL0.OUT_F0                   EBR0.DOB8
			// wire CELL0.OUT_F1                   EBR0.DOB5
			// wire CELL0.OUT_F2                   EBR0.DOB16
			// wire CELL0.OUT_F3                   EBR0.DOB13
			// wire CELL0.OUT_F4                   EBR0.DOA6
			// wire CELL0.OUT_F5                   EBR0.DOA4
			// wire CELL0.OUT_F6                   EBR0.DOA16
			// wire CELL0.OUT_F7                   EBR0.DOA14
			// wire CELL0.OUT_Q0                   EBR0.DOB7
			// wire CELL0.OUT_Q1                   EBR0.DOB4
			// wire CELL0.OUT_Q2                   EBR0.DOB15
			// wire CELL0.OUT_Q3                   EBR0.DOA8
			// wire CELL0.OUT_Q4                   EBR0.DOA5
			// wire CELL0.OUT_Q5                   EBR0.DOA17
			// wire CELL0.OUT_Q6                   EBR0.DOA15
			// wire CELL0.OUT_Q7                   EBR0.DOA13
			// wire CELL0.OUT_OFX0                 EBR0.DOB6
			// wire CELL0.OUT_OFX1                 EBR0.DOB17
			// wire CELL0.OUT_OFX2                 EBR0.DOB14
			// wire CELL0.OUT_OFX3                 EBR0.DOA7
			// wire CELL1.IMUX_A0                  EBR0.DIA4
			// wire CELL1.IMUX_A1                  EBR0.ADA9
			// wire CELL1.IMUX_A2                  EBR0.DIB9
			// wire CELL1.IMUX_A3                  EBR0.ADB8
			// wire CELL1.IMUX_A4                  EBR0.DIA12
			// wire CELL1.IMUX_A5                  EBR0.ADB4
			// wire CELL1.IMUX_A6                  EBR0.ADA2
			// wire CELL1.IMUX_A7                  EBR0.ADA6
			// wire CELL1.IMUX_B1                  EBR0.ADA11
			// wire CELL1.IMUX_B2                  EBR0.DIB10
			// wire CELL1.IMUX_B3                  EBR0.ADB7
			// wire CELL1.IMUX_B4                  EBR0.DIA11
			// wire CELL1.IMUX_B5                  EBR0.ADB3
			// wire CELL1.IMUX_B6                  EBR0.DIA0
			// wire CELL1.IMUX_B7                  EBR0.ADA5
			// wire CELL1.IMUX_C0                  EBR0.ADA12
			// wire CELL1.IMUX_C1                  EBR0.DIB12
			// wire CELL1.IMUX_C2                  EBR0.DIA3
			// wire CELL1.IMUX_C3                  EBR0.ADB2
			// wire CELL1.IMUX_C4                  EBR0.ADB6
			// wire CELL1.IMUX_C5                  EBR0.DIA9
			// wire CELL1.IMUX_C6                  EBR0.ADA8
			// wire CELL1.IMUX_C7                  EBR0.ADA4
			// wire CELL1.IMUX_D0                  EBR0.ADA10
			// wire CELL1.IMUX_D1                  EBR0.DIB11
			// wire CELL1.IMUX_D2                  EBR0.DIA2
			// wire CELL1.IMUX_D3                  EBR0.ADB5
			// wire CELL1.IMUX_D4                  EBR0.DIA10
			// wire CELL1.IMUX_D5                  EBR0.DIA1
			// wire CELL1.IMUX_D6                  EBR0.ADA7
			// wire CELL1.IMUX_D7                  EBR0.ADA3
			// wire CELL1.IMUX_M0                  EBR0.WEA
			// wire CELL1.IMUX_M2                  EBR0.CSA0
			// wire CELL1.IMUX_M4                  EBR0.CSB1
			// wire CELL1.IMUX_M6                  EBR0.CSB0
			// wire CELL1.IMUX_CLK0                EBR0.CLKB
			// wire CELL1.IMUX_CLK1                EBR0.CLKA
			// wire CELL1.IMUX_LSR3                EBR0.RSTA
			// wire CELL1.IMUX_CE1                 EBR0.CEA
			// wire CELL1.OUT_F0                   EBR0.DOB2
			// wire CELL1.OUT_F1                   EBR0.DOB1
			// wire CELL1.OUT_F2                   EBR0.DOB12
			// wire CELL1.OUT_F3                   EBR0.DOB9
			// wire CELL1.OUT_F4                   EBR0.DOA1
			// wire CELL1.OUT_F5                   EBR0.DOA2
			// wire CELL1.OUT_F6                   EBR0.DOA12
			// wire CELL1.OUT_F7                   EBR0.DOA10
			// wire CELL1.OUT_Q0                   EBR0.DOB3
			// wire CELL1.OUT_Q1                   EBR0.DOB0
			// wire CELL1.OUT_Q2                   EBR0.DOB11
			// wire CELL1.OUT_Q3                   EBR0.DOB10
			// wire CELL1.OUT_Q4                   EBR0.DOA0
			// wire CELL1.OUT_Q5                   EBR0.DOA3
			// wire CELL1.OUT_Q6                   EBR0.DOA11
			// wire CELL1.OUT_Q7                   EBR0.DOA9
		}

		tile_class CONFIG {
			cell CELL0;

			bel START {
				input STARTCLK = IMUX_CLK3;
			}

			bel JTAG {
				output JCE1 = OUT_Q5;
				output JCE2 = OUT_Q6;
				output JRSTN = OUT_Q4;
				output JRTI1 = OUT_F2;
				output JRTI2 = OUT_F3;
				output JSHIFT = OUT_Q0;
				output JTCK = OUT_F5;
				output JTDI = OUT_F4;
				input JTDO1 = IMUX_C2;
				input JTDO2 = IMUX_A2;
				output JUPDATE = OUT_Q3;
			}

			bel GSR {
				input CLK = IMUX_CLK3;
				input GSR = IMUX_C3;
			}

			// wire IMUX_A2                        JTAG.JTDO2
			// wire IMUX_C2                        JTAG.JTDO1
			// wire IMUX_C3                        GSR.GSR
			// wire IMUX_CLK3                      START.STARTCLK GSR.CLK
			// wire OUT_F2                         JTAG.JRTI1
			// wire OUT_F3                         JTAG.JRTI2
			// wire OUT_F4                         JTAG.JTDI
			// wire OUT_F5                         JTAG.JTCK
			// wire OUT_Q0                         JTAG.JSHIFT
			// wire OUT_Q3                         JTAG.JUPDATE
			// wire OUT_Q4                         JTAG.JRSTN
			// wire OUT_Q5                         JTAG.JCE1
			// wire OUT_Q6                         JTAG.JCE2
		}

		tile_class DQS_W {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK2;
				output DDRCLKPOL = OUT_Q7;
				output PRMBDET = OUT_Q6;
				input READ = IMUX_D2;
			}

			// wire IMUX_D2                        DQS0.READ
			// wire IMUX_CLK2                      DQS0.CLK
			// wire OUT_Q6                         DQS0.PRMBDET
			// wire OUT_Q7                         DQS0.DDRCLKPOL
		}

		tile_class DQS_E {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK2;
				output DDRCLKPOL = OUT_Q7;
				output PRMBDET = OUT_Q6;
				input READ = IMUX_D2;
			}

			// wire IMUX_D2                        DQS0.READ
			// wire IMUX_CLK2                      DQS0.CLK
			// wire OUT_Q6                         DQS0.PRMBDET
			// wire OUT_Q7                         DQS0.DDRCLKPOL
		}

		tile_class DQS_S {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK2;
				output DDRCLKPOL = OUT_Q7;
				output PRMBDET = OUT_Q6;
				input READ = IMUX_D2;
			}

			// wire IMUX_D2                        DQS0.READ
			// wire IMUX_CLK2                      DQS0.CLK
			// wire OUT_Q6                         DQS0.PRMBDET
			// wire OUT_Q7                         DQS0.DDRCLKPOL
		}

		tile_class DQS_N {
			cell CELL0;

			bel DQS0 {
				input CLK = IMUX_CLK2;
				output DDRCLKPOL = OUT_Q7;
				output PRMBDET = OUT_Q6;
				input READ = IMUX_D2;
			}

			// wire IMUX_D2                        DQS0.READ
			// wire IMUX_CLK2                      DQS0.CLK
			// wire OUT_Q6                         DQS0.PRMBDET
			// wire OUT_Q7                         DQS0.DDRCLKPOL
		}

		tile_class DQSDLL_S {
			cell CELL0;

			bel DQSDLL {
				input CLK = IMUX_CLK2;
				output LOCK = OUT_F4;
				input RST = IMUX_B5;
				input UDDCNTL = IMUX_B6;
			}

			// wire IMUX_B5                        DQSDLL.RST
			// wire IMUX_B6                        DQSDLL.UDDCNTL
			// wire IMUX_CLK2                      DQSDLL.CLK
			// wire OUT_F4                         DQSDLL.LOCK
		}

		tile_class DQSDLL_N {
			cell CELL0;

			bel DQSDLL {
				input CLK = IMUX_CLK2;
				output LOCK = OUT_F4;
				input RST = IMUX_B5;
				input UDDCNTL = IMUX_B6;
			}

			// wire IMUX_B5                        DQSDLL.RST
			// wire IMUX_B6                        DQSDLL.UDDCNTL
			// wire IMUX_CLK2                      DQSDLL.CLK
			// wire OUT_F4                         DQSDLL.LOCK
		}

		tile_class PLL_W {
			cell CELL0;

			bel PLL0 {
				input CLKFB0 = IMUX_C0;
				input CLKFB1 = IMUX_CLK1;
				input CLKI0 = IMUX_B0;
				input CLKI1 = IMUX_A0;
				input CLKI2 = IMUX_CLK0;
				output CLKOK = OUT_F7;
				output CLKOP = OUT_F5;
				output CLKOS = OUT_F6;
				input CNTRST = IMUX_D0;
				input DDAIDEL0 = IMUX_D2;
				input DDAIDEL1 = IMUX_C2;
				input DDAIDEL2 = IMUX_B2;
				input DDAILAG = IMUX_A3;
				input DDAIZR = IMUX_A2;
				input DDAMODE = IMUX_B3;
				output DDAODEL0 = OUT_F3;
				output DDAODEL1 = OUT_F2;
				output DDAODEL2 = OUT_F1;
				output DDAOLAG = OUT_F4;
				output DDAOZR = OUT_F0;
				output DNLOCK = OUT_Q3;
				output LOCK = OUT_Q0;
				input PWD = IMUX_C1;
				input RESETK = IMUX_B1;
				input RESETM = IMUX_A1;
				input TCLKI = IMUX_D1;
				output TESTOUT = OUT_Q1;
				output UPLOCK = OUT_Q2;
			}

			// wire IMUX_A0                        PLL0.CLKI1
			// wire IMUX_A1                        PLL0.RESETM
			// wire IMUX_A2                        PLL0.DDAIZR
			// wire IMUX_A3                        PLL0.DDAILAG
			// wire IMUX_B0                        PLL0.CLKI0
			// wire IMUX_B1                        PLL0.RESETK
			// wire IMUX_B2                        PLL0.DDAIDEL2
			// wire IMUX_B3                        PLL0.DDAMODE
			// wire IMUX_C0                        PLL0.CLKFB0
			// wire IMUX_C1                        PLL0.PWD
			// wire IMUX_C2                        PLL0.DDAIDEL1
			// wire IMUX_D0                        PLL0.CNTRST
			// wire IMUX_D1                        PLL0.TCLKI
			// wire IMUX_D2                        PLL0.DDAIDEL0
			// wire IMUX_CLK0                      PLL0.CLKI2
			// wire IMUX_CLK1                      PLL0.CLKFB1
			// wire OUT_F0                         PLL0.DDAOZR
			// wire OUT_F1                         PLL0.DDAODEL2
			// wire OUT_F2                         PLL0.DDAODEL1
			// wire OUT_F3                         PLL0.DDAODEL0
			// wire OUT_F4                         PLL0.DDAOLAG
			// wire OUT_F5                         PLL0.CLKOP
			// wire OUT_F6                         PLL0.CLKOS
			// wire OUT_F7                         PLL0.CLKOK
			// wire OUT_Q0                         PLL0.LOCK
			// wire OUT_Q1                         PLL0.TESTOUT
			// wire OUT_Q2                         PLL0.UPLOCK
			// wire OUT_Q3                         PLL0.DNLOCK
		}

		tile_class PLL_E {
			cell CELL0;

			bel PLL0 {
				input CLKFB0 = IMUX_C0;
				input CLKFB1 = IMUX_CLK1;
				input CLKI0 = IMUX_B0;
				input CLKI1 = IMUX_A0;
				input CLKI2 = IMUX_CLK0;
				output CLKOK = OUT_F7;
				output CLKOP = OUT_F5;
				output CLKOS = OUT_F6;
				input CNTRST = IMUX_D0;
				input DDAIDEL0 = IMUX_D2;
				input DDAIDEL1 = IMUX_C2;
				input DDAIDEL2 = IMUX_B2;
				input DDAILAG = IMUX_A3;
				input DDAIZR = IMUX_A2;
				input DDAMODE = IMUX_B3;
				output DDAODEL0 = OUT_F3;
				output DDAODEL1 = OUT_F2;
				output DDAODEL2 = OUT_F1;
				output DDAOLAG = OUT_F4;
				output DDAOZR = OUT_F0;
				output DNLOCK = OUT_Q3;
				output LOCK = OUT_Q0;
				input PWD = IMUX_C1;
				input RESETK = IMUX_B1;
				input RESETM = IMUX_A1;
				input TCLKI = IMUX_D1;
				output TESTOUT = OUT_Q1;
				output UPLOCK = OUT_Q2;
			}

			// wire IMUX_A0                        PLL0.CLKI1
			// wire IMUX_A1                        PLL0.RESETM
			// wire IMUX_A2                        PLL0.DDAIZR
			// wire IMUX_A3                        PLL0.DDAILAG
			// wire IMUX_B0                        PLL0.CLKI0
			// wire IMUX_B1                        PLL0.RESETK
			// wire IMUX_B2                        PLL0.DDAIDEL2
			// wire IMUX_B3                        PLL0.DDAMODE
			// wire IMUX_C0                        PLL0.CLKFB0
			// wire IMUX_C1                        PLL0.PWD
			// wire IMUX_C2                        PLL0.DDAIDEL1
			// wire IMUX_D0                        PLL0.CNTRST
			// wire IMUX_D1                        PLL0.TCLKI
			// wire IMUX_D2                        PLL0.DDAIDEL0
			// wire IMUX_CLK0                      PLL0.CLKI2
			// wire IMUX_CLK1                      PLL0.CLKFB1
			// wire OUT_F0                         PLL0.DDAOZR
			// wire OUT_F1                         PLL0.DDAODEL2
			// wire OUT_F2                         PLL0.DDAODEL1
			// wire OUT_F3                         PLL0.DDAODEL0
			// wire OUT_F4                         PLL0.DDAOLAG
			// wire OUT_F5                         PLL0.CLKOP
			// wire OUT_F6                         PLL0.CLKOS
			// wire OUT_F7                         PLL0.CLKOK
			// wire OUT_Q0                         PLL0.LOCK
			// wire OUT_Q1                         PLL0.TESTOUT
			// wire OUT_Q2                         PLL0.UPLOCK
			// wire OUT_Q3                         PLL0.DNLOCK
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;
	}

	tile_slot CLK {
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_ROOT_2PLL_A {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;

			bel DCS_SW0 {
				input OUT = CELL0.PCLK2;
				input SEL = CELL5.IMUX_C5;
			}

			bel DCS_SW1 {
				input OUT = CELL0.PCLK3;
				input SEL = CELL4.IMUX_C5;
			}

			bel DCS_SE0 {
				input OUT = CELL1.PCLK2;
				input SEL = CELL6.IMUX_C5;
			}

			bel DCS_SE1 {
				input OUT = CELL1.PCLK3;
				input SEL = CELL7.IMUX_C5;
			}

			bel DCS_NW0 {
				input OUT = CELL2.PCLK2;
				input SEL = CELL5.IMUX_B5;
			}

			bel DCS_NW1 {
				input OUT = CELL2.PCLK3;
				input SEL = CELL4.IMUX_B5;
			}

			bel DCS_NE0 {
				input OUT = CELL3.PCLK2;
				input SEL = CELL6.IMUX_B5;
			}

			bel DCS_NE1 {
				input OUT = CELL3.PCLK3;
				input SEL = CELL7.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK0_NE = CELL3.PCLK0;
				input PCLK0_NW = CELL2.PCLK0;
				input PCLK0_SE = CELL1.PCLK0;
				input PCLK0_SW = CELL0.PCLK0;
				input PCLK1_NE = CELL3.PCLK1;
				input PCLK1_NW = CELL2.PCLK1;
				input PCLK1_SE = CELL1.PCLK1;
				input PCLK1_SW = CELL0.PCLK1;
				input PCLK_IN_E = CELL9.IMUX_B5;
				input PCLK_IN_N = CELL11.IMUX_B5;
				input PCLK_IN_S = CELL10.IMUX_B5;
				input PCLK_IN_W = CELL8.IMUX_B5;
				input SCLK0_NE = CELL3.SCLK0;
				input SCLK0_NW = CELL2.SCLK0;
				input SCLK0_SE = CELL1.SCLK0;
				input SCLK0_SW = CELL0.SCLK0;
				input SCLK1_NE = CELL3.SCLK1;
				input SCLK1_NW = CELL2.SCLK1;
				input SCLK1_SE = CELL1.SCLK1;
				input SCLK1_SW = CELL0.SCLK1;
				input SCLK2_NE = CELL3.SCLK2;
				input SCLK2_NW = CELL2.SCLK2;
				input SCLK2_SE = CELL1.SCLK2;
				input SCLK2_SW = CELL0.SCLK2;
				input SCLK3_NE = CELL3.SCLK3;
				input SCLK3_NW = CELL2.SCLK3;
				input SCLK3_SE = CELL1.SCLK3;
				input SCLK3_SW = CELL0.SCLK3;
				input SCLK_IN_E0 = CELL16.IMUX_B5;
				input SCLK_IN_E1 = CELL17.IMUX_B5;
				input SCLK_IN_E2 = CELL18.IMUX_D5;
				input SCLK_IN_E3 = CELL19.IMUX_B0;
				input SCLK_IN_N0 = CELL24.IMUX_B5;
				input SCLK_IN_N1 = CELL25.IMUX_B5;
				input SCLK_IN_N2 = CELL26.IMUX_D5;
				input SCLK_IN_N3 = CELL27.IMUX_B0;
				input SCLK_IN_S0 = CELL20.IMUX_B5;
				input SCLK_IN_S1 = CELL21.IMUX_B5;
				input SCLK_IN_S2 = CELL22.IMUX_D5;
				input SCLK_IN_S3 = CELL23.IMUX_B0;
				input SCLK_IN_W0 = CELL12.IMUX_B5;
				input SCLK_IN_W1 = CELL13.IMUX_B5;
				input SCLK_IN_W2 = CELL14.IMUX_D5;
				input SCLK_IN_W3 = CELL15.IMUX_B0;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    DCS_SW0.OUT
			// wire CELL0.PCLK3                    DCS_SW1.OUT
			// wire CELL0.SCLK0                    CLK_ROOT.SCLK0_SW
			// wire CELL0.SCLK1                    CLK_ROOT.SCLK1_SW
			// wire CELL0.SCLK2                    CLK_ROOT.SCLK2_SW
			// wire CELL0.SCLK3                    CLK_ROOT.SCLK3_SW
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    DCS_SE0.OUT
			// wire CELL1.PCLK3                    DCS_SE1.OUT
			// wire CELL1.SCLK0                    CLK_ROOT.SCLK0_SE
			// wire CELL1.SCLK1                    CLK_ROOT.SCLK1_SE
			// wire CELL1.SCLK2                    CLK_ROOT.SCLK2_SE
			// wire CELL1.SCLK3                    CLK_ROOT.SCLK3_SE
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    DCS_NW0.OUT
			// wire CELL2.PCLK3                    DCS_NW1.OUT
			// wire CELL2.SCLK0                    CLK_ROOT.SCLK0_NW
			// wire CELL2.SCLK1                    CLK_ROOT.SCLK1_NW
			// wire CELL2.SCLK2                    CLK_ROOT.SCLK2_NW
			// wire CELL2.SCLK3                    CLK_ROOT.SCLK3_NW
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    DCS_NE0.OUT
			// wire CELL3.PCLK3                    DCS_NE1.OUT
			// wire CELL3.SCLK0                    CLK_ROOT.SCLK0_NE
			// wire CELL3.SCLK1                    CLK_ROOT.SCLK1_NE
			// wire CELL3.SCLK2                    CLK_ROOT.SCLK2_NE
			// wire CELL3.SCLK3                    CLK_ROOT.SCLK3_NE
			// wire CELL4.IMUX_B5                  DCS_NW1.SEL
			// wire CELL4.IMUX_C5                  DCS_SW1.SEL
			// wire CELL5.IMUX_B5                  DCS_NW0.SEL
			// wire CELL5.IMUX_C5                  DCS_SW0.SEL
			// wire CELL6.IMUX_B5                  DCS_NE0.SEL
			// wire CELL6.IMUX_C5                  DCS_SE0.SEL
			// wire CELL7.IMUX_B5                  DCS_NE1.SEL
			// wire CELL7.IMUX_C5                  DCS_SE1.SEL
			// wire CELL8.IMUX_B5                  CLK_ROOT.PCLK_IN_W
			// wire CELL9.IMUX_B5                  CLK_ROOT.PCLK_IN_E
			// wire CELL10.IMUX_B5                 CLK_ROOT.PCLK_IN_S
			// wire CELL11.IMUX_B5                 CLK_ROOT.PCLK_IN_N
			// wire CELL12.IMUX_B5                 CLK_ROOT.SCLK_IN_W0
			// wire CELL13.IMUX_B5                 CLK_ROOT.SCLK_IN_W1
			// wire CELL14.IMUX_D5                 CLK_ROOT.SCLK_IN_W2
			// wire CELL15.IMUX_B0                 CLK_ROOT.SCLK_IN_W3
			// wire CELL16.IMUX_B5                 CLK_ROOT.SCLK_IN_E0
			// wire CELL17.IMUX_B5                 CLK_ROOT.SCLK_IN_E1
			// wire CELL18.IMUX_D5                 CLK_ROOT.SCLK_IN_E2
			// wire CELL19.IMUX_B0                 CLK_ROOT.SCLK_IN_E3
			// wire CELL20.IMUX_B5                 CLK_ROOT.SCLK_IN_S0
			// wire CELL21.IMUX_B5                 CLK_ROOT.SCLK_IN_S1
			// wire CELL22.IMUX_D5                 CLK_ROOT.SCLK_IN_S2
			// wire CELL23.IMUX_B0                 CLK_ROOT.SCLK_IN_S3
			// wire CELL24.IMUX_B5                 CLK_ROOT.SCLK_IN_N0
			// wire CELL25.IMUX_B5                 CLK_ROOT.SCLK_IN_N1
			// wire CELL26.IMUX_D5                 CLK_ROOT.SCLK_IN_N2
			// wire CELL27.IMUX_B0                 CLK_ROOT.SCLK_IN_N3
		}

		tile_class CLK_ROOT_2PLL_B {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;

			bel DCS_SW0 {
				input OUT = CELL0.PCLK2;
				input SEL = CELL5.IMUX_C5;
			}

			bel DCS_SW1 {
				input OUT = CELL0.PCLK3;
				input SEL = CELL4.IMUX_C5;
			}

			bel DCS_SE0 {
				input OUT = CELL1.PCLK2;
				input SEL = CELL6.IMUX_C5;
			}

			bel DCS_SE1 {
				input OUT = CELL1.PCLK3;
				input SEL = CELL7.IMUX_C5;
			}

			bel DCS_NW0 {
				input OUT = CELL2.PCLK2;
				input SEL = CELL5.IMUX_B5;
			}

			bel DCS_NW1 {
				input OUT = CELL2.PCLK3;
				input SEL = CELL4.IMUX_B5;
			}

			bel DCS_NE0 {
				input OUT = CELL3.PCLK2;
				input SEL = CELL6.IMUX_B5;
			}

			bel DCS_NE1 {
				input OUT = CELL3.PCLK3;
				input SEL = CELL7.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK0_NE = CELL3.PCLK0;
				input PCLK0_NW = CELL2.PCLK0;
				input PCLK0_SE = CELL1.PCLK0;
				input PCLK0_SW = CELL0.PCLK0;
				input PCLK1_NE = CELL3.PCLK1;
				input PCLK1_NW = CELL2.PCLK1;
				input PCLK1_SE = CELL1.PCLK1;
				input PCLK1_SW = CELL0.PCLK1;
				input PCLK_IN_E = CELL9.IMUX_B5;
				input PCLK_IN_N = CELL11.IMUX_B5;
				input PCLK_IN_S = CELL10.IMUX_B5;
				input PCLK_IN_W = CELL8.IMUX_B5;
				input SCLK0_NE = CELL3.SCLK0;
				input SCLK0_NW = CELL2.SCLK0;
				input SCLK0_SE = CELL1.SCLK0;
				input SCLK0_SW = CELL0.SCLK0;
				input SCLK1_NE = CELL3.SCLK1;
				input SCLK1_NW = CELL2.SCLK1;
				input SCLK1_SE = CELL1.SCLK1;
				input SCLK1_SW = CELL0.SCLK1;
				input SCLK2_NE = CELL3.SCLK2;
				input SCLK2_NW = CELL2.SCLK2;
				input SCLK2_SE = CELL1.SCLK2;
				input SCLK2_SW = CELL0.SCLK2;
				input SCLK3_NE = CELL3.SCLK3;
				input SCLK3_NW = CELL2.SCLK3;
				input SCLK3_SE = CELL1.SCLK3;
				input SCLK3_SW = CELL0.SCLK3;
				input SCLK_IN_E0 = CELL16.IMUX_B5;
				input SCLK_IN_E1 = CELL17.IMUX_B5;
				input SCLK_IN_E2 = CELL18.IMUX_B0;
				input SCLK_IN_E3 = CELL19.IMUX_B0;
				input SCLK_IN_N0 = CELL24.IMUX_B5;
				input SCLK_IN_N1 = CELL25.IMUX_B5;
				input SCLK_IN_N2 = CELL26.IMUX_D5;
				input SCLK_IN_N3 = CELL27.IMUX_B0;
				input SCLK_IN_S0 = CELL20.IMUX_B5;
				input SCLK_IN_S1 = CELL21.IMUX_B5;
				input SCLK_IN_S2 = CELL22.IMUX_B0;
				input SCLK_IN_S3 = CELL23.IMUX_D5;
				input SCLK_IN_W0 = CELL12.IMUX_B5;
				input SCLK_IN_W1 = CELL13.IMUX_B5;
				input SCLK_IN_W2 = CELL14.IMUX_D5;
				input SCLK_IN_W3 = CELL15.IMUX_D5;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    DCS_SW0.OUT
			// wire CELL0.PCLK3                    DCS_SW1.OUT
			// wire CELL0.SCLK0                    CLK_ROOT.SCLK0_SW
			// wire CELL0.SCLK1                    CLK_ROOT.SCLK1_SW
			// wire CELL0.SCLK2                    CLK_ROOT.SCLK2_SW
			// wire CELL0.SCLK3                    CLK_ROOT.SCLK3_SW
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    DCS_SE0.OUT
			// wire CELL1.PCLK3                    DCS_SE1.OUT
			// wire CELL1.SCLK0                    CLK_ROOT.SCLK0_SE
			// wire CELL1.SCLK1                    CLK_ROOT.SCLK1_SE
			// wire CELL1.SCLK2                    CLK_ROOT.SCLK2_SE
			// wire CELL1.SCLK3                    CLK_ROOT.SCLK3_SE
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    DCS_NW0.OUT
			// wire CELL2.PCLK3                    DCS_NW1.OUT
			// wire CELL2.SCLK0                    CLK_ROOT.SCLK0_NW
			// wire CELL2.SCLK1                    CLK_ROOT.SCLK1_NW
			// wire CELL2.SCLK2                    CLK_ROOT.SCLK2_NW
			// wire CELL2.SCLK3                    CLK_ROOT.SCLK3_NW
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    DCS_NE0.OUT
			// wire CELL3.PCLK3                    DCS_NE1.OUT
			// wire CELL3.SCLK0                    CLK_ROOT.SCLK0_NE
			// wire CELL3.SCLK1                    CLK_ROOT.SCLK1_NE
			// wire CELL3.SCLK2                    CLK_ROOT.SCLK2_NE
			// wire CELL3.SCLK3                    CLK_ROOT.SCLK3_NE
			// wire CELL4.IMUX_B5                  DCS_NW1.SEL
			// wire CELL4.IMUX_C5                  DCS_SW1.SEL
			// wire CELL5.IMUX_B5                  DCS_NW0.SEL
			// wire CELL5.IMUX_C5                  DCS_SW0.SEL
			// wire CELL6.IMUX_B5                  DCS_NE0.SEL
			// wire CELL6.IMUX_C5                  DCS_SE0.SEL
			// wire CELL7.IMUX_B5                  DCS_NE1.SEL
			// wire CELL7.IMUX_C5                  DCS_SE1.SEL
			// wire CELL8.IMUX_B5                  CLK_ROOT.PCLK_IN_W
			// wire CELL9.IMUX_B5                  CLK_ROOT.PCLK_IN_E
			// wire CELL10.IMUX_B5                 CLK_ROOT.PCLK_IN_S
			// wire CELL11.IMUX_B5                 CLK_ROOT.PCLK_IN_N
			// wire CELL12.IMUX_B5                 CLK_ROOT.SCLK_IN_W0
			// wire CELL13.IMUX_B5                 CLK_ROOT.SCLK_IN_W1
			// wire CELL14.IMUX_D5                 CLK_ROOT.SCLK_IN_W2
			// wire CELL15.IMUX_D5                 CLK_ROOT.SCLK_IN_W3
			// wire CELL16.IMUX_B5                 CLK_ROOT.SCLK_IN_E0
			// wire CELL17.IMUX_B5                 CLK_ROOT.SCLK_IN_E1
			// wire CELL18.IMUX_B0                 CLK_ROOT.SCLK_IN_E2
			// wire CELL19.IMUX_B0                 CLK_ROOT.SCLK_IN_E3
			// wire CELL20.IMUX_B5                 CLK_ROOT.SCLK_IN_S0
			// wire CELL21.IMUX_B5                 CLK_ROOT.SCLK_IN_S1
			// wire CELL22.IMUX_B0                 CLK_ROOT.SCLK_IN_S2
			// wire CELL23.IMUX_D5                 CLK_ROOT.SCLK_IN_S3
			// wire CELL24.IMUX_B5                 CLK_ROOT.SCLK_IN_N0
			// wire CELL25.IMUX_B5                 CLK_ROOT.SCLK_IN_N1
			// wire CELL26.IMUX_D5                 CLK_ROOT.SCLK_IN_N2
			// wire CELL27.IMUX_B0                 CLK_ROOT.SCLK_IN_N3
		}

		tile_class CLK_ROOT_4PLL {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;
			cell CELL30;
			cell CELL31;

			bel DCS_SW0 {
				input OUT = CELL0.PCLK2;
				input SEL = CELL5.IMUX_B5;
			}

			bel DCS_SW1 {
				input OUT = CELL0.PCLK3;
				input SEL = CELL4.IMUX_B5;
			}

			bel DCS_SE0 {
				input OUT = CELL1.PCLK2;
				input SEL = CELL6.IMUX_B5;
			}

			bel DCS_SE1 {
				input OUT = CELL1.PCLK3;
				input SEL = CELL7.IMUX_B5;
			}

			bel DCS_NW0 {
				input OUT = CELL2.PCLK2;
				input SEL = CELL9.IMUX_B5;
			}

			bel DCS_NW1 {
				input OUT = CELL2.PCLK3;
				input SEL = CELL8.IMUX_B5;
			}

			bel DCS_NE0 {
				input OUT = CELL3.PCLK2;
				input SEL = CELL10.IMUX_B5;
			}

			bel DCS_NE1 {
				input OUT = CELL3.PCLK3;
				input SEL = CELL11.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK0_NE = CELL3.PCLK0;
				input PCLK0_NW = CELL2.PCLK0;
				input PCLK0_SE = CELL1.PCLK0;
				input PCLK0_SW = CELL0.PCLK0;
				input PCLK1_NE = CELL3.PCLK1;
				input PCLK1_NW = CELL2.PCLK1;
				input PCLK1_SE = CELL1.PCLK1;
				input PCLK1_SW = CELL0.PCLK1;
				input PCLK_IN_E = CELL13.IMUX_B5;
				input PCLK_IN_N = CELL15.IMUX_B5;
				input PCLK_IN_S = CELL14.IMUX_B5;
				input PCLK_IN_W = CELL12.IMUX_B5;
				input SCLK0_NE = CELL3.SCLK0;
				input SCLK0_NW = CELL2.SCLK0;
				input SCLK0_SE = CELL1.SCLK0;
				input SCLK0_SW = CELL0.SCLK0;
				input SCLK1_NE = CELL3.SCLK1;
				input SCLK1_NW = CELL2.SCLK1;
				input SCLK1_SE = CELL1.SCLK1;
				input SCLK1_SW = CELL0.SCLK1;
				input SCLK2_NE = CELL3.SCLK2;
				input SCLK2_NW = CELL2.SCLK2;
				input SCLK2_SE = CELL1.SCLK2;
				input SCLK2_SW = CELL0.SCLK2;
				input SCLK3_NE = CELL3.SCLK3;
				input SCLK3_NW = CELL2.SCLK3;
				input SCLK3_SE = CELL1.SCLK3;
				input SCLK3_SW = CELL0.SCLK3;
				input SCLK_IN_E0 = CELL20.IMUX_B5;
				input SCLK_IN_E1 = CELL21.IMUX_B5;
				input SCLK_IN_E2 = CELL22.IMUX_B0;
				input SCLK_IN_E3 = CELL23.IMUX_B0;
				input SCLK_IN_N0 = CELL28.IMUX_B5;
				input SCLK_IN_N1 = CELL29.IMUX_B5;
				input SCLK_IN_N2 = CELL30.IMUX_B0;
				input SCLK_IN_N3 = CELL31.IMUX_D5;
				input SCLK_IN_S0 = CELL24.IMUX_B5;
				input SCLK_IN_S1 = CELL25.IMUX_B5;
				input SCLK_IN_S2 = CELL26.IMUX_B0;
				input SCLK_IN_S3 = CELL27.IMUX_D5;
				input SCLK_IN_W0 = CELL16.IMUX_B5;
				input SCLK_IN_W1 = CELL17.IMUX_B5;
				input SCLK_IN_W2 = CELL18.IMUX_D5;
				input SCLK_IN_W3 = CELL19.IMUX_D5;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    DCS_SW0.OUT
			// wire CELL0.PCLK3                    DCS_SW1.OUT
			// wire CELL0.SCLK0                    CLK_ROOT.SCLK0_SW
			// wire CELL0.SCLK1                    CLK_ROOT.SCLK1_SW
			// wire CELL0.SCLK2                    CLK_ROOT.SCLK2_SW
			// wire CELL0.SCLK3                    CLK_ROOT.SCLK3_SW
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    DCS_SE0.OUT
			// wire CELL1.PCLK3                    DCS_SE1.OUT
			// wire CELL1.SCLK0                    CLK_ROOT.SCLK0_SE
			// wire CELL1.SCLK1                    CLK_ROOT.SCLK1_SE
			// wire CELL1.SCLK2                    CLK_ROOT.SCLK2_SE
			// wire CELL1.SCLK3                    CLK_ROOT.SCLK3_SE
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    DCS_NW0.OUT
			// wire CELL2.PCLK3                    DCS_NW1.OUT
			// wire CELL2.SCLK0                    CLK_ROOT.SCLK0_NW
			// wire CELL2.SCLK1                    CLK_ROOT.SCLK1_NW
			// wire CELL2.SCLK2                    CLK_ROOT.SCLK2_NW
			// wire CELL2.SCLK3                    CLK_ROOT.SCLK3_NW
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    DCS_NE0.OUT
			// wire CELL3.PCLK3                    DCS_NE1.OUT
			// wire CELL3.SCLK0                    CLK_ROOT.SCLK0_NE
			// wire CELL3.SCLK1                    CLK_ROOT.SCLK1_NE
			// wire CELL3.SCLK2                    CLK_ROOT.SCLK2_NE
			// wire CELL3.SCLK3                    CLK_ROOT.SCLK3_NE
			// wire CELL4.IMUX_B5                  DCS_SW1.SEL
			// wire CELL5.IMUX_B5                  DCS_SW0.SEL
			// wire CELL6.IMUX_B5                  DCS_SE0.SEL
			// wire CELL7.IMUX_B5                  DCS_SE1.SEL
			// wire CELL8.IMUX_B5                  DCS_NW1.SEL
			// wire CELL9.IMUX_B5                  DCS_NW0.SEL
			// wire CELL10.IMUX_B5                 DCS_NE0.SEL
			// wire CELL11.IMUX_B5                 DCS_NE1.SEL
			// wire CELL12.IMUX_B5                 CLK_ROOT.PCLK_IN_W
			// wire CELL13.IMUX_B5                 CLK_ROOT.PCLK_IN_E
			// wire CELL14.IMUX_B5                 CLK_ROOT.PCLK_IN_S
			// wire CELL15.IMUX_B5                 CLK_ROOT.PCLK_IN_N
			// wire CELL16.IMUX_B5                 CLK_ROOT.SCLK_IN_W0
			// wire CELL17.IMUX_B5                 CLK_ROOT.SCLK_IN_W1
			// wire CELL18.IMUX_D5                 CLK_ROOT.SCLK_IN_W2
			// wire CELL19.IMUX_D5                 CLK_ROOT.SCLK_IN_W3
			// wire CELL20.IMUX_B5                 CLK_ROOT.SCLK_IN_E0
			// wire CELL21.IMUX_B5                 CLK_ROOT.SCLK_IN_E1
			// wire CELL22.IMUX_B0                 CLK_ROOT.SCLK_IN_E2
			// wire CELL23.IMUX_B0                 CLK_ROOT.SCLK_IN_E3
			// wire CELL24.IMUX_B5                 CLK_ROOT.SCLK_IN_S0
			// wire CELL25.IMUX_B5                 CLK_ROOT.SCLK_IN_S1
			// wire CELL26.IMUX_B0                 CLK_ROOT.SCLK_IN_S2
			// wire CELL27.IMUX_D5                 CLK_ROOT.SCLK_IN_S3
			// wire CELL28.IMUX_B5                 CLK_ROOT.SCLK_IN_N0
			// wire CELL29.IMUX_B5                 CLK_ROOT.SCLK_IN_N1
			// wire CELL30.IMUX_B0                 CLK_ROOT.SCLK_IN_N2
			// wire CELL31.IMUX_D5                 CLK_ROOT.SCLK_IN_N3
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
			pass OUT_F4_E = OUT_F4;
			pass OUT_F5_E = OUT_F5;
			pass OUT_F6_E = OUT_F6;
			pass OUT_F7_E = OUT_F7;
		}

		connector_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass OUT_F0_W = OUT_F0;
			pass OUT_F1_W = OUT_F1;
			pass OUT_F2_W = OUT_F2;
			pass OUT_OFX3_W = OUT_OFX3;
		}

		connector_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
		}

		connector_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		connector_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	connector_slot SW {
		opposite SE;

		connector_class PASS_SW {
		}
	}

	connector_slot SE {
		opposite SW;

		connector_class PASS_SE {
		}
	}

	connector_slot EBR_W {
		opposite EBR_E;
	}

	connector_slot EBR_E {
		opposite EBR_W;
	}

	connector_slot IO_W {
		opposite IO_E;
	}

	connector_slot IO_E {
		opposite IO_W;
	}
}

