// Seed: 4250233242
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output reg id_5,
    output id_6
);
  always begin
    id_5 <= 1;
  end
  logic id_7;
  assign id_6 = id_4;
endmodule
`define pp_7 0
`default_nettype id_8
