Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vfx70t-ff1136-1 -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vfx70t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Jun  4 01:40:22 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   78
Slice Logic Utilization:
  Number of Slice Registers:                 4,012 out of  44,800    8%
    Number used as Flip Flops:               4,012
  Number of Slice LUTs:                      4,030 out of  44,800    8%
    Number used as logic:                    3,951 out of  44,800    8%
      Number using O6 output only:           3,658
      Number using O5 output only:             223
      Number using O5 and O6:                   70
    Number used as Memory:                      54 out of  13,120    1%
      Number used as Dual Port RAM:              8
        Number using O5 output only:             1
        Number using O5 and O6:                  7
      Number used as Shift Register:            46
        Number using O6 output only:            45
        Number using O5 output only:             1
    Number used as exclusive route-thru:        25
  Number of route-thrus:                       257
    Number using O6 output only:               248
    Number using O5 output only:                 9

Slice Logic Distribution:
  Number of occupied Slices:                 1,799 out of  11,200   16%
  Number of LUT Flip Flop pairs used:        5,321
    Number with an unused Flip Flop:         1,309 out of   5,321   24%
    Number with an unused LUT:               1,291 out of   5,321   24%
    Number of fully used LUT-FF pairs:       2,721 out of   5,321   51%
    Number of unique control sets:             495
    Number of slice register sites lost
      to control set restrictions:           1,123 out of  44,800    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        32 out of     640    5%
    Number of LOCed IOBs:                       32 out of      32  100%
    IOB Flip Flops:                             21
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     148   12%
    Number using BlockRAM only:                 19
    Total primitives used:
      Number of 36k BlockRAM used:              19
    Total Memory used (KB):                    684 out of   5,328   12%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         1 out of      22    4%
  Number of BUFRs:                               1 out of      32    3%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of GTX_DUALs:                           1 out of       8   12%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                4.30

Peak Memory Usage:  1050 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 27 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave2/Mram_reg
   of frag REGCLKAU connected to power/ground net
   slaves/slave2/Mram_reg_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave2/Mram_reg
   of frag REGCLKAL connected to power/ground net
   slaves/slave2/Mram_reg_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave4/Mram_reg
   of frag REGCLKAU connected to power/ground net
   slaves/slave4/Mram_reg_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave4/Mram_reg
   of frag REGCLKAL connected to power/ground net
   slaves/slave4/Mram_reg_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKBL_tiesig
WARNING:Timing:3402 - The Clock Modifying COMP, clocks/dcm0, has the attribute
   CLK_FEEDBACK set to NONE.  No phase relationship exists between the input and
   output clocks of this Clock Modifying COMP. Data paths between these clock
   domains must be constrained using FROM/TO constraints.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design. Evaluate the SelectIO-To-GTX Crosstalk
   section of the Virtex-5 RocketIO GTX Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL.1 is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL.2 is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL.3 is set but the tri state is
   not configured. 

Section 3 - Informational
-------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@localhost'.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:LIT:243 - Logical network dip_switch<3>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 4 more times for the following
   (max. 5 shown):
   dip_switch<2>_IBUF,
   dip_switch<1>_IBUF,
   dip_switch<0>_IBUF,
   eth/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
   was.wsts/ram_full_i
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV clocks_pll/PLL_ADV_INST CLKIN2 pin was disconnected
   because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV clocks_pll/PLL_ADV_INST.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of
   the DCM_ADV comp clocks/dcm0, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   6 block(s) optimized away
   2 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "clocks_pll/CLKOUT3_BUFG_INST" (CKBUF) removed.
 The signal "clocks_pll/CLKOUT3_BUF" is loadless and has been removed.
The signal
"eth/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwa
s.wsts/ram_full_i" is sourceless and has been removed.
Unused block
"eth/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwa
s.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		eth/fifo/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| SFP_RX_N                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| SFP_RX_P                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| SFP_TX_N                           | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| SFP_TX_P                           | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| SMA_RX_N                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| SMA_RX_P                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| dip_switch<0>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| dip_switch<1>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| dip_switch<2>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| dip_switch<3>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| gmii_rx_clk                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| gmii_rx_dv                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rx_er                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_rxd<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| gmii_tx_clk                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST | ODDR         |          |          |
| gmii_tx_en                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_tx_er                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<4>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<5>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<6>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| gmii_txd<7>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| leds<0>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| leds<1>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| leds<2>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| leds<3>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| phy_rstb                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sys_clk_pin                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
