// Seed: 2688443448
module module_0;
  assign id_1 = id_1;
  initial begin : LABEL_0
    if (1) id_1 <= 1;
    else disable id_2;
  end
  wire id_3 = id_3;
  wire id_4 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output supply0 id_10
);
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1 >= 1;
endmodule
