IDRViewer.config = {"pagecount":2198,"title":"","author":"","fileName":"64_ia_32_architectures_software_developer_instruction_set_reference_manual_325383.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Chapter 1 About This Manual","page":27,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":27,"zoom":"XYZ 68 704 null"},{"title":"1.2 Overview of Volume 2A, 2B, 2C and 2D: Instruction Set Reference","page":29,"zoom":"XYZ 70 271 null"},{"title":"1.3 Notational Conventions","page":30,"zoom":"XYZ 68 661 null","children":[{"title":"1.3.1 Bit and Byte Order","page":30,"zoom":"XYZ 68 556 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":31,"zoom":"XYZ 70 1109 null"},{"title":"1.3.3 Instruction Operands","page":31,"zoom":"XYZ 70 739 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":31,"zoom":"XYZ 70 328 null"},{"title":"1.3.5 Segmented Addressing","page":32,"zoom":"XYZ 68 1109 null"},{"title":"1.3.6 Exceptions","page":32,"zoom":"XYZ 68 744 null"},{"title":"1.3.7 A New Syntax for CPUID, CR, and MSR Values","page":32,"zoom":"XYZ 68 501 null"}]},{"title":"1.4 Related Literature","page":33,"zoom":"XYZ 70 349 null"}]},{"title":"Chapter 2 Instruction Format","page":35,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Instruction Format for Protected Mode, real-address Mode, and virtual-8086 mode","page":35,"zoom":"XYZ 68 925 null","children":[{"title":"2.1.1 Instruction Prefixes","page":35,"zoom":"XYZ 68 414 null"},{"title":"2.1.2 Opcodes","page":37,"zoom":"XYZ 70 1109 null"},{"title":"2.1.3 ModR/M and SIB Bytes","page":37,"zoom":"XYZ 70 713 null"},{"title":"2.1.4 Displacement and Immediate Bytes","page":37,"zoom":"XYZ 70 369 null"},{"title":"2.1.5 Addressing-Mode Encoding of ModR/M and SIB Bytes","page":38,"zoom":"XYZ 68 1109 null"}]},{"title":"2.2 IA-32e Mode","page":41,"zoom":"XYZ 70 342 null","children":[{"title":"2.2.1 REX Prefixes","page":42,"zoom":"XYZ 68 1109 null","children":[{"title":"2.2.1.1 Encoding","page":42,"zoom":"XYZ 68 601 null"},{"title":"2.2.1.2 More on REX Prefix Fields","page":42,"zoom":"XYZ 68 391 null"},{"title":"2.2.1.3 Displacement","page":45,"zoom":"XYZ 70 682 null"},{"title":"2.2.1.4 Direct Memory-Offset MOVs","page":45,"zoom":"XYZ 70 595 null"},{"title":"2.2.1.5 Immediates","page":45,"zoom":"XYZ 70 326 null"},{"title":"2.2.1.6 RIP-Relative Addressing","page":46,"zoom":"XYZ 68 1109 null"},{"title":"2.2.1.7 Default 64-Bit Operand Size","page":46,"zoom":"XYZ 68 495 null"}]},{"title":"2.2.2 Additional Encodings for Control and Debug Registers","page":46,"zoom":"XYZ 68 355 null"}]},{"title":"2.3 Intel® Advanced Vector Extensions (Intel® AVX)","page":47,"zoom":"XYZ 70 1110 null","children":[{"title":"2.3.1 Instruction Format","page":47,"zoom":"XYZ 70 941 null"},{"title":"2.3.2 VEX and the LOCK prefix","page":47,"zoom":"XYZ 70 351 null"},{"title":"2.3.3 VEX and the 66H, F2H, and F3H prefixes","page":47,"zoom":"XYZ 70 270 null"},{"title":"2.3.4 VEX and the REX prefix","page":47,"zoom":"XYZ 70 190 null"},{"title":"2.3.5 The VEX Prefix","page":48,"zoom":"XYZ 68 1109 null","children":[{"title":"2.3.5.1 VEX Byte 0, bits[7:0]","page":49,"zoom":"XYZ 70 278 null"},{"title":"2.3.5.2 VEX Byte 1, bit [7] - \u2018R\u2019","page":49,"zoom":"XYZ 70 190 null"},{"title":"2.3.5.3 3-byte VEX byte 1, bit[6] - \u2018X\u2019","page":50,"zoom":"XYZ 68 1002 null"},{"title":"2.3.5.4 3-byte VEX byte 1, bit[5] - \u2018B\u2019","page":50,"zoom":"XYZ 68 872 null"},{"title":"2.3.5.5 3-byte VEX byte 2, bit[7] - \u2018W\u2019","page":50,"zoom":"XYZ 68 740 null"},{"title":"2.3.5.6 2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- \u2018vvvv\u2019 the Source or Dest Register Specifier","page":50,"zoom":"XYZ 68 485 null"}]},{"title":"2.3.6 Instruction Operand Encoding and VEX.vvvv, ModR/M","page":51,"zoom":"XYZ 70 652 null","children":[{"title":"2.3.6.1 3-byte VEX byte 1, bits[4:0] - \u201cm-mmmm\u201d","page":52,"zoom":"XYZ 68 854 null"},{"title":"2.3.6.2 2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- \u201cL\u201d","page":52,"zoom":"XYZ 68 542 null"},{"title":"2.3.6.3 2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]- \u201cpp\u201d","page":52,"zoom":"XYZ 68 275 null"}]},{"title":"2.3.7 The Opcode Byte","page":53,"zoom":"XYZ 70 944 null"},{"title":"2.3.8 The MODRM, SIB, and Displacement Bytes","page":53,"zoom":"XYZ 70 847 null"},{"title":"2.3.9 The Third Source Operand (Immediate Byte)","page":53,"zoom":"XYZ 70 768 null"},{"title":"2.3.10 AVX Instructions and the Upper 128-bits of YMM registers","page":53,"zoom":"XYZ 70 672 null","children":[{"title":"2.3.10.1 Vector Length Transition and Programming Considerations","page":53,"zoom":"XYZ 70 582 null"}]},{"title":"2.3.11 AVX Instruction Length","page":54,"zoom":"XYZ 68 1038 null"},{"title":"2.3.12 Vector SIB (VSIB) Memory Addressing","page":54,"zoom":"XYZ 68 925 null","children":[{"title":"2.3.12.1 64-bit Mode VSIB Memory Addressing","page":55,"zoom":"XYZ 70 689 null"}]}]},{"title":"2.4 AVX and SSE Instruction Exception Specification","page":55,"zoom":"XYZ 70 551 null","children":[{"title":"2.4.1 Exceptions Type 1 (Aligned memory reference)","page":60,"zoom":"XYZ 68 1109 null"},{"title":"2.4.2 Exceptions Type 2 (>=16 Byte Memory Reference, Unaligned)","page":61,"zoom":"XYZ 70 1109 null"},{"title":"2.4.3 Exceptions Type 3 (<16 Byte memory argument)","page":62,"zoom":"XYZ 68 1109 null"},{"title":"2.4.4 Exceptions Type 4 (>=16 Byte mem arg no alignment, no floating-point exceptions)","page":63,"zoom":"XYZ 70 1109 null"},{"title":"2.4.5 Exceptions Type 5 (<16 Byte mem arg and no FP exceptions)","page":64,"zoom":"XYZ 68 1109 null"},{"title":"2.4.6 Exceptions Type 6 (VEX-Encoded Instructions Without Legacy SSE Analogues)","page":65,"zoom":"XYZ 70 1109 null"},{"title":"2.4.7 Exceptions Type 7 (No FP exceptions, no memory arg)","page":66,"zoom":"XYZ 68 1109 null"},{"title":"2.4.8 Exceptions Type 8 (AVX and no memory argument)","page":66,"zoom":"XYZ 68 655 null"},{"title":"2.4.9 Exception Type 11 (VEX-only, mem arg no AC, floating-point exceptions)","page":67,"zoom":"XYZ 70 1109 null"},{"title":"2.4.10 Exception Type 12 (VEX-only, VSIB mem arg, no AC, no floating-point exceptions)","page":68,"zoom":"XYZ 68 1109 null"}]},{"title":"2.5 VEX Encoding Support for GPR Instructions","page":68,"zoom":"XYZ 68 389 null","children":[{"title":"2.5.1 Exception Conditions for VEX-Encoded GPR Instructions","page":69,"zoom":"XYZ 70 1012 null"}]},{"title":"2.6 Intel® AVX-512 Encoding","page":69,"zoom":"XYZ 70 265 null","children":[{"title":"2.6.1 Instruction Format and EVEX","page":70,"zoom":"XYZ 68 846 null"},{"title":"2.6.2 Register Specifier Encoding and EVEX","page":72,"zoom":"XYZ 68 965 null"},{"title":"2.6.3 Opmask Register Encoding","page":72,"zoom":"XYZ 68 275 null"},{"title":"2.6.4 Masking Support in EVEX","page":73,"zoom":"XYZ 70 821 null"},{"title":"2.6.5 Compressed Displacement (disp8*N) Support in EVEX","page":73,"zoom":"XYZ 70 322 null"},{"title":"2.6.6 EVEX Encoding of Broadcast/Rounding/SAE Support","page":74,"zoom":"XYZ 68 189 null"},{"title":"2.6.7 Embedded Broadcast Support in EVEX","page":75,"zoom":"XYZ 70 976 null"},{"title":"2.6.8 Static Rounding Support in EVEX","page":75,"zoom":"XYZ 70 756 null"},{"title":"2.6.9 SAE Support in EVEX","page":75,"zoom":"XYZ 70 626 null"},{"title":"2.6.10 Vector Length Orthogonality","page":75,"zoom":"XYZ 70 496 null"},{"title":"2.6.11 #UD Equations for EVEX","page":76,"zoom":"XYZ 68 916 null","children":[{"title":"2.6.11.1 State Dependent #UD","page":76,"zoom":"XYZ 68 826 null"},{"title":"2.6.11.2 Opcode Independent #UD","page":76,"zoom":"XYZ 68 493 null"},{"title":"2.6.11.3 Opcode Dependent #UD","page":76,"zoom":"XYZ 68 244 null"}]},{"title":"2.6.12 Device Not Available","page":78,"zoom":"XYZ 68 849 null"},{"title":"2.6.13 Scalar Instructions","page":78,"zoom":"XYZ 68 753 null"}]},{"title":"2.7 Exception Classifications of EVEX-Encoded instructions","page":78,"zoom":"XYZ 68 650 null","children":[{"title":"2.7.1 Exceptions Type E1 and E1NF of EVEX-Encoded Instructions","page":82,"zoom":"XYZ 68 1109 null"},{"title":"2.7.2 Exceptions Type E2 of EVEX-Encoded Instructions","page":84,"zoom":"XYZ 68 1109 null"},{"title":"2.7.3 Exceptions Type E3 and E3NF of EVEX-Encoded Instructions","page":85,"zoom":"XYZ 70 1109 null"},{"title":"2.7.4 Exceptions Type E4 and E4NF of EVEX-Encoded Instructions","page":87,"zoom":"XYZ 70 1109 null"},{"title":"2.7.5 Exceptions Type E5 and E5NF","page":89,"zoom":"XYZ 70 1109 null"},{"title":"2.7.6 Exceptions Type E6 and E6NF","page":91,"zoom":"XYZ 70 1109 null"},{"title":"2.7.7 Exceptions Type E7NM","page":93,"zoom":"XYZ 70 1109 null"},{"title":"2.7.8 Exceptions Type E9 and E9NF","page":94,"zoom":"XYZ 68 1109 null"},{"title":"2.7.9 Exceptions Type E10","page":96,"zoom":"XYZ 68 1109 null"},{"title":"2.7.10 Exception Type E11 (EVEX-only, mem arg no AC, floating-point exceptions)","page":98,"zoom":"XYZ 68 1109 null"},{"title":"2.7.11 Exception Type E12 and E12NP (VSIB mem arg, no AC, no floating-point exceptions)","page":99,"zoom":"XYZ 70 1109 null"}]},{"title":"2.8 Exception Classifications of Opmask instructions","page":101,"zoom":"XYZ 70 1110 null"}]},{"title":"Chapter 3 Instruction Set Reference, A-L","page":103,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Interpreting the Instruction Reference Pages","page":103,"zoom":"XYZ 68 817 null","children":[{"title":"3.1.1 Instruction Format","page":103,"zoom":"XYZ 68 711 null","children":[{"title":"3.1.1.1 Opcode Column in the Instruction Summary Table (Instructions without VEX Prefix)","page":104,"zoom":"XYZ 68 1109 null"},{"title":"3.1.1.2 Opcode Column in the Instruction Summary Table (Instructions with VEX prefix)","page":105,"zoom":"XYZ 70 832 null"},{"title":"3.1.1.3 Instruction Column in the Opcode Summary Table","page":107,"zoom":"XYZ 70 875 null"},{"title":"3.1.1.4 Operand Encoding Column in the Instruction Summary Table","page":110,"zoom":"XYZ 68 959 null"},{"title":"3.1.1.5 64/32-bit Mode Column in the Instruction Summary Table","page":110,"zoom":"XYZ 68 565 null"},{"title":"3.1.1.6 CPUID Support Column in the Instruction Summary Table","page":111,"zoom":"XYZ 70 968 null"},{"title":"3.1.1.7 Description Column in the Instruction Summary Table","page":111,"zoom":"XYZ 70 866 null"},{"title":"3.1.1.8 Description Section","page":111,"zoom":"XYZ 70 791 null"},{"title":"3.1.1.9 Operation Section","page":111,"zoom":"XYZ 70 568 null"},{"title":"3.1.1.10 Intel® C/C++ Compiler Intrinsics Equivalents Section","page":114,"zoom":"XYZ 68 501 null"},{"title":"3.1.1.11 Flags Affected Section","page":116,"zoom":"XYZ 68 436 null"},{"title":"3.1.1.12 FPU Flags Affected Section","page":116,"zoom":"XYZ 68 279 null"},{"title":"3.1.1.13 Protected Mode Exceptions Section","page":116,"zoom":"XYZ 68 187 null"},{"title":"3.1.1.14 Real-Address Mode Exceptions Section","page":117,"zoom":"XYZ 70 271 null"},{"title":"3.1.1.15 Virtual-8086 Mode Exceptions Section","page":117,"zoom":"XYZ 70 181 null"},{"title":"3.1.1.16 Floating-Point Exceptions Section","page":118,"zoom":"XYZ 68 1109 null"},{"title":"3.1.1.17 SIMD Floating-Point Exceptions Section","page":118,"zoom":"XYZ 68 704 null"},{"title":"3.1.1.18 Compatibility Mode Exceptions Section","page":118,"zoom":"XYZ 68 346 null"},{"title":"3.1.1.19 64-Bit Mode Exceptions Section","page":118,"zoom":"XYZ 68 271 null"}]}]},{"title":"3.2 Instructions (A-L)","page":119,"zoom":"XYZ 70 1110 null","children":[{"title":"AAA\u2014ASCII Adjust After Addition","page":120,"zoom":"XYZ 68 1109 null"},{"title":"AAD\u2014ASCII Adjust AX Before Division","page":122,"zoom":"XYZ 68 1109 null"},{"title":"AAM\u2014ASCII Adjust AX After Multiply","page":124,"zoom":"XYZ 68 1109 null"},{"title":"AAS\u2014ASCII Adjust AL After Subtraction","page":126,"zoom":"XYZ 68 1109 null"},{"title":"ADC\u2014Add with Carry","page":128,"zoom":"XYZ 68 1109 null"},{"title":"ADCX \u2014 Unsigned Integer Addition of Two Operands with Carry Flag","page":131,"zoom":"XYZ 70 1109 null"},{"title":"ADD\u2014Add","page":133,"zoom":"XYZ 70 1109 null"},{"title":"ADDPD\u2014Add Packed Double-Precision Floating-Point Values","page":135,"zoom":"XYZ 70 1109 null"},{"title":"ADDPS\u2014Add Packed Single-Precision Floating-Point Values","page":138,"zoom":"XYZ 68 1109 null"},{"title":"ADDSD\u2014Add Scalar Double-Precision Floating-Point Values","page":141,"zoom":"XYZ 70 1109 null"},{"title":"ADDSS\u2014Add Scalar Single-Precision Floating-Point Values","page":143,"zoom":"XYZ 70 1109 null"},{"title":"ADDSUBPD\u2014Packed Double-FP Add/Subtract","page":145,"zoom":"XYZ 70 1109 null"},{"title":"ADDSUBPS\u2014Packed Single-FP Add/Subtract","page":147,"zoom":"XYZ 70 1109 null"},{"title":"ADOX \u2014 Unsigned Integer Addition of Two Operands with Overflow Flag","page":150,"zoom":"XYZ 68 1109 null"},{"title":"AESDEC\u2014Perform One Round of an AES Decryption Flow","page":152,"zoom":"XYZ 68 1109 null"},{"title":"AESDECLAST\u2014Perform Last Round of an AES Decryption Flow","page":154,"zoom":"XYZ 68 1109 null"},{"title":"AESENC\u2014Perform One Round of an AES Encryption Flow","page":156,"zoom":"XYZ 68 1109 null"},{"title":"AESENCLAST\u2014Perform Last Round of an AES Encryption Flow","page":158,"zoom":"XYZ 68 1109 null"},{"title":"AESIMC\u2014Perform the AES InvMixColumn Transformation","page":160,"zoom":"XYZ 68 1109 null"},{"title":"AESKEYGENASSIST\u2014AES Round Key Generation Assist","page":161,"zoom":"XYZ 70 1109 null"},{"title":"AND\u2014Logical AND","page":163,"zoom":"XYZ 70 1109 null"},{"title":"ANDN \u2014 Logical AND NOT","page":165,"zoom":"XYZ 70 1109 null"},{"title":"ANDPD\u2014Bitwise Logical AND of Packed Double Precision Floating-Point Values","page":166,"zoom":"XYZ 68 1109 null"},{"title":"ANDPS\u2014Bitwise Logical AND of Packed Single Precision Floating-Point Values","page":169,"zoom":"XYZ 70 1109 null"},{"title":"ANDNPD\u2014Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values","page":172,"zoom":"XYZ 68 1109 null"},{"title":"ANDNPS\u2014Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values","page":175,"zoom":"XYZ 70 1109 null"},{"title":"ARPL\u2014Adjust RPL Field of Segment Selector","page":178,"zoom":"XYZ 68 1109 null"},{"title":"BLENDPD \u2014 Blend Packed Double Precision Floating-Point Values","page":180,"zoom":"XYZ 68 1109 null"},{"title":"BEXTR \u2014 Bit Field Extract","page":182,"zoom":"XYZ 68 1109 null"},{"title":"BLENDPS \u2014 Blend Packed Single Precision Floating-Point Values","page":183,"zoom":"XYZ 70 1109 null"},{"title":"BLENDVPD \u2014 Variable Blend Packed Double Precision Floating-Point Values","page":185,"zoom":"XYZ 70 1109 null"},{"title":"BLENDVPS \u2014 Variable Blend Packed Single Precision Floating-Point Values","page":187,"zoom":"XYZ 70 1109 null"},{"title":"BLSI \u2014 Extract Lowest Set Isolated Bit","page":190,"zoom":"XYZ 68 1109 null"},{"title":"BLSMSK \u2014 Get Mask Up to Lowest Set Bit","page":191,"zoom":"XYZ 70 1109 null"},{"title":"BLSR \u2014 Reset Lowest Set Bit","page":192,"zoom":"XYZ 68 1109 null"},{"title":"BNDCL\u2014Check Lower Bound","page":193,"zoom":"XYZ 70 1109 null"},{"title":"BNDCU/BNDCN\u2014Check Upper Bound","page":195,"zoom":"XYZ 70 1109 null"},{"title":"BNDLDX\u2014Load Extended Bounds Using Address Translation","page":197,"zoom":"XYZ 70 1109 null"},{"title":"BNDMK\u2014Make Bounds","page":200,"zoom":"XYZ 68 1109 null"},{"title":"BNDMOV\u2014Move Bounds","page":202,"zoom":"XYZ 68 1109 null"},{"title":"BNDSTX\u2014Store Extended Bounds Using Address Translation","page":205,"zoom":"XYZ 70 1109 null"},{"title":"BOUND\u2014Check Array Index Against Bounds","page":208,"zoom":"XYZ 68 1109 null"},{"title":"BSF\u2014Bit Scan Forward","page":210,"zoom":"XYZ 68 1109 null"},{"title":"BSR\u2014Bit Scan Reverse","page":212,"zoom":"XYZ 68 1109 null"},{"title":"BSWAP\u2014Byte Swap","page":214,"zoom":"XYZ 68 1109 null"},{"title":"BT\u2014Bit Test","page":215,"zoom":"XYZ 70 1109 null"},{"title":"BTC\u2014Bit Test and Complement","page":217,"zoom":"XYZ 70 1109 null"},{"title":"BTR\u2014Bit Test and Reset","page":219,"zoom":"XYZ 70 1109 null"},{"title":"BTS\u2014Bit Test and Set","page":221,"zoom":"XYZ 70 1109 null"},{"title":"BZHI \u2014 Zero High Bits Starting with Specified Bit Position","page":223,"zoom":"XYZ 70 1109 null"},{"title":"CALL\u2014Call Procedure","page":224,"zoom":"XYZ 68 1109 null"},{"title":"CBW/CWDE/CDQE\u2014Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword","page":237,"zoom":"XYZ 70 1109 null"},{"title":"CLAC\u2014Clear AC Flag in EFLAGS Register","page":238,"zoom":"XYZ 68 1109 null"},{"title":"CLC\u2014Clear Carry Flag","page":239,"zoom":"XYZ 70 1109 null"},{"title":"CLD\u2014Clear Direction Flag","page":240,"zoom":"XYZ 68 1109 null"},{"title":"CLFLUSH\u2014Flush Cache Line","page":241,"zoom":"XYZ 70 1109 null"},{"title":"CLFLUSHOPT\u2014Flush Cache Line Optimized","page":243,"zoom":"XYZ 70 1109 null"},{"title":"CLI \u2014 Clear Interrupt Flag","page":245,"zoom":"XYZ 70 1109 null"},{"title":"CLTS\u2014Clear Task-Switched Flag in CR0","page":247,"zoom":"XYZ 70 1109 null"},{"title":"CLWB\u2014Cache Line Write Back","page":248,"zoom":"XYZ 68 1109 null"},{"title":"CMC\u2014Complement Carry Flag","page":250,"zoom":"XYZ 68 1109 null"},{"title":"CMOVcc\u2014Conditional Move","page":251,"zoom":"XYZ 70 1109 null"},{"title":"CMP\u2014Compare Two Operands","page":255,"zoom":"XYZ 70 1109 null"},{"title":"CMPPD\u2014Compare Packed Double-Precision Floating-Point Values","page":257,"zoom":"XYZ 70 1109 null"},{"title":"CMPPS\u2014Compare Packed Single-Precision Floating-Point Values","page":264,"zoom":"XYZ 68 1109 null"},{"title":"CMPS/CMPSB/CMPSW/CMPSD/CMPSQ\u2014Compare String Operands","page":271,"zoom":"XYZ 70 1109 null"},{"title":"CMPSD\u2014Compare Scalar Double-Precision Floating-Point Value","page":275,"zoom":"XYZ 70 1109 null"},{"title":"CMPSS\u2014Compare Scalar Single-Precision Floating-Point Value","page":279,"zoom":"XYZ 70 1109 null"},{"title":"CMPXCHG\u2014Compare and Exchange","page":283,"zoom":"XYZ 70 1109 null"},{"title":"CMPXCHG8B/CMPXCHG16B\u2014Compare and Exchange Bytes","page":285,"zoom":"XYZ 70 1109 null"},{"title":"COMISD\u2014Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS","page":288,"zoom":"XYZ 68 1109 null"},{"title":"COMISS\u2014Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS","page":290,"zoom":"XYZ 68 1109 null"},{"title":"CPUID\u2014CPU Identification","page":292,"zoom":"XYZ 68 1109 null"},{"title":"CRC32 \u2014 Accumulate CRC32 Value","page":327,"zoom":"XYZ 70 1109 null"},{"title":"CVTDQ2PD\u2014Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values","page":330,"zoom":"XYZ 68 1109 null"},{"title":"CVTDQ2PS\u2014Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values","page":334,"zoom":"XYZ 68 1109 null"},{"title":"CVTPD2DQ\u2014Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers","page":337,"zoom":"XYZ 70 1109 null"},{"title":"CVTPD2PI\u2014Convert Packed Double-Precision FP Values to Packed Dword Integers","page":341,"zoom":"XYZ 70 1109 null"},{"title":"CVTPD2PS\u2014Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values","page":342,"zoom":"XYZ 68 1109 null"},{"title":"CVTPI2PD\u2014Convert Packed Dword Integers to Packed Double-Precision FP Values","page":346,"zoom":"XYZ 68 1109 null"},{"title":"CVTPI2PS\u2014Convert Packed Dword Integers to Packed Single-Precision FP Values","page":347,"zoom":"XYZ 70 1109 null"},{"title":"CVTPS2DQ\u2014Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values","page":348,"zoom":"XYZ 68 1109 null"},{"title":"CVTPS2PD\u2014Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values","page":351,"zoom":"XYZ 70 1109 null"},{"title":"CVTPS2PI\u2014Convert Packed Single-Precision FP Values to Packed Dword Integers","page":354,"zoom":"XYZ 68 1109 null"},{"title":"CVTSD2SI\u2014Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer","page":355,"zoom":"XYZ 70 1109 null"},{"title":"CVTSD2SS\u2014Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value","page":357,"zoom":"XYZ 70 1109 null"},{"title":"CVTSI2SD\u2014Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value","page":359,"zoom":"XYZ 70 1109 null"},{"title":"CVTSI2SS\u2014Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value","page":361,"zoom":"XYZ 70 1109 null"},{"title":"CVTSS2SD\u2014Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value","page":363,"zoom":"XYZ 70 1109 null"},{"title":"CVTSS2SI\u2014Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer","page":365,"zoom":"XYZ 70 1109 null"},{"title":"CVTTPD2DQ\u2014Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers","page":367,"zoom":"XYZ 70 1109 null"},{"title":"CVTTPD2PI\u2014Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers","page":371,"zoom":"XYZ 70 1109 null"},{"title":"CVTTPS2DQ\u2014Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values","page":372,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPS2PI\u2014Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers","page":375,"zoom":"XYZ 70 1109 null"},{"title":"CVTTSD2SI\u2014Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer","page":376,"zoom":"XYZ 68 1109 null"},{"title":"CVTTSS2SI\u2014Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer","page":378,"zoom":"XYZ 68 1109 null"},{"title":"CWD/CDQ/CQO\u2014Convert Word to Doubleword/Convert Doubleword to Quadword","page":380,"zoom":"XYZ 68 1109 null"},{"title":"DAA\u2014Decimal Adjust AL after Addition","page":381,"zoom":"XYZ 70 1109 null"},{"title":"DAS\u2014Decimal Adjust AL after Subtraction","page":383,"zoom":"XYZ 70 1109 null"},{"title":"DEC\u2014Decrement by 1","page":385,"zoom":"XYZ 70 1109 null"},{"title":"DIV\u2014Unsigned Divide","page":387,"zoom":"XYZ 70 1109 null"},{"title":"DIVPD\u2014Divide Packed Double-Precision Floating-Point Values","page":390,"zoom":"XYZ 68 1109 null"},{"title":"DIVPS\u2014Divide Packed Single-Precision Floating-Point Values","page":393,"zoom":"XYZ 70 1109 null"},{"title":"DIVSD\u2014Divide Scalar Double-Precision Floating-Point Value","page":396,"zoom":"XYZ 68 1109 null"},{"title":"DIVSS\u2014Divide Scalar Single-Precision Floating-Point Values","page":398,"zoom":"XYZ 68 1109 null"},{"title":"DPPD \u2014 Dot Product of Packed Double Precision Floating-Point Values","page":400,"zoom":"XYZ 68 1109 null"},{"title":"DPPS \u2014 Dot Product of Packed Single Precision Floating-Point Values","page":402,"zoom":"XYZ 68 1109 null"},{"title":"EMMS\u2014Empty MMX Technology State","page":405,"zoom":"XYZ 70 1109 null"},{"title":"ENTER\u2014Make Stack Frame for Procedure Parameters","page":406,"zoom":"XYZ 68 1109 null"},{"title":"EXTRACTPS\u2014Extract Packed Floating-Point Values","page":409,"zoom":"XYZ 70 1109 null"},{"title":"F2XM1\u2014Compute 2x\u20131","page":411,"zoom":"XYZ 70 1109 null"},{"title":"FABS\u2014Absolute Value","page":413,"zoom":"XYZ 70 1109 null"},{"title":"FADD/FADDP/FIADD\u2014Add","page":414,"zoom":"XYZ 68 1109 null"},{"title":"FBLD\u2014Load Binary Coded Decimal","page":417,"zoom":"XYZ 70 1109 null"},{"title":"FBSTP\u2014Store BCD Integer and Pop","page":419,"zoom":"XYZ 70 1109 null"},{"title":"FCHS\u2014Change Sign","page":421,"zoom":"XYZ 70 1109 null"},{"title":"FCLEX/FNCLEX\u2014Clear Exceptions","page":423,"zoom":"XYZ 70 1109 null"},{"title":"FCMOVcc\u2014Floating-Point Conditional Move","page":425,"zoom":"XYZ 70 1109 null"},{"title":"FCOM/FCOMP/FCOMPP\u2014Compare Floating Point Values","page":427,"zoom":"XYZ 70 1109 null"},{"title":"FCOMI/FCOMIP/ FUCOMI/FUCOMIP\u2014Compare Floating Point Values and Set EFLAGS","page":430,"zoom":"XYZ 68 1109 null"},{"title":"FCOS\u2014 Cosine","page":433,"zoom":"XYZ 70 1109 null"},{"title":"FDECSTP\u2014Decrement Stack-Top Pointer","page":435,"zoom":"XYZ 70 1109 null"},{"title":"FDIV/FDIVP/FIDIV\u2014Divide","page":436,"zoom":"XYZ 68 1109 null"},{"title":"FDIVR/FDIVRP/FIDIVR\u2014Reverse Divide","page":439,"zoom":"XYZ 70 1109 null"},{"title":"FFREE\u2014Free Floating-Point Register","page":442,"zoom":"XYZ 68 1109 null"},{"title":"FICOM/FICOMP\u2014Compare Integer","page":443,"zoom":"XYZ 70 1109 null"},{"title":"FILD\u2014Load Integer","page":445,"zoom":"XYZ 70 1109 null"},{"title":"FINCSTP\u2014Increment Stack-Top Pointer","page":447,"zoom":"XYZ 70 1109 null"},{"title":"FINIT/FNINIT\u2014Initialize Floating-Point Unit","page":448,"zoom":"XYZ 68 1109 null"},{"title":"FIST/FISTP\u2014Store Integer","page":450,"zoom":"XYZ 68 1109 null"},{"title":"FISTTP\u2014Store Integer with Truncation","page":453,"zoom":"XYZ 70 1109 null"},{"title":"FLD\u2014Load Floating Point Value","page":455,"zoom":"XYZ 70 1109 null"},{"title":"FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ\u2014Load Constant","page":457,"zoom":"XYZ 70 1109 null"},{"title":"FLDCW\u2014Load x87 FPU Control Word","page":459,"zoom":"XYZ 70 1109 null"},{"title":"FLDENV\u2014Load x87 FPU Environment","page":461,"zoom":"XYZ 70 1109 null"},{"title":"FMUL/FMULP/FIMUL\u2014Multiply","page":463,"zoom":"XYZ 70 1109 null"},{"title":"FNOP\u2014No Operation","page":466,"zoom":"XYZ 68 1109 null"},{"title":"FPATAN\u2014Partial Arctangent","page":467,"zoom":"XYZ 70 1109 null"},{"title":"FPREM\u2014Partial Remainder","page":469,"zoom":"XYZ 70 1109 null"},{"title":"FPREM1\u2014Partial Remainder","page":471,"zoom":"XYZ 70 1109 null"},{"title":"FPTAN\u2014Partial Tangent","page":473,"zoom":"XYZ 70 1109 null"},{"title":"FRNDINT\u2014Round to Integer","page":475,"zoom":"XYZ 70 1109 null"},{"title":"FRSTOR\u2014Restore x87 FPU State","page":476,"zoom":"XYZ 68 1109 null"},{"title":"FSAVE/FNSAVE\u2014Store x87 FPU State","page":478,"zoom":"XYZ 68 1109 null"},{"title":"FSCALE\u2014Scale","page":481,"zoom":"XYZ 70 1109 null"},{"title":"FSIN\u2014Sine","page":483,"zoom":"XYZ 70 1109 null"},{"title":"FSINCOS\u2014Sine and Cosine","page":485,"zoom":"XYZ 70 1109 null"},{"title":"FSQRT\u2014Square Root","page":487,"zoom":"XYZ 70 1109 null"},{"title":"FST/FSTP\u2014Store Floating Point Value","page":489,"zoom":"XYZ 70 1109 null"},{"title":"FSTCW/FNSTCW\u2014Store x87 FPU Control Word","page":491,"zoom":"XYZ 70 1109 null"},{"title":"FSTENV/FNSTENV\u2014Store x87 FPU Environment","page":493,"zoom":"XYZ 70 1109 null"},{"title":"FSTSW/FNSTSW\u2014Store x87 FPU Status Word","page":495,"zoom":"XYZ 70 1109 null"},{"title":"FSUB/FSUBP/FISUB\u2014Subtract","page":497,"zoom":"XYZ 70 1109 null"},{"title":"FSUBR/FSUBRP/FISUBR\u2014Reverse Subtract","page":500,"zoom":"XYZ 68 1109 null"},{"title":"FTST\u2014TEST","page":503,"zoom":"XYZ 70 1109 null"},{"title":"FUCOM/FUCOMP/FUCOMPP\u2014Unordered Compare Floating Point Values","page":505,"zoom":"XYZ 70 1109 null"},{"title":"FXAM\u2014Examine Floating-Point","page":508,"zoom":"XYZ 68 1109 null"},{"title":"FXCH\u2014Exchange Register Contents","page":510,"zoom":"XYZ 68 1109 null"},{"title":"FXRSTOR\u2014Restore x87 FPU, MMX, XMM, and MXCSR State","page":512,"zoom":"XYZ 68 1109 null"},{"title":"FXSAVE\u2014Save x87 FPU, MMX Technology, and SSE State","page":515,"zoom":"XYZ 70 1109 null"},{"title":"FXTRACT\u2014Extract Exponent and Significand","page":523,"zoom":"XYZ 70 1109 null"},{"title":"FYL2X\u2014Compute y * log2x","page":525,"zoom":"XYZ 70 1109 null"},{"title":"FYL2XP1\u2014Compute y * log2(x +1)","page":527,"zoom":"XYZ 70 1109 null"},{"title":"HADDPD\u2014Packed Double-FP Horizontal Add","page":529,"zoom":"XYZ 70 1109 null"},{"title":"HADDPS\u2014Packed Single-FP Horizontal Add","page":532,"zoom":"XYZ 68 1109 null"},{"title":"HLT\u2014Halt","page":535,"zoom":"XYZ 70 1109 null"},{"title":"HSUBPD\u2014Packed Double-FP Horizontal Subtract","page":536,"zoom":"XYZ 68 1109 null"},{"title":"HSUBPS\u2014Packed Single-FP Horizontal Subtract","page":539,"zoom":"XYZ 70 1109 null"},{"title":"IDIV\u2014Signed Divide","page":542,"zoom":"XYZ 68 1109 null"},{"title":"IMUL\u2014Signed Multiply","page":545,"zoom":"XYZ 70 1109 null"},{"title":"IN\u2014Input from Port","page":549,"zoom":"XYZ 70 1109 null"},{"title":"INC\u2014Increment by 1","page":551,"zoom":"XYZ 70 1109 null"},{"title":"INS/INSB/INSW/INSD\u2014Input from Port to String","page":553,"zoom":"XYZ 70 1109 null"},{"title":"INSERTPS\u2014Insert Scalar Single-Precision Floating-Point Value","page":556,"zoom":"XYZ 68 1109 null"},{"title":"INT n/INTO/INT 3\u2014Call to Interrupt Procedure","page":559,"zoom":"XYZ 70 1109 null"},{"title":"INVD\u2014Invalidate Internal Caches","page":571,"zoom":"XYZ 70 1109 null"},{"title":"INVLPG\u2014Invalidate TLB Entries","page":573,"zoom":"XYZ 70 1109 null"},{"title":"INVPCID\u2014Invalidate Process-Context Identifier","page":575,"zoom":"XYZ 70 1109 null"},{"title":"IRET/IRETD\u2014Interrupt Return","page":578,"zoom":"XYZ 68 1109 null"},{"title":"Jcc\u2014Jump if Condition Is Met","page":585,"zoom":"XYZ 70 1109 null"},{"title":"JMP\u2014Jump","page":590,"zoom":"XYZ 68 1109 null"},{"title":"KADDW/KADDB/KADDQ/KADDD\u2014ADD Two Masks","page":598,"zoom":"XYZ 68 1109 null"},{"title":"KANDW/KANDB/KANDQ/KANDD\u2014Bitwise Logical AND Masks","page":599,"zoom":"XYZ 70 1109 null"},{"title":"KANDNW/KANDNB/KANDNQ/KANDND\u2014Bitwise Logical AND NOT Masks","page":600,"zoom":"XYZ 68 1109 null"},{"title":"KMOVW/KMOVB/KMOVQ/KMOVD\u2014Move from and to Mask Registers","page":601,"zoom":"XYZ 70 1109 null"},{"title":"KNOTW/KNOTB/KNOTQ/KNOTD\u2014NOT Mask Register","page":603,"zoom":"XYZ 70 1109 null"},{"title":"KORW/KORB/KORQ/KORD\u2014Bitwise Logical OR Masks","page":604,"zoom":"XYZ 68 1109 null"},{"title":"KORTESTW/KORTESTB/KORTESTQ/KORTESTD\u2014OR Masks And Set Flags","page":605,"zoom":"XYZ 70 1109 null"},{"title":"KSHIFTLW/KSHIFTLB/KSHIFTLQ/KSHIFTLD\u2014Shift Left Mask Registers","page":607,"zoom":"XYZ 70 1109 null"},{"title":"KSHIFTRW/KSHIFTRB/KSHIFTRQ/KSHIFTRD\u2014Shift Right Mask Registers","page":609,"zoom":"XYZ 70 1109 null"},{"title":"KTESTW/KTESTB/KTESTQ/KTESTD\u2014Packed Bit Test Masks and Set Flags","page":611,"zoom":"XYZ 70 1109 null"},{"title":"KUNPCKBW/KUNPCKWD/KUNPCKDQ\u2014Unpack for Mask Registers","page":613,"zoom":"XYZ 70 1109 null"},{"title":"KXNORW/KXNORB/KXNORQ/KXNORD\u2014Bitwise Logical XNOR Masks","page":614,"zoom":"XYZ 68 1109 null"},{"title":"KXORW/KXORB/KXORQ/KXORD\u2014Bitwise Logical XOR Masks","page":615,"zoom":"XYZ 70 1109 null"},{"title":"LAHF\u2014Load Status Flags into AH Register","page":616,"zoom":"XYZ 68 1109 null"},{"title":"LAR\u2014Load Access Rights Byte","page":617,"zoom":"XYZ 70 1109 null"},{"title":"LDDQU\u2014Load Unaligned Integer 128 Bits","page":620,"zoom":"XYZ 68 1109 null"},{"title":"LDMXCSR\u2014Load MXCSR Register","page":622,"zoom":"XYZ 68 1109 null"},{"title":"LDS/LES/LFS/LGS/LSS\u2014Load Far Pointer","page":623,"zoom":"XYZ 70 1109 null"},{"title":"LEA\u2014Load Effective Address","page":627,"zoom":"XYZ 70 1109 null"},{"title":"LEAVE\u2014High Level Procedure Exit","page":629,"zoom":"XYZ 70 1109 null"},{"title":"LFENCE\u2014Load Fence","page":631,"zoom":"XYZ 70 1109 null"},{"title":"LGDT/LIDT\u2014Load Global/Interrupt Descriptor Table Register","page":632,"zoom":"XYZ 68 1109 null"},{"title":"LLDT\u2014Load Local Descriptor Table Register","page":635,"zoom":"XYZ 70 1109 null"},{"title":"LMSW\u2014Load Machine Status Word","page":637,"zoom":"XYZ 70 1109 null"},{"title":"LOCK\u2014Assert LOCK# Signal Prefix","page":639,"zoom":"XYZ 70 1109 null"},{"title":"LODS/LODSB/LODSW/LODSD/LODSQ\u2014Load String","page":641,"zoom":"XYZ 70 1109 null"},{"title":"LOOP/LOOPcc\u2014Loop According to ECX Counter","page":644,"zoom":"XYZ 68 1109 null"},{"title":"LSL\u2014Load Segment Limit","page":646,"zoom":"XYZ 68 1109 null"},{"title":"LTR\u2014Load Task Register","page":649,"zoom":"XYZ 70 1109 null"},{"title":"LZCNT\u2014 Count the Number of Leading Zero Bits","page":651,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 4 Instruction Set Reference, M-U","page":653,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM","page":653,"zoom":"XYZ 68 1009 null","children":[{"title":"4.1.1 General Description","page":653,"zoom":"XYZ 68 863 null"},{"title":"4.1.2 Source Data Format","page":654,"zoom":"XYZ 68 1109 null"},{"title":"4.1.3 Aggregation Operation","page":654,"zoom":"XYZ 68 795 null"},{"title":"4.1.4 Polarity","page":655,"zoom":"XYZ 70 539 null"},{"title":"4.1.5 Output Selection","page":656,"zoom":"XYZ 68 1109 null"},{"title":"4.1.6 Valid/Invalid Override of Comparisons","page":656,"zoom":"XYZ 68 664 null"},{"title":"4.1.7 Summary of Im8 Control byte","page":657,"zoom":"XYZ 70 1109 null"},{"title":"4.1.8 Diagram Comparison and Aggregation Process","page":658,"zoom":"XYZ 68 1109 null"}]},{"title":"4.2 Common Transformation and Primitive Functions for SHA1XXX and SHA256XXX","page":658,"zoom":"XYZ 68 514 null"},{"title":"4.3 Instructions (M-U)","page":659,"zoom":"XYZ 70 221 null","children":[{"title":"MASKMOVDQU\u2014Store Selected Bytes of Double Quadword","page":660,"zoom":"XYZ 68 1109 null"},{"title":"MASKMOVQ\u2014Store Selected Bytes of Quadword","page":662,"zoom":"XYZ 68 1109 null"},{"title":"MAXPD\u2014Maximum of Packed Double-Precision Floating-Point Values","page":664,"zoom":"XYZ 68 1109 null"},{"title":"MAXPS\u2014Maximum of Packed Single-Precision Floating-Point Values","page":667,"zoom":"XYZ 70 1109 null"},{"title":"MAXSD\u2014Return Maximum Scalar Double-Precision Floating-Point Value","page":670,"zoom":"XYZ 68 1109 null"},{"title":"MAXSS\u2014Return Maximum Scalar Single-Precision Floating-Point Value","page":672,"zoom":"XYZ 68 1109 null"},{"title":"MFENCE\u2014Memory Fence","page":674,"zoom":"XYZ 68 1109 null"},{"title":"MINPD\u2014Minimum of Packed Double-Precision Floating-Point Values","page":675,"zoom":"XYZ 70 1109 null"},{"title":"MINPS\u2014Minimum of Packed Single-Precision Floating-Point Values","page":678,"zoom":"XYZ 68 1109 null"},{"title":"MINSD\u2014Return Minimum Scalar Double-Precision Floating-Point Value","page":681,"zoom":"XYZ 70 1109 null"},{"title":"MINSS\u2014Return Minimum Scalar Single-Precision Floating-Point Value","page":683,"zoom":"XYZ 70 1109 null"},{"title":"MONITOR\u2014Set Up Monitor Address","page":685,"zoom":"XYZ 70 1109 null"},{"title":"MOV\u2014Move","page":687,"zoom":"XYZ 70 1109 null"},{"title":"MOV\u2014Move to/from Control Registers","page":692,"zoom":"XYZ 68 1109 null"},{"title":"MOV\u2014Move to/from Debug Registers","page":695,"zoom":"XYZ 70 1109 null"},{"title":"MOVAPD\u2014Move Aligned Packed Double-Precision Floating-Point Values","page":697,"zoom":"XYZ 70 1109 null"},{"title":"MOVAPS\u2014Move Aligned Packed Single-Precision Floating-Point Values","page":701,"zoom":"XYZ 70 1109 null"},{"title":"MOVBE\u2014Move Data After Swapping Bytes","page":705,"zoom":"XYZ 70 1109 null"},{"title":"MOVD/MOVQ\u2014Move Doubleword/Move Quadword","page":707,"zoom":"XYZ 70 1109 null"},{"title":"MOVDDUP\u2014Replicate Double FP Values","page":711,"zoom":"XYZ 70 1109 null"},{"title":"MOVDQA,VMOVDQA32/64\u2014Move Aligned Packed Integer Values","page":714,"zoom":"XYZ 68 1109 null"},{"title":"MOVDQU,VMOVDQU8/16/32/64\u2014Move Unaligned Packed Integer Values","page":719,"zoom":"XYZ 70 1109 null"},{"title":"MOVDQ2Q\u2014Move Quadword from XMM to MMX Technology Register","page":727,"zoom":"XYZ 70 1109 null"},{"title":"MOVHLPS\u2014Move Packed Single-Precision Floating-Point Values High to Low","page":728,"zoom":"XYZ 68 1109 null"},{"title":"MOVHPD\u2014Move High Packed Double-Precision Floating-Point Value","page":730,"zoom":"XYZ 68 1109 null"},{"title":"MOVHPS\u2014Move High Packed Single-Precision Floating-Point Values","page":732,"zoom":"XYZ 68 1109 null"},{"title":"MOVLHPS\u2014Move Packed Single-Precision Floating-Point Values Low to High","page":734,"zoom":"XYZ 68 1109 null"},{"title":"MOVLPD\u2014Move Low Packed Double-Precision Floating-Point Value","page":736,"zoom":"XYZ 68 1109 null"},{"title":"MOVLPS\u2014Move Low Packed Single-Precision Floating-Point Values","page":738,"zoom":"XYZ 68 1109 null"},{"title":"MOVMSKPD\u2014Extract Packed Double-Precision Floating-Point Sign Mask","page":740,"zoom":"XYZ 68 1109 null"},{"title":"MOVMSKPS\u2014Extract Packed Single-Precision Floating-Point Sign Mask","page":742,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTDQA\u2014Load Double Quadword Non-Temporal Aligned Hint","page":744,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTDQ\u2014Store Packed Integers Using Non-Temporal Hint","page":746,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTI\u2014Store Doubleword Using Non-Temporal Hint","page":748,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTPD\u2014Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint","page":750,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTPS\u2014Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint","page":752,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTQ\u2014Store of Quadword Using Non-Temporal Hint","page":754,"zoom":"XYZ 68 1109 null"},{"title":"MOVQ\u2014Move Quadword","page":755,"zoom":"XYZ 70 1109 null"},{"title":"MOVQ2DQ\u2014Move Quadword from MMX Technology to XMM Register","page":758,"zoom":"XYZ 68 1109 null"},{"title":"MOVS/MOVSB/MOVSW/MOVSD/MOVSQ\u2014Move Data from String to String","page":759,"zoom":"XYZ 70 1109 null"},{"title":"MOVSD\u2014Move or Merge Scalar Double-Precision Floating-Point Value","page":763,"zoom":"XYZ 70 1109 null"},{"title":"MOVSHDUP\u2014Replicate Single FP Values","page":766,"zoom":"XYZ 68 1109 null"},{"title":"MOVSLDUP\u2014Replicate Single FP Values","page":769,"zoom":"XYZ 70 1109 null"},{"title":"MOVSS\u2014Move or Merge Scalar Single-Precision Floating-Point Value","page":772,"zoom":"XYZ 68 1109 null"},{"title":"MOVSX/MOVSXD\u2014Move with Sign-Extension","page":776,"zoom":"XYZ 68 1109 null"},{"title":"MOVUPD\u2014Move Unaligned Packed Double-Precision Floating-Point Values","page":778,"zoom":"XYZ 68 1109 null"},{"title":"MOVUPS\u2014Move Unaligned Packed Single-Precision Floating-Point Values","page":782,"zoom":"XYZ 68 1109 null"},{"title":"MOVZX\u2014Move with Zero-Extend","page":786,"zoom":"XYZ 68 1109 null"},{"title":"MPSADBW \u2014 Compute Multiple Packed Sums of Absolute Difference","page":788,"zoom":"XYZ 68 1109 null"},{"title":"MUL\u2014Unsigned Multiply","page":796,"zoom":"XYZ 68 1109 null"},{"title":"MULPD\u2014Multiply Packed Double-Precision Floating-Point Values","page":798,"zoom":"XYZ 68 1109 null"},{"title":"MULPS\u2014Multiply Packed Single-Precision Floating-Point Values","page":801,"zoom":"XYZ 70 1109 null"},{"title":"MULSD\u2014Multiply Scalar Double-Precision Floating-Point Value","page":804,"zoom":"XYZ 68 1109 null"},{"title":"MULSS\u2014Multiply Scalar Single-Precision Floating-Point Values","page":806,"zoom":"XYZ 68 1109 null"},{"title":"MULX \u2014 Unsigned Multiply Without Affecting Flags","page":808,"zoom":"XYZ 68 1109 null"},{"title":"MWAIT\u2014Monitor Wait","page":810,"zoom":"XYZ 68 1109 null"},{"title":"NEG\u2014Two\\'s Complement Negation","page":813,"zoom":"XYZ 70 1109 null"},{"title":"NOP\u2014No Operation","page":815,"zoom":"XYZ 70 1109 null"},{"title":"NOT\u2014One\\'s Complement Negation","page":816,"zoom":"XYZ 68 1109 null"},{"title":"OR\u2014Logical Inclusive OR","page":818,"zoom":"XYZ 68 1109 null"},{"title":"ORPD\u2014Bitwise Logical OR of Packed Double Precision Floating-Point Values","page":820,"zoom":"XYZ 68 1109 null"},{"title":"ORPS\u2014Bitwise Logical OR of Packed Single Precision Floating-Point Values","page":823,"zoom":"XYZ 70 1109 null"},{"title":"OUT\u2014Output to Port","page":826,"zoom":"XYZ 68 1109 null"},{"title":"OUTS/OUTSB/OUTSW/OUTSD\u2014Output String to Port","page":828,"zoom":"XYZ 68 1109 null"},{"title":"PABSB/PABSW/PABSD/PABSQ \u2014 Packed Absolute Value","page":832,"zoom":"XYZ 68 1109 null"},{"title":"PACKSSWB/PACKSSDW\u2014Pack with Signed Saturation","page":838,"zoom":"XYZ 68 1109 null"},{"title":"PACKUSDW\u2014Pack with Unsigned Saturation","page":846,"zoom":"XYZ 68 1109 null"},{"title":"PACKUSWB\u2014Pack with Unsigned Saturation","page":851,"zoom":"XYZ 70 1109 null"},{"title":"PADDB/PADDW/PADDD/PADDQ\u2014Add Packed Integers","page":856,"zoom":"XYZ 68 1109 null"},{"title":"PADDSB/PADDSW\u2014Add Packed Signed Integers with Signed Saturation","page":863,"zoom":"XYZ 70 1109 null"},{"title":"PADDUSB/PADDUSW\u2014Add Packed Unsigned Integers with Unsigned Saturation","page":867,"zoom":"XYZ 70 1109 null"},{"title":"PALIGNR \u2014 Packed Align Right","page":871,"zoom":"XYZ 70 1109 null"},{"title":"PAND\u2014Logical AND","page":875,"zoom":"XYZ 70 1109 null"},{"title":"PANDN\u2014Logical AND NOT","page":878,"zoom":"XYZ 68 1109 null"},{"title":"PAUSE\u2014Spin Loop Hint","page":881,"zoom":"XYZ 70 1109 null"},{"title":"PAVGB/PAVGW\u2014Average Packed Integers","page":882,"zoom":"XYZ 68 1109 null"},{"title":"PBLENDVB \u2014 Variable Blend Packed Bytes","page":886,"zoom":"XYZ 68 1109 null"},{"title":"PBLENDW \u2014 Blend Packed Words","page":890,"zoom":"XYZ 68 1109 null"},{"title":"PCLMULQDQ - Carry-Less Multiplication Quadword","page":893,"zoom":"XYZ 70 1109 null"},{"title":"PCMPEQB/PCMPEQW/PCMPEQD\u2014 Compare Packed Data for Equal","page":896,"zoom":"XYZ 68 1109 null"},{"title":"PCMPEQQ \u2014 Compare Packed Qword Data for Equal","page":902,"zoom":"XYZ 68 1109 null"},{"title":"PCMPESTRI \u2014 Packed Compare Explicit Length Strings, Return Index","page":905,"zoom":"XYZ 70 1109 null"},{"title":"PCMPESTRM \u2014 Packed Compare Explicit Length Strings, Return Mask","page":907,"zoom":"XYZ 70 1109 null"},{"title":"PCMPGTB/PCMPGTW/PCMPGTD\u2014Compare Packed Signed Integers for Greater Than","page":909,"zoom":"XYZ 70 1109 null"},{"title":"PCMPGTQ \u2014 Compare Packed Data for Greater Than","page":915,"zoom":"XYZ 70 1109 null"},{"title":"PCMPISTRI \u2014 Packed Compare Implicit Length Strings, Return Index","page":918,"zoom":"XYZ 68 1109 null"},{"title":"PCMPISTRM \u2014 Packed Compare Implicit Length Strings, Return Mask","page":920,"zoom":"XYZ 68 1109 null"},{"title":"PDEP \u2014 Parallel Bits Deposit","page":922,"zoom":"XYZ 68 1109 null"},{"title":"PEXT \u2014 Parallel Bits Extract","page":924,"zoom":"XYZ 68 1109 null"},{"title":"PEXTRB/PEXTRD/PEXTRQ \u2014 Extract Byte/Dword/Qword","page":926,"zoom":"XYZ 68 1109 null"},{"title":"PEXTRW\u2014Extract Word","page":929,"zoom":"XYZ 70 1109 null"},{"title":"PHADDW/PHADDD \u2014 Packed Horizontal Add","page":932,"zoom":"XYZ 68 1109 null"},{"title":"PHADDSW \u2014 Packed Horizontal Add and Saturate","page":936,"zoom":"XYZ 68 1109 null"},{"title":"PHMINPOSUW \u2014 Packed Horizontal Word Minimum","page":938,"zoom":"XYZ 68 1109 null"},{"title":"PHSUBW/PHSUBD \u2014 Packed Horizontal Subtract","page":940,"zoom":"XYZ 68 1109 null"},{"title":"PHSUBSW \u2014 Packed Horizontal Subtract and Saturate","page":943,"zoom":"XYZ 70 1109 null"},{"title":"PINSRB/PINSRD/PINSRQ \u2014 Insert Byte/Dword/Qword","page":945,"zoom":"XYZ 70 1109 null"},{"title":"PINSRW\u2014Insert Word","page":948,"zoom":"XYZ 68 1109 null"},{"title":"PMADDUBSW \u2014 Multiply and Add Packed Signed and Unsigned Bytes","page":950,"zoom":"XYZ 68 1109 null"},{"title":"PMADDWD\u2014Multiply and Add Packed Integers","page":953,"zoom":"XYZ 70 1109 null"},{"title":"PMAXSB/PMAXSW/PMAXSD/PMAXSQ\u2014Maximum of Packed Signed Integers","page":956,"zoom":"XYZ 68 1109 null"},{"title":"PMAXUB/PMAXUW\u2014Maximum of Packed Unsigned Integers","page":963,"zoom":"XYZ 70 1109 null"},{"title":"PMAXUD/PMAXUQ\u2014Maximum of Packed Unsigned Integers","page":968,"zoom":"XYZ 68 1109 null"},{"title":"PMINSB/PMINSW\u2014Minimum of Packed Signed Integers","page":972,"zoom":"XYZ 68 1109 null"},{"title":"PMINSD/PMINSQ\u2014Minimum of Packed Signed Integers","page":977,"zoom":"XYZ 70 1109 null"},{"title":"PMINUB/PMINUW\u2014Minimum of Packed Unsigned Integers","page":981,"zoom":"XYZ 70 1109 null"},{"title":"PMINUD/PMINUQ\u2014Minimum of Packed Unsigned Integers","page":986,"zoom":"XYZ 68 1109 null"},{"title":"PMOVMSKB\u2014Move Byte Mask","page":990,"zoom":"XYZ 68 1109 null"},{"title":"PMOVSX\u2014Packed Move with Sign Extend","page":992,"zoom":"XYZ 68 1109 null"},{"title":"PMOVZX\u2014Packed Move with Zero Extend","page":1002,"zoom":"XYZ 68 1109 null"},{"title":"PMULDQ\u2014Multiply Packed Doubleword Integers","page":1011,"zoom":"XYZ 70 1109 null"},{"title":"PMULHRSW \u2014 Packed Multiply High with Round and Scale","page":1014,"zoom":"XYZ 68 1109 null"},{"title":"PMULHUW\u2014Multiply Packed Unsigned Integers and Store High Result","page":1018,"zoom":"XYZ 68 1109 null"},{"title":"PMULHW\u2014Multiply Packed Signed Integers and Store High Result","page":1022,"zoom":"XYZ 68 1109 null"},{"title":"PMULLD/PMULLQ\u2014Multiply Packed Integers and Store Low Result","page":1026,"zoom":"XYZ 68 1109 null"},{"title":"PMULLW\u2014Multiply Packed Signed Integers and Store Low Result","page":1030,"zoom":"XYZ 68 1109 null"},{"title":"PMULUDQ\u2014Multiply Packed Unsigned Doubleword Integers","page":1034,"zoom":"XYZ 68 1109 null"},{"title":"POP\u2014Pop a Value from the Stack","page":1037,"zoom":"XYZ 70 1109 null"},{"title":"POPA/POPAD\u2014Pop All General-Purpose Registers","page":1042,"zoom":"XYZ 68 1109 null"},{"title":"POPCNT \u2014 Return the Count of Number of Bits Set to 1","page":1044,"zoom":"XYZ 68 1109 null"},{"title":"POPF/POPFD/POPFQ\u2014Pop Stack into EFLAGS Register","page":1046,"zoom":"XYZ 68 1109 null"},{"title":"POR\u2014Bitwise Logical OR","page":1051,"zoom":"XYZ 70 1109 null"},{"title":"PREFETCHh\u2014Prefetch Data Into Caches","page":1054,"zoom":"XYZ 68 1109 null"},{"title":"PREFETCHW\u2014Prefetch Data into Caches in Anticipation of a Write","page":1056,"zoom":"XYZ 68 1109 null"},{"title":"PREFETCHWT1\u2014Prefetch Vector Data Into Caches with Intent to Write and T1 Hint","page":1058,"zoom":"XYZ 68 1109 null"},{"title":"PSADBW\u2014Compute Sum of Absolute Differences","page":1060,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFB \u2014 Packed Shuffle Bytes","page":1064,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFD\u2014Shuffle Packed Doublewords","page":1068,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFHW\u2014Shuffle Packed High Words","page":1072,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFLW\u2014Shuffle Packed Low Words","page":1075,"zoom":"XYZ 70 1109 null"},{"title":"PSHUFW\u2014Shuffle Packed Words","page":1078,"zoom":"XYZ 68 1109 null"},{"title":"PSIGNB/PSIGNW/PSIGND \u2014 Packed SIGN","page":1079,"zoom":"XYZ 70 1109 null"},{"title":"PSLLDQ\u2014Shift Double Quadword Left Logical","page":1083,"zoom":"XYZ 70 1109 null"},{"title":"PSLLW/PSLLD/PSLLQ\u2014Shift Packed Data Left Logical","page":1085,"zoom":"XYZ 70 1109 null"},{"title":"PSRAW/PSRAD/PSRAQ\u2014Shift Packed Data Right Arithmetic","page":1097,"zoom":"XYZ 70 1109 null"},{"title":"PSRLDQ\u2014Shift Double Quadword Right Logical","page":1107,"zoom":"XYZ 70 1109 null"},{"title":"PSRLW/PSRLD/PSRLQ\u2014Shift Packed Data Right Logical","page":1109,"zoom":"XYZ 70 1109 null"},{"title":"PSUBB/PSUBW/PSUBD\u2014Subtract Packed Integers","page":1121,"zoom":"XYZ 70 1109 null"},{"title":"PSUBQ\u2014Subtract Packed Quadword Integers","page":1128,"zoom":"XYZ 68 1109 null"},{"title":"PSUBSB/PSUBSW\u2014Subtract Packed Signed Integers with Signed Saturation","page":1131,"zoom":"XYZ 70 1109 null"},{"title":"PSUBUSB/PSUBUSW\u2014Subtract Packed Unsigned Integers with Unsigned Saturation","page":1135,"zoom":"XYZ 70 1109 null"},{"title":"PTEST- Logical Compare","page":1139,"zoom":"XYZ 70 1109 null"},{"title":"PTWRITE - Write Data to a Processor Trace Packet","page":1141,"zoom":"XYZ 70 1109 null"},{"title":"PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ\u2014 Unpack High Data","page":1143,"zoom":"XYZ 70 1109 null"},{"title":"PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ\u2014Unpack Low Data","page":1153,"zoom":"XYZ 70 1109 null"},{"title":"PUSH\u2014Push Word, Doubleword or Quadword Onto the Stack","page":1163,"zoom":"XYZ 70 1109 null"},{"title":"PUSHA/PUSHAD\u2014Push All General-Purpose Registers","page":1166,"zoom":"XYZ 68 1109 null"},{"title":"PUSHF/PUSHFD\u2014Push EFLAGS Register onto the Stack","page":1168,"zoom":"XYZ 68 1109 null"},{"title":"PXOR\u2014Logical Exclusive OR","page":1170,"zoom":"XYZ 68 1109 null"},{"title":"RCL/RCR/ROL/ROR\u2014Rotate","page":1173,"zoom":"XYZ 70 1109 null"},{"title":"RCPPS\u2014Compute Reciprocals of Packed Single-Precision Floating-Point Values","page":1178,"zoom":"XYZ 68 1109 null"},{"title":"RCPSS\u2014Compute Reciprocal of Scalar Single-Precision Floating-Point Values","page":1180,"zoom":"XYZ 68 1109 null"},{"title":"RDFSBASE/RDGSBASE\u2014Read FS/GS Segment Base","page":1182,"zoom":"XYZ 68 1109 null"},{"title":"RDMSR\u2014Read from Model Specific Register","page":1184,"zoom":"XYZ 68 1109 null"},{"title":"RDPID\u2014Read Processor ID","page":1186,"zoom":"XYZ 68 1109 null"},{"title":"RDPKRU\u2014Read Protection Key Rights for User Pages","page":1187,"zoom":"XYZ 70 1109 null"},{"title":"RDPMC\u2014Read Performance-Monitoring Counters","page":1189,"zoom":"XYZ 70 1109 null"},{"title":"RDRAND\u2014Read Random Number","page":1193,"zoom":"XYZ 70 1109 null"},{"title":"RDSEED\u2014Read Random SEED","page":1195,"zoom":"XYZ 70 1109 null"},{"title":"RDTSC\u2014Read Time-Stamp Counter","page":1197,"zoom":"XYZ 70 1109 null"},{"title":"RDTSCP\u2014Read Time-Stamp Counter and Processor ID","page":1199,"zoom":"XYZ 70 1109 null"},{"title":"REP/REPE/REPZ/REPNE/REPNZ\u2014Repeat String Operation Prefix","page":1201,"zoom":"XYZ 70 1109 null"},{"title":"RET\u2014Return from Procedure","page":1205,"zoom":"XYZ 70 1109 null"},{"title":"RORX \u2014 Rotate Right Logical Without Affecting Flags","page":1215,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDPD \u2014 Round Packed Double Precision Floating-Point Values","page":1216,"zoom":"XYZ 68 1109 null"},{"title":"ROUNDPS \u2014 Round Packed Single Precision Floating-Point Values","page":1219,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDSD \u2014 Round Scalar Double Precision Floating-Point Values","page":1222,"zoom":"XYZ 68 1109 null"},{"title":"ROUNDSS \u2014 Round Scalar Single Precision Floating-Point Values","page":1224,"zoom":"XYZ 68 1109 null"},{"title":"RSM\u2014Resume from System Management Mode","page":1226,"zoom":"XYZ 68 1109 null"},{"title":"RSQRTPS\u2014Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values","page":1228,"zoom":"XYZ 68 1109 null"},{"title":"RSQRTSS\u2014Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value","page":1230,"zoom":"XYZ 68 1109 null"},{"title":"SAHF\u2014Store AH into Flags","page":1232,"zoom":"XYZ 68 1109 null"},{"title":"SAL/SAR/SHL/SHR\u2014Shift","page":1234,"zoom":"XYZ 68 1109 null"},{"title":"SARX/SHLX/SHRX \u2014 Shift Without Affecting Flags","page":1239,"zoom":"XYZ 70 1109 null"},{"title":"SBB\u2014Integer Subtraction with Borrow","page":1241,"zoom":"XYZ 70 1109 null"},{"title":"SCAS/SCASB/SCASW/SCASD\u2014Scan String","page":1244,"zoom":"XYZ 68 1109 null"},{"title":"SETcc\u2014Set Byte on Condition","page":1248,"zoom":"XYZ 68 1109 null"},{"title":"SFENCE\u2014Store Fence","page":1251,"zoom":"XYZ 70 1109 null"},{"title":"SGDT\u2014Store Global Descriptor Table Register","page":1252,"zoom":"XYZ 68 1109 null"},{"title":"SHA1RNDS4\u2014Perform Four Rounds of SHA1 Operation","page":1254,"zoom":"XYZ 68 1109 null"},{"title":"SHA1NEXTE\u2014Calculate SHA1 State Variable E after Four Rounds","page":1256,"zoom":"XYZ 68 1109 null"},{"title":"SHA1MSG1\u2014Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords","page":1257,"zoom":"XYZ 70 1109 null"},{"title":"SHA1MSG2\u2014Perform a Final Calculation for the Next Four SHA1 Message Dwords","page":1258,"zoom":"XYZ 68 1109 null"},{"title":"SHA256RNDS2\u2014Perform Two Rounds of SHA256 Operation","page":1259,"zoom":"XYZ 70 1109 null"},{"title":"SHA256MSG1\u2014Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords","page":1261,"zoom":"XYZ 70 1109 null"},{"title":"SHA256MSG2\u2014Perform a Final Calculation for the Next Four SHA256 Message Dwords","page":1262,"zoom":"XYZ 68 1109 null"},{"title":"SHLD\u2014Double Precision Shift Left","page":1263,"zoom":"XYZ 70 1109 null"},{"title":"SHRD\u2014Double Precision Shift Right","page":1266,"zoom":"XYZ 68 1109 null"},{"title":"SHUFPD\u2014Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values","page":1269,"zoom":"XYZ 70 1109 null"},{"title":"SHUFPS\u2014Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values","page":1274,"zoom":"XYZ 68 1109 null"},{"title":"SIDT\u2014Store Interrupt Descriptor Table Register","page":1278,"zoom":"XYZ 68 1109 null"},{"title":"SLDT\u2014Store Local Descriptor Table Register","page":1280,"zoom":"XYZ 68 1109 null"},{"title":"SMSW\u2014Store Machine Status Word","page":1282,"zoom":"XYZ 68 1109 null"},{"title":"SQRTPD\u2014Square Root of Double-Precision Floating-Point Values","page":1284,"zoom":"XYZ 68 1109 null"},{"title":"SQRTPS\u2014Square Root of Single-Precision Floating-Point Values","page":1287,"zoom":"XYZ 70 1109 null"},{"title":"SQRTSD\u2014Compute Square Root of Scalar Double-Precision Floating-Point Value","page":1290,"zoom":"XYZ 68 1109 null"},{"title":"SQRTSS\u2014Compute Square Root of Scalar Single-Precision Value","page":1292,"zoom":"XYZ 68 1109 null"},{"title":"STAC\u2014Set AC Flag in EFLAGS Register","page":1294,"zoom":"XYZ 68 1109 null"},{"title":"STC\u2014Set Carry Flag","page":1295,"zoom":"XYZ 70 1109 null"},{"title":"STD\u2014Set Direction Flag","page":1296,"zoom":"XYZ 68 1109 null"},{"title":"STI\u2014Set Interrupt Flag","page":1297,"zoom":"XYZ 70 1109 null"},{"title":"STMXCSR\u2014Store MXCSR Register State","page":1299,"zoom":"XYZ 70 1109 null"},{"title":"STOS/STOSB/STOSW/STOSD/STOSQ\u2014Store String","page":1300,"zoom":"XYZ 68 1109 null"},{"title":"STR\u2014Store Task Register","page":1304,"zoom":"XYZ 68 1109 null"},{"title":"SUB\u2014Subtract","page":1306,"zoom":"XYZ 68 1109 null"},{"title":"SUBPD\u2014Subtract Packed Double-Precision Floating-Point Values","page":1308,"zoom":"XYZ 68 1109 null"},{"title":"SUBPS\u2014Subtract Packed Single-Precision Floating-Point Values","page":1311,"zoom":"XYZ 70 1109 null"},{"title":"SUBSD\u2014Subtract Scalar Double-Precision Floating-Point Value","page":1314,"zoom":"XYZ 68 1109 null"},{"title":"SUBSS\u2014Subtract Scalar Single-Precision Floating-Point Value","page":1316,"zoom":"XYZ 68 1109 null"},{"title":"SWAPGS\u2014Swap GS Base Register","page":1318,"zoom":"XYZ 68 1109 null"},{"title":"SYSCALL\u2014Fast System Call","page":1320,"zoom":"XYZ 68 1109 null"},{"title":"SYSENTER\u2014Fast System Call","page":1322,"zoom":"XYZ 68 1109 null"},{"title":"SYSEXIT\u2014Fast Return from Fast System Call","page":1325,"zoom":"XYZ 70 1109 null"},{"title":"SYSRET\u2014Return From Fast System Call","page":1328,"zoom":"XYZ 68 1109 null"},{"title":"TEST\u2014Logical Compare","page":1331,"zoom":"XYZ 70 1109 null"},{"title":"TZCNT \u2014 Count the Number of Trailing Zero Bits","page":1333,"zoom":"XYZ 70 1109 null"},{"title":"UCOMISD\u2014Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS","page":1335,"zoom":"XYZ 70 1109 null"},{"title":"UCOMISS\u2014Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS","page":1337,"zoom":"XYZ 70 1109 null"},{"title":"UD2\u2014Undefined Instruction","page":1339,"zoom":"XYZ 70 1109 null"},{"title":"UNPCKHPD\u2014Unpack and Interleave High Packed Double-Precision Floating-Point Values","page":1340,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKHPS\u2014Unpack and Interleave High Packed Single-Precision Floating-Point Values","page":1344,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKLPD\u2014Unpack and Interleave Low Packed Double-Precision Floating-Point Values","page":1348,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKLPS\u2014Unpack and Interleave Low Packed Single-Precision Floating-Point Values","page":1352,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 5 Instruction Set Reference, V-Z","page":1357,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 Ternary Bit Vector Logic Table","page":1357,"zoom":"XYZ 68 1009 null"},{"title":"5.2 Instructions (V-Z)","page":1360,"zoom":"XYZ 68 1110 null","children":[{"title":"VALIGND/VALIGNQ\u2014Align Doubleword/Quadword Vectors","page":1361,"zoom":"XYZ 70 1109 null"},{"title":"VBLENDMPD/VBLENDMPS\u2014Blend Float64/Float32 Vectors Using an OpMask Control","page":1365,"zoom":"XYZ 70 1109 null"},{"title":"VBROADCAST\u2014Load with Broadcast Floating-Point Data","page":1368,"zoom":"XYZ 68 1109 null"},{"title":"VPBROADCASTM\u2014Broadcast Mask to Vector Register","page":1375,"zoom":"XYZ 70 1109 null"},{"title":"VCOMPRESSPD\u2014Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory","page":1377,"zoom":"XYZ 70 1109 null"},{"title":"VCOMPRESSPS\u2014Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory","page":1379,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2QQ\u2014Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers","page":1381,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2UDQ\u2014Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers","page":1384,"zoom":"XYZ 68 1109 null"},{"title":"VCVTPD2UQQ\u2014Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers","page":1387,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2PS\u2014Convert 16-bit FP values to Single-Precision FP values","page":1390,"zoom":"XYZ 68 1109 null"},{"title":"VCVTPS2PH\u2014Convert Single-Precision FP value to 16-bit FP value","page":1393,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2UDQ\u2014Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values","page":1397,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2QQ\u2014Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values","page":1400,"zoom":"XYZ 68 1109 null"},{"title":"VCVTPS2UQQ\u2014Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values","page":1403,"zoom":"XYZ 70 1109 null"},{"title":"VCVTQQ2PD\u2014Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values","page":1406,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PS\u2014Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values","page":1408,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSD2USI\u2014Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer","page":1410,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSS2USI\u2014Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer","page":1411,"zoom":"XYZ 70 1109 null"},{"title":"VCVTTPD2QQ\u2014Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers","page":1413,"zoom":"XYZ 70 1109 null"},{"title":"VCVTTPD2UDQ\u2014Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers","page":1415,"zoom":"XYZ 70 1109 null"},{"title":"VCVTTPD2UQQ\u2014Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers","page":1418,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2UDQ\u2014Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values","page":1420,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2QQ\u2014Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values","page":1422,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2UQQ\u2014Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values","page":1424,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSD2USI\u2014Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer","page":1426,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSS2USI\u2014Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer","page":1427,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUDQ2PD\u2014Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values","page":1429,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUDQ2PS\u2014Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values","page":1431,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUQQ2PD\u2014Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values","page":1433,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUQQ2PS\u2014Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values","page":1435,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUSI2SD\u2014Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value","page":1437,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUSI2SS\u2014Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value","page":1439,"zoom":"XYZ 70 1109 null"},{"title":"VDBPSADBW\u2014Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes","page":1441,"zoom":"XYZ 70 1109 null"},{"title":"VEXPANDPD\u2014Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory","page":1445,"zoom":"XYZ 70 1109 null"},{"title":"VEXPANDPS\u2014Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory","page":1447,"zoom":"XYZ 70 1109 null"},{"title":"VERR/VERW\u2014Verify a Segment for Reading or Writing","page":1449,"zoom":"XYZ 70 1109 null"},{"title":"VEXP2PD\u2014Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Er or","page":1451,"zoom":"XYZ 70 1109 null"},{"title":"VEXP2PS\u2014Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Er or","page":1453,"zoom":"XYZ 70 1109 null"},{"title":"VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACTF32x8/VEXTRACTF64x4\u2014Extr act Packed Floating-Point Values","page":1455,"zoom":"XYZ 70 1109 null"},{"title":"VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4\u2014Extract packed Integer Values","page":1462,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMPD\u2014Fix Up Special Packed Float64 Values","page":1468,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMPS\u2014Fix Up Special Packed Float32 Values","page":1472,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMSD\u2014Fix Up Special Scalar Float64 Value","page":1476,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMSS\u2014Fix Up Special Scalar Float32 Value","page":1479,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132PD/VFMADD213PD/VFMADD231PD\u2014Fused Multiply-Add of Packed Double- Precision Floating-Point Values","page":1482,"zoom":"XYZ 68 1109 null"},{"title":"VFMADD132PS/VFMADD213PS/VFMADD231PS\u2014Fused Multiply-Add of Packed Single- Precision Floating-Point Values","page":1489,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132SD/VFMADD213SD/VFMADD231SD\u2014Fused Multiply-Add of Scalar Double- Precision Floating-Point Values","page":1496,"zoom":"XYZ 68 1109 null"},{"title":"VFMADD132SS/VFMADD213SS/VFMADD231SS\u2014Fused Multiply-Add of Scalar Single-Precision Floating-Point Values","page":1499,"zoom":"XYZ 70 1109 null"},{"title":"VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD\u2014Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values","page":1502,"zoom":"XYZ 68 1109 null"},{"title":"VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS\u2014Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values","page":1512,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD\u2014Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values","page":1521,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS\u2014Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values","page":1531,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132PD/VFMSUB213PD/VFMSUB231PD\u2014Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values","page":1541,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132PS/VFMSUB213PS/VFMSUB231PS\u2014Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values","page":1548,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUB132SD/VFMSUB213SD/VFMSUB231SD\u2014Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values","page":1555,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132SS/VFMSUB213SS/VFMSUB231SS\u2014Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values","page":1558,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132PD/VFNMADD213PD/VFNMADD231PD\u2014Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values","page":1561,"zoom":"XYZ 70 1109 null"},{"title":"VFNMADD132PS/VFNMADD213PS/VFNMADD231PS\u2014Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values","page":1568,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132SD/VFNMADD213SD/VFNMADD231SD\u2014Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values","page":1574,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132SS/VFNMADD213SS/VFNMADD231SS\u2014Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values","page":1577,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD\u2014Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values","page":1580,"zoom":"XYZ 68 1109 null"},{"title":"VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS\u2014Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values","page":1586,"zoom":"XYZ 68 1109 null"},{"title":"VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD\u2014Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values","page":1592,"zoom":"XYZ 68 1109 null"},{"title":"VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS\u2014Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values","page":1595,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSPD\u2014Tests Types Of a Packed Float64 Values","page":1598,"zoom":"XYZ 68 1109 null"},{"title":"VFPCLASSPS\u2014Tests Types Of a Packed Float32 Values","page":1601,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSD\u2014Tests Types Of a Scalar Float64 Values","page":1603,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSS\u2014Tests Types Of a Scalar Float32 Values","page":1605,"zoom":"XYZ 70 1109 null"},{"title":"VGATHERDPD/VGATHERQPD \u2014 Gather Packed DP FP Values Using Signed Dword/Qword Indices","page":1607,"zoom":"XYZ 70 1109 null"},{"title":"VGATHERDPS/VGATHERQPS \u2014 Gather Packed SP FP values Using Signed Dword/Qword Indices","page":1612,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPS/VGATHERDPD\u2014Gather Packed Single, Packed Double with Signed Dword","page":1617,"zoom":"XYZ 70 1109 null"},{"title":"VGATHERPF0DPS/VGATHERPF0QPS/VGATHERPF0DPD/VGATHERPF0QPD\u2014Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qwo d Indices Using T0 Hint","page":1620,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD\u2014Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qwo d Indices Using T1 Hint","page":1623,"zoom":"XYZ 70 1109 null"},{"title":"VGATHERQPS/VGATHERQPD\u2014Gather Packed Single, Packed Double with Signed Qword Indices","page":1626,"zoom":"XYZ 68 1109 null"},{"title":"VPGATHERDD/VPGATHERQD \u2014 Gather Packed Dword Values Using Signed Dword/Qword Indices","page":1629,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDD/VPGATHERDQ\u2014Gather Packed Dword, Packed Qword with Signed Dword Indices","page":1633,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDQ/VPGATHERQQ \u2014 Gather Packed Qword Values Using Signed Dword/Qword Indices","page":1636,"zoom":"XYZ 68 1109 null"},{"title":"VPGATHERQD/VPGATHERQQ\u2014Gather Packed Dword, Packed Qword with Signed Qword Indices","page":1641,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPPD\u2014Convert Exponents of Packed DP FP Values to DP FP Values","page":1644,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPPS\u2014Convert Exponents of Packed SP FP Values to SP FP Values","page":1647,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPSD\u2014Convert Exponents of Scalar DP FP Values to DP FP Value","page":1651,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPSS\u2014Convert Exponents of Scalar SP FP Values to SP FP Value","page":1653,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTPD\u2014Extract Float64 Vector of Normalized Mantissas from Float64 Vector","page":1655,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTPS\u2014Extract Float32 Vector of Normalized Mantissas from Float32 Vector","page":1659,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTSD\u2014Extract Float64 of Normalized Mantissas from Float64 Scalar","page":1662,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTSS\u2014Extract Float32 Vector of Normalized Mantissa from Float32 Vector","page":1664,"zoom":"XYZ 68 1109 null"},{"title":"VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4\u2014Insert Packed Floating-Point Values","page":1666,"zoom":"XYZ 68 1109 null"},{"title":"VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VINSERTI64x4\u2014Insert Packed Integer Values","page":1670,"zoom":"XYZ 68 1109 null"},{"title":"VMASKMOV\u2014Conditional SIMD Packed Loads and Stores","page":1674,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDD \u2014 Blend Packed Dwords","page":1677,"zoom":"XYZ 70 1109 null"},{"title":"VPBLENDMB/VPBLENDMW\u2014Blend Byte/Word Vectors Using an Opmask Control","page":1679,"zoom":"XYZ 70 1109 null"},{"title":"VPBLENDMD/VPBLENDMQ\u2014Blend Int32/Int64 Vectors Using an OpMask Control","page":1681,"zoom":"XYZ 70 1109 null"},{"title":"VPBROADCASTB/W/D/Q\u2014Load with Broadcast Integer Data from General Purpose Register","page":1684,"zoom":"XYZ 68 1109 null"},{"title":"VPBROADCAST\u2014Load Integer and Broadcast","page":1687,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPB/VPCMPUB\u2014Compare Packed Byte Values Into Mask","page":1695,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPD/VPCMPUD\u2014Compare Packed Integer Values into Mask","page":1698,"zoom":"XYZ 68 1109 null"},{"title":"VPCMPQ/VPCMPUQ\u2014Compare Packed Integer Values into Mask","page":1701,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPW/VPCMPUW\u2014Compare Packed Word Values Into Mask","page":1704,"zoom":"XYZ 68 1109 null"},{"title":"VPCOMPRESSD\u2014Store Sparse Packed Doubleword Integer Values into Dense Memory/Register","page":1707,"zoom":"XYZ 70 1109 null"},{"title":"VPCOMPRESSQ\u2014Store Sparse Packed Quadword Integer Values into Dense Memory/Register","page":1709,"zoom":"XYZ 70 1109 null"},{"title":"VPCONFLICTD/Q\u2014Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register","page":1711,"zoom":"XYZ 70 1109 null"},{"title":"VPERM2F128 \u2014 Permute Floating-Point Values","page":1714,"zoom":"XYZ 68 1109 null"},{"title":"VPERM2I128 \u2014 Permute Integer Values","page":1716,"zoom":"XYZ 68 1109 null"},{"title":"VPERMD/VPERMW\u2014Permute Packed Doublewords/Words Elements","page":1718,"zoom":"XYZ 68 1109 null"},{"title":"VPERMI2W/D/Q/PS/PD\u2014Full Permute From Two Tables Overwriting the Index","page":1721,"zoom":"XYZ 70 1109 null"},{"title":"VPERMILPD\u2014Permute In-Lane of Pairs of Double-Precision Floating-Point Values","page":1727,"zoom":"XYZ 70 1109 null"},{"title":"VPERMILPS\u2014Permute In-Lane of Quadruples of Single-Precision Floating-Point Values","page":1732,"zoom":"XYZ 68 1109 null"},{"title":"VPERMPD\u2014Permute Double-Precision Floating-Point Elements","page":1737,"zoom":"XYZ 70 1109 null"},{"title":"VPERMPS\u2014Permute Single-Precision Floating-Point Elements","page":1740,"zoom":"XYZ 68 1109 null"},{"title":"VPERMQ\u2014Qwords Element Permutation","page":1743,"zoom":"XYZ 70 1109 null"},{"title":"VPEXPANDD\u2014Load Sparse Packed Doubleword Integer Values from Dense Memory / Register","page":1746,"zoom":"XYZ 68 1109 null"},{"title":"VPEXPANDQ\u2014Load Sparse Packed Quadword Integer Values from Dense Memory / Register","page":1748,"zoom":"XYZ 68 1109 null"},{"title":"VPLZCNTD/Q\u2014Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values","page":1750,"zoom":"XYZ 68 1109 null"},{"title":"VPMASKMOV \u2014 Conditional SIMD Integer Packed Loads and Stores","page":1753,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVM2B/VPMOVM2W/VPMOVM2D/VPMOVM2Q\u2014Convert a Mask Register to a Vector Register","page":1756,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M\u2014Convert a Vector Register to a Mask","page":1759,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVQB/VPMOVSQB/VPMOVUSQB\u2014Down Convert QWord to Byte","page":1762,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVQW/VPMOVSQW/VPMOVUSQW\u2014Down Convert QWord to Word","page":1766,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVQD/VPMOVSQD/VPMOVUSQD\u2014Down Convert QWord to DWord","page":1770,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVDB/VPMOVSDB/VPMOVUSDB\u2014Down Convert DWord to Byte","page":1774,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVDW/VPMOVSDW/VPMOVUSDW\u2014Down Convert DWord to Word","page":1778,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVWB/VPMOVSWB/VPMOVUSWB\u2014Down Convert Word to Byte","page":1782,"zoom":"XYZ 68 1109 null"},{"title":"PROLD/PROLVD/PROLQ/PROLVQ\u2014Bit Rotate Left","page":1786,"zoom":"XYZ 68 1109 null"},{"title":"PRORD/PRORVD/PRORQ/PRORVQ\u2014Bit Rotate Right","page":1791,"zoom":"XYZ 70 1109 null"},{"title":"VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ\u2014Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices","page":1796,"zoom":"XYZ 68 1109 null"},{"title":"VPSLLVW/VPSLLVD/VPSLLVQ\u2014Variable Bit Shift Left Logical","page":1801,"zoom":"XYZ 70 1109 null"},{"title":"VPSRAVW/VPSRAVD/VPSRAVQ\u2014Variable Bit Shift Right Arithmetic","page":1806,"zoom":"XYZ 68 1109 null"},{"title":"VPSRLVW/VPSRLVD/VPSRLVQ\u2014Variable Bit Shift Right Logical","page":1811,"zoom":"XYZ 70 1109 null"},{"title":"VPTERNLOGD/VPTERNLOGQ\u2014Bitwise Ternary Logic","page":1816,"zoom":"XYZ 68 1109 null"},{"title":"VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ\u2014Logical AND and Set Mask","page":1819,"zoom":"XYZ 70 1109 null"},{"title":"VPTESTNMB/W/D/Q\u2014Logical NAND and Set","page":1822,"zoom":"XYZ 68 1109 null"},{"title":"VRANGEPD\u2014Range Restriction Calculation For Packed Pairs of Float64 Values","page":1826,"zoom":"XYZ 68 1109 null"},{"title":"VRANGEPS\u2014Range Restriction Calculation For Packed Pairs of Float32 Values","page":1831,"zoom":"XYZ 70 1109 null"},{"title":"VRANGESD\u2014Range Restriction Calculation From a pair of Scalar Float64 Values","page":1835,"zoom":"XYZ 70 1109 null"},{"title":"VRANGESS\u2014Range Restriction Calculation From a Pair of Scalar Float32 Values","page":1838,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14PD\u2014Compute Approximate Reciprocals of Packed Float64 Values","page":1841,"zoom":"XYZ 70 1109 null"},{"title":"VRCP14SD\u2014Compute Approximate Reciprocal of Scalar Float64 Value","page":1843,"zoom":"XYZ 70 1109 null"},{"title":"VRCP14PS\u2014Compute Approximate Reciprocals of Packed Float32 Values","page":1845,"zoom":"XYZ 70 1109 null"},{"title":"VRCP14SS\u2014Compute Approximate Reciprocal of Scalar Float32 Value","page":1847,"zoom":"XYZ 70 1109 null"},{"title":"VRCP28PD\u2014Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error","page":1849,"zoom":"XYZ 70 1109 null"},{"title":"VRCP28SD\u2014Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error","page":1851,"zoom":"XYZ 70 1109 null"},{"title":"VRCP28PS\u2014Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error","page":1853,"zoom":"XYZ 70 1109 null"},{"title":"VRCP28SS\u2014Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error","page":1855,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCEPD\u2014Perform Reduction Transformation on Packed Float64 Values","page":1857,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESD\u2014Perform a Reduction Transformation on a Scalar Float64 Value","page":1860,"zoom":"XYZ 68 1109 null"},{"title":"VREDUCEPS\u2014Perform Reduction Transformation on Packed Float32 Values","page":1862,"zoom":"XYZ 68 1109 null"},{"title":"VREDUCESS\u2014Perform a Reduction Transformation on a Scalar Float32 Value","page":1864,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALEPD\u2014Round Packed Float64 Values To Include A Given Number Of Fraction Bits","page":1866,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALESD\u2014Round Scalar Float64 Value To Include A Given Number Of Fraction Bits","page":1870,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALEPS\u2014Round Packed Float32 Values To Include A Given Number Of Fraction Bits","page":1872,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALESS\u2014Round Scalar Float32 Value To Include A Given Number Of Fraction Bits","page":1875,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT14PD\u2014Compute Approximate Reciprocals of Square Roots of Packed Float64 Values","page":1877,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT14SD\u2014Compute Approximate Reciprocal of Square Root of Scalar Float64 Value","page":1879,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT14PS\u2014Compute Approximate Reciprocals of Square Roots of Packed Float32 Values","page":1881,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT14SS\u2014Compute Approximate Reciprocal of Square Root of Scalar Float32 Value","page":1883,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT28PD\u2014Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error","page":1885,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT28SD\u2014Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error","page":1887,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT28PS\u2014Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error","page":1889,"zoom":"XYZ 70 1109 null"},{"title":"VRSQRT28SS\u2014Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating- Point Value with Less Than 2^-28 Relative Error","page":1891,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFPD\u2014Scale Packed Float64 Values With Float64 Values","page":1893,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFSD\u2014Scale Scalar Float64 Values With Float64 Values","page":1896,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFPS\u2014Scale Packed Float32 Values With Float32 Values","page":1898,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFSS\u2014Scale Scalar Float32 Value With Float32 Value","page":1900,"zoom":"XYZ 68 1109 null"},{"title":"VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD\u2014Scatter Packed Single, Packed Double with Signed Dword and Qword Indices","page":1902,"zoom":"XYZ 68 1109 null"},{"title":"VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD\u2014Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write","page":1907,"zoom":"XYZ 70 1109 null"},{"title":"VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD\u2014Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write","page":1909,"zoom":"XYZ 70 1109 null"},{"title":"VSHUFF32x4/VSHUFF64x2/VSHUFI32x4/VSHUFI64x2\u2014Shuffle Packed Values at 128-bit Granularity","page":1911,"zoom":"XYZ 70 1109 null"},{"title":"VTESTPD/VTESTPS\u2014Packed Bit Test","page":1916,"zoom":"XYZ 68 1109 null"},{"title":"VZEROALL\u2014Zero All YMM Registers","page":1919,"zoom":"XYZ 70 1109 null"},{"title":"VZEROUPPER\u2014Zero Upper Bits of YMM Registers","page":1921,"zoom":"XYZ 70 1109 null"},{"title":"WAIT/FWAIT\u2014Wait","page":1923,"zoom":"XYZ 70 1109 null"},{"title":"WBINVD\u2014Write Back and Invalidate Cache","page":1924,"zoom":"XYZ 68 1109 null"},{"title":"WRFSBASE/WRGSBASE\u2014Write FS/GS Segment Base","page":1926,"zoom":"XYZ 68 1109 null"},{"title":"WRMSR\u2014Write to Model Specific Register","page":1928,"zoom":"XYZ 68 1109 null"},{"title":"WRPKRU\u2014Write Data to User Page Key Register","page":1930,"zoom":"XYZ 68 1109 null"},{"title":"XACQUIRE/XRELEASE \u2014 Hardware Lock Elision Prefix Hints","page":1931,"zoom":"XYZ 70 1109 null"},{"title":"XABORT \u2014 Transactional Abort","page":1935,"zoom":"XYZ 70 1109 null"},{"title":"XADD\u2014Exchange and Add","page":1937,"zoom":"XYZ 70 1109 null"},{"title":"XBEGIN \u2014 Transactional Begin","page":1939,"zoom":"XYZ 70 1109 null"},{"title":"XCHG\u2014Exchange Register/Memory with Register","page":1942,"zoom":"XYZ 68 1109 null"},{"title":"XEND \u2014 Transactional End","page":1944,"zoom":"XYZ 68 1109 null"},{"title":"XGETBV\u2014Get Value of Extended Control Register","page":1946,"zoom":"XYZ 68 1109 null"},{"title":"XLAT/XLATB\u2014Table Look-up Translation","page":1948,"zoom":"XYZ 68 1109 null"},{"title":"XOR\u2014Logical Exclusive OR","page":1950,"zoom":"XYZ 68 1109 null"},{"title":"XORPD\u2014Bitwise Logical XOR of Packed Double Precision Floating-Point Values","page":1952,"zoom":"XYZ 68 1109 null"},{"title":"XORPS\u2014Bitwise Logical XOR of Packed Single Precision Floating-Point Values","page":1955,"zoom":"XYZ 70 1109 null"},{"title":"XRSTOR\u2014Restore Processor Extended States","page":1958,"zoom":"XYZ 68 1109 null"},{"title":"XRSTORS\u2014Restore Processor Extended States Supervisor","page":1962,"zoom":"XYZ 68 1109 null"},{"title":"XSAVE\u2014Save Processor Extended States","page":1966,"zoom":"XYZ 68 1109 null"},{"title":"XSAVEC\u2014Save Processor Extended States with Compaction","page":1969,"zoom":"XYZ 70 1109 null"},{"title":"XSAVEOPT\u2014Save Processor Extended States Optimized","page":1972,"zoom":"XYZ 68 1109 null"},{"title":"XSAVES\u2014Save Processor Extended States Supervisor","page":1975,"zoom":"XYZ 70 1109 null"},{"title":"XSETBV\u2014Set Extended Control Register","page":1978,"zoom":"XYZ 68 1109 null"},{"title":"XTEST \u2014 Test If In Transactional Execution","page":1980,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 6 Safer Mode Extensions Reference","page":1981,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Overview","page":1981,"zoom":"XYZ 68 1009 null"},{"title":"6.2 SMX Functionality","page":1981,"zoom":"XYZ 68 670 null","children":[{"title":"6.2.1 Detecting and Enabling SMX","page":1981,"zoom":"XYZ 68 531 null"},{"title":"6.2.2 SMX Instruction Summary","page":1982,"zoom":"XYZ 68 465 null","children":[{"title":"6.2.2.1 GETSEC[CAPABILITIES]","page":1982,"zoom":"XYZ 68 355 null"},{"title":"6.2.2.2 GETSEC[ENTERACCS]","page":1983,"zoom":"XYZ 70 792 null"},{"title":"6.2.2.3 GETSEC[EXITAC]","page":1983,"zoom":"XYZ 70 420 null"},{"title":"6.2.2.4 GETSEC[SENTER]","page":1983,"zoom":"XYZ 70 270 null"},{"title":"6.2.2.5 GETSEC[SEXIT]","page":1984,"zoom":"XYZ 68 770 null"},{"title":"6.2.2.6 GETSEC[PARAMETERS]","page":1984,"zoom":"XYZ 68 646 null"},{"title":"6.2.2.7 GETSEC[SMCTRL]","page":1984,"zoom":"XYZ 68 479 null"},{"title":"6.2.2.8 GETSEC[WAKEUP]","page":1984,"zoom":"XYZ 68 372 null"}]},{"title":"6.2.3 Measured Environment and SMX","page":1984,"zoom":"XYZ 68 224 null"}]},{"title":"6.3 GETSEC Leaf Functions","page":1985,"zoom":"XYZ 70 600 null","children":[{"title":"GETSEC[CAPABILITIES] - Report the SMX Capabilities","page":1987,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[ENTERACCS] - Execute Authenticated Chipset Code","page":1990,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[EXITAC]\u2014Exit Authenticated Code Execution Mode","page":1998,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[SENTER]\u2014Enter a Measured Environment","page":2001,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[SEXIT]\u2014Exit Measured Environment","page":2010,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[PARAMETERS]\u2014Report the SMX Parameters","page":2013,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[SMCTRL]\u2014SMX Mode Control","page":2017,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[WAKEUP]\u2014Wake up sleeping processors in measured environment","page":2020,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Appendix A Opcode Map","page":2023,"zoom":"XYZ 70 1110 null","children":[{"title":"A.1 Using Opcode Tables","page":2023,"zoom":"XYZ 70 742 null"},{"title":"A.2 Key to Abbreviations","page":2023,"zoom":"XYZ 70 374 null","children":[{"title":"A.2.1 Codes for Addressing Method","page":2023,"zoom":"XYZ 70 268 null"},{"title":"A.2.2 Codes for Operand Type","page":2024,"zoom":"XYZ 68 305 null"},{"title":"A.2.3 Register Codes","page":2025,"zoom":"XYZ 70 713 null"},{"title":"A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes","page":2025,"zoom":"XYZ 70 464 null","children":[{"title":"A.2.4.1 One-Byte Opcode Instructions","page":2025,"zoom":"XYZ 70 388 null"},{"title":"A.2.4.2 Two-Byte Opcode Instructions","page":2026,"zoom":"XYZ 68 760 null"},{"title":"A.2.4.3 Three-Byte Opcode Instructions","page":2027,"zoom":"XYZ 70 1109 null"},{"title":"A.2.4.4 VEX Prefix Instructions","page":2027,"zoom":"XYZ 70 580 null"}]},{"title":"A.2.5 Superscripts Utilized in Opcode Tables","page":2028,"zoom":"XYZ 68 1109 null"}]},{"title":"A.3 One, Two, and THREE-Byte Opcode Maps","page":2028,"zoom":"XYZ 68 591 null"},{"title":"A.4 Opcode Extensions For One-Byte And Two-byte Opcodes","page":2039,"zoom":"XYZ 70 1110 null","children":[{"title":"A.4.1 Opcode Look-up Examples Using Opcode Extensions","page":2039,"zoom":"XYZ 70 860 null"},{"title":"A.4.2 Opcode Extension Tables","page":2039,"zoom":"XYZ 70 424 null"}]},{"title":"A.5 Escape Opcode Instructions","page":2042,"zoom":"XYZ 68 1110 null","children":[{"title":"A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes","page":2042,"zoom":"XYZ 68 954 null"},{"title":"A.5.2 Escape Opcode Instruction Tables","page":2042,"zoom":"XYZ 68 563 null","children":[{"title":"A.5.2.1 Escape Opcodes with D8 as First Byte","page":2042,"zoom":"XYZ 68 487 null"},{"title":"A.5.2.2 Escape Opcodes with D9 as First Byte","page":2043,"zoom":"XYZ 70 528 null"},{"title":"A.5.2.3 Escape Opcodes with DA as First Byte","page":2044,"zoom":"XYZ 68 585 null"},{"title":"A.5.2.4 Escape Opcodes with DB as First Byte","page":2045,"zoom":"XYZ 70 534 null"},{"title":"A.5.2.5 Escape Opcodes with DC as First Byte","page":2046,"zoom":"XYZ 68 534 null"},{"title":"A.5.2.6 Escape Opcodes with DD as First Byte","page":2047,"zoom":"XYZ 70 534 null"},{"title":"A.5.2.7 Escape Opcodes with DE as First Byte","page":2048,"zoom":"XYZ 68 534 null"},{"title":"A.5.2.8 Escape Opcodes with DF As First Byte","page":2049,"zoom":"XYZ 70 534 null"}]}]}]},{"title":"Appendix B Instruction Formats and Encodings","page":2053,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 Machine Instruction Format","page":2053,"zoom":"XYZ 68 892 null","children":[{"title":"B.1.1 Legacy Prefixes","page":2053,"zoom":"XYZ 68 265 null"},{"title":"B.1.2 REX Prefixes","page":2054,"zoom":"XYZ 68 1109 null"},{"title":"B.1.3 Opcode Fields","page":2054,"zoom":"XYZ 68 951 null"},{"title":"B.1.4 Special Fields","page":2054,"zoom":"XYZ 68 644 null","children":[{"title":"B.1.4.1 Reg Field (reg) for Non-64-Bit Modes","page":2055,"zoom":"XYZ 70 1109 null"},{"title":"B.1.4.2 Reg Field (reg) for 64-Bit Mode","page":2056,"zoom":"XYZ 68 1109 null"},{"title":"B.1.4.3 Encoding of Operand Size (w) Bit","page":2056,"zoom":"XYZ 68 334 null"},{"title":"B.1.4.4 Sign-Extend (s) Bit","page":2057,"zoom":"XYZ 70 1109 null"},{"title":"B.1.4.5 Segment Register (sreg) Field","page":2057,"zoom":"XYZ 70 892 null"},{"title":"B.1.4.6 Special-Purpose Register (eee) Field","page":2057,"zoom":"XYZ 70 478 null"},{"title":"B.1.4.7 Condition Test (tttn) Field","page":2058,"zoom":"XYZ 68 1109 null"},{"title":"B.1.4.8 Direction (d) Bit","page":2058,"zoom":"XYZ 68 495 null"}]},{"title":"B.1.5 Other Notes","page":2058,"zoom":"XYZ 68 200 null"}]},{"title":"B.2 General-Purpose Instruction Formats and Encodings for Non- 64-Bit Modes","page":2059,"zoom":"XYZ 70 979 null","children":[{"title":"B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode","page":2070,"zoom":"XYZ 68 689 null"}]},{"title":"B.3 Pentium® Processor Family Instruction Formats and Encodings","page":2089,"zoom":"XYZ 70 782 null"},{"title":"B.4 64-bit Mode Instruction Encodings for SIMD Instruction Extensions","page":2089,"zoom":"XYZ 70 415 null"},{"title":"B.5 MMX Instruction Formats and Encodings","page":2090,"zoom":"XYZ 68 976 null","children":[{"title":"B.5.1 Granularity Field (gg)","page":2090,"zoom":"XYZ 68 870 null"},{"title":"B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)","page":2090,"zoom":"XYZ 68 623 null"},{"title":"B.5.3 MMX Instruction Formats and Encodings Table","page":2090,"zoom":"XYZ 68 482 null"}]},{"title":"B.6 Processor ExtendeD State INstruction Formats and EncodIngs","page":2093,"zoom":"XYZ 70 854 null"},{"title":"B.7 P6 Family INstruction Formats and Encodings","page":2093,"zoom":"XYZ 70 531 null"},{"title":"B.8 SSE Instruction Formats and Encodings","page":2094,"zoom":"XYZ 68 811 null"},{"title":"B.9 SSE2 Instruction Formats and Encodings","page":2100,"zoom":"XYZ 68 742 null","children":[{"title":"B.9.1 Granularity Field (gg)","page":2100,"zoom":"XYZ 68 579 null"}]},{"title":"B.10 SSE3 Formats and Encodings Table","page":2111,"zoom":"XYZ 70 1110 null"},{"title":"B.11 SSsE3 Formats and Encoding Table","page":2112,"zoom":"XYZ 68 565 null"},{"title":"B.12 AESNI and PCLMULQDQ INstruction Formats and Encodings","page":2115,"zoom":"XYZ 70 912 null"},{"title":"B.13 Special Encodings for 64-Bit Mode","page":2116,"zoom":"XYZ 68 960 null"},{"title":"B.14 SSE4.1 Formats and Encoding Table","page":2118,"zoom":"XYZ 68 510 null"},{"title":"B.15 SSE4.2 Formats and Encoding Table","page":2123,"zoom":"XYZ 70 247 null"},{"title":"B.16 AVX Formats and Encoding Table","page":2125,"zoom":"XYZ 70 1110 null"},{"title":"B.17 Floating-Point Instruction Formats and Encodings","page":2165,"zoom":"XYZ 70 1110 null"},{"title":"B.18 VMX Instructions","page":2169,"zoom":"XYZ 70 635 null"},{"title":"B.19 SMX Instructions","page":2170,"zoom":"XYZ 68 571 null"}]},{"title":"Appendix C Intel® C/C++ Compiler Intrinsics and Functional Equivalents","page":2171,"zoom":"XYZ 68 1110 null","children":[{"title":"C.1 Simple Intrinsics","page":2172,"zoom":"XYZ 68 847 null"},{"title":"C.2 Composite Intrinsics","page":2184,"zoom":"XYZ 68 776 null"}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};