{"Source Block": ["oh/src/common/hdl/oh_fifo_sync.v@22:32@HdlIdDef", "   output \t   empty, // fifo is empty  \n   output [AW-1:0] rd_count     // valid entries in fifo\n );\n   \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n"], "Clone Blocks": [["oh/src/common/hdl/oh_fifo_sync.v@21:31", "   output \t   prog_full, // fifo is almost full\n   output \t   empty, // fifo is empty  \n   output [AW-1:0] rd_count     // valid entries in fifo\n );\n   \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n"], ["oh/src/common/hdl/oh_fifo_sync.v@26:36", "   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n   always @ ( posedge clk or negedge nreset) \n"], ["oh/src/common/hdl/oh_fifo_sync.v@25:35", "   \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n"], ["oh/src/common/hdl/oh_fifo_sync.v@27:37", "   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n"]], "Diff Content": {"Delete": [[27, "   reg [AW-1:0]  rd_addr;\n"]], "Add": []}}