TimeQuest Timing Analyzer report for partA
Tue Dec 02 17:19:40 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 12. Slow Model Setup: 'Accumulator:ACC|74193:inst2|25~1'
 13. Slow Model Setup: 'Accumulator:ACC|74193:inst2|26~1'
 14. Slow Model Setup: 'CLKcontroller'
 15. Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 16. Slow Model Hold: 'Accumulator:ACC|74193:inst2|26~1'
 17. Slow Model Hold: 'CLKcontroller'
 18. Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 19. Slow Model Hold: 'Accumulator:ACC|74193:inst2|25~1'
 20. Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 21. Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 22. Slow Model Recovery: 'Accumulator:ACC|74193:inst2|25~1'
 23. Slow Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'
 24. Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 25. Slow Model Removal: 'Accumulator:ACC|74193:inst2|26~1'
 26. Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 27. Slow Model Removal: 'Accumulator:ACC|74193:inst2|25~1'
 28. Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 29. Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'
 30. Slow Model Minimum Pulse Width: 'CLKcontroller'
 31. Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|25~1'
 32. Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 33. Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 42. Fast Model Setup: 'Accumulator:ACC|74193:inst2|25~1'
 43. Fast Model Setup: 'Accumulator:ACC|74193:inst2|26~1'
 44. Fast Model Setup: 'CLKcontroller'
 45. Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 46. Fast Model Hold: 'Accumulator:ACC|74193:inst2|26~1'
 47. Fast Model Hold: 'CLKcontroller'
 48. Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 49. Fast Model Hold: 'Accumulator:ACC|74193:inst2|25~1'
 50. Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 51. Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 52. Fast Model Recovery: 'Accumulator:ACC|74193:inst2|25~1'
 53. Fast Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'
 54. Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 55. Fast Model Removal: 'Accumulator:ACC|74193:inst2|26~1'
 56. Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 57. Fast Model Removal: 'Accumulator:ACC|74193:inst2|25~1'
 58. Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 59. Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'
 60. Fast Model Minimum Pulse Width: 'CLKcontroller'
 61. Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|25~1'
 62. Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 63. Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Multicorner Timing Analysis Summary
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; partA                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Accumulator:ACC|74193:inst2|25~1                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Accumulator:ACC|74193:inst2|25~1 }                     ;
; Accumulator:ACC|74193:inst2|26~1                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Accumulator:ACC|74193:inst2|26~1 }                     ;
; CLKcontroller                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLKcontroller }                                        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controllerTesting:inst6|controllerV2:inst|state.0100 } ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controllerTesting:inst6|controllerV2:inst|state.0110 } ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                  ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; 89.44 MHz  ; 89.44 MHz       ; CLKcontroller                                        ;                                                       ;
; 92.92 MHz  ; 92.92 MHz       ; Accumulator:ACC|74193:inst2|26~1                     ;                                                       ;
; 132.15 MHz ; 132.15 MHz      ; controllerTesting:inst6|controllerV2:inst|state.0110 ;                                                       ;
; 373.41 MHz ; 280.58 MHz      ; Accumulator:ACC|74193:inst2|25~1                     ; limit due to low minimum pulse width violation (tcl)  ;
; 571.1 MHz  ; 450.05 MHz      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                       ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -12.628 ; -41.177       ;
; Accumulator:ACC|74193:inst2|25~1                     ; -11.668 ; -23.246       ;
; Accumulator:ACC|74193:inst2|26~1                     ; -11.534 ; -30.845       ;
; CLKcontroller                                        ; -10.181 ; -112.339      ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -6.251  ; -34.072       ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -5.400 ; -11.343       ;
; CLKcontroller                                        ; -2.447 ; -19.693       ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -2.067 ; -3.157        ;
; Accumulator:ACC|74193:inst2|25~1                     ; -1.224 ; -1.224        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.112  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                    ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -16.329 ; -51.580       ;
; Accumulator:ACC|74193:inst2|25~1                     ; -15.369 ; -30.112       ;
; Accumulator:ACC|74193:inst2|26~1                     ; -15.235 ; -36.610       ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -6.549  ; -23.225       ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                    ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -4.766 ; -8.201        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -1.433 ; -1.433        ;
; Accumulator:ACC|74193:inst2|25~1                     ; -0.590 ; -0.590        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.871  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -4.653 ; -56.046       ;
; CLKcontroller                                        ; -2.064 ; -160.151      ;
; Accumulator:ACC|74193:inst2|25~1                     ; -1.282 ; -5.154        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.611 ; -9.776        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.611 ; -4.888        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -12.628 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.663     ; 10.503     ;
; -11.183 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.663     ; 9.058      ;
; -11.092 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.659     ; 8.971      ;
; -11.081 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.663     ; 8.956      ;
; -11.056 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.013     ; 10.581     ;
; -10.699 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.013     ; 10.224     ;
; -10.064 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.281      ; 11.883     ;
; -9.545  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.659     ; 7.424      ;
; -9.520  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.009     ; 9.049      ;
; -9.163  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.009     ; 8.692      ;
; -8.619  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.281      ; 10.438     ;
; -8.517  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.281      ; 10.336     ;
; -8.492  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.931      ; 11.961     ;
; -8.135  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.931      ; 11.604     ;
; -7.393  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -3.145     ; 4.786      ;
; -6.567  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.482      ; 8.087      ;
; -5.975  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.997      ; 8.510      ;
; -5.970  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -5.136     ; 1.872      ;
; -5.821  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.495     ; 4.864      ;
; -5.475  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.997      ; 8.510      ;
; -5.464  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.495     ; 4.507      ;
; -5.031  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.486      ; 6.555      ;
; -4.439  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.001      ; 6.978      ;
; -4.180  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.101     ; 4.117      ;
; -4.089  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -3.333     ; 1.794      ;
; -4.003  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 4.426      ; 9.467      ;
; -3.939  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.001      ; 6.978      ;
; -3.411  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 5.941      ; 9.890      ;
; -3.406  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.192     ; 3.252      ;
; -3.388  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.196     ; 3.730      ;
; -3.083  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.004     ; 4.117      ;
; -2.911  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 5.941      ; 9.890      ;
; -2.644  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.097     ; 2.585      ;
; -1.799  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.997      ; 4.334      ;
; -1.794  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.960     ; 1.872      ;
; -1.616  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.843      ; 5.497      ;
; -1.547  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 2.585      ;
; -1.332  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 2.370      ;
; -1.299  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.997      ; 4.334      ;
; -0.834  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.872      ;
; -0.756  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.794      ;
; -0.740  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.515      ; 2.793      ;
; -0.519  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 3.940      ; 5.497      ;
; -0.263  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.001      ; 2.802      ;
; -0.240  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.515      ; 2.793      ;
; 0.087   ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.843      ; 1.794      ;
; 0.237   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.001      ; 2.802      ;
; 0.765   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 5.941      ; 5.714      ;
; 0.770   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.984      ; 3.252      ;
; 1.265   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 5.941      ; 5.714      ;
; 1.730   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 3.944      ; 3.252      ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -11.668 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.703     ; 10.503     ;
; -11.578 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.233     ; 11.883     ;
; -10.223 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.703     ; 9.058      ;
; -10.133 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.233     ; 10.438     ;
; -10.121 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.703     ; 8.956      ;
; -10.096 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.053     ; 10.581     ;
; -10.031 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.233     ; 10.336     ;
; -10.006 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.417      ; 11.961     ;
; -9.739  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.053     ; 10.224     ;
; -9.649  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.417      ; 11.604     ;
; -5.607  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.442      ; 8.087      ;
; -5.603  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -4.847     ; 1.794      ;
; -5.517  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.912      ; 9.467      ;
; -5.015  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 2.957      ; 8.510      ;
; -5.010  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -4.176     ; 1.872      ;
; -4.925  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 4.427      ; 9.890      ;
; -4.920  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -2.706     ; 3.252      ;
; -4.902  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.710     ; 3.730      ;
; -4.515  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.957      ; 8.510      ;
; -4.425  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 4.427      ; 9.890      ;
; -3.220  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.141     ; 4.117      ;
; -3.130  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.329      ; 5.497      ;
; -2.270  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.514     ; 1.794      ;
; -2.123  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.956      ; 4.117      ;
; -2.033  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.426      ; 5.497      ;
; -1.427  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.671     ; 1.794      ;
; -0.839  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 2.957      ; 4.334      ;
; -0.834  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.000      ; 1.872      ;
; -0.749  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 4.427      ; 5.714      ;
; -0.744  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.470      ; 3.252      ;
; -0.339  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.957      ; 4.334      ;
; -0.249  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 4.427      ; 5.714      ;
; 0.126   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.960      ; 1.872      ;
; 0.216   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.430      ; 3.252      ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -11.534 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.569     ; 10.503     ;
; -10.089 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.569     ; 9.058      ;
; -9.995  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.562     ; 8.971      ;
; -9.987  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.569     ; 8.956      ;
; -9.962  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.081      ; 10.581     ;
; -9.605  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.081      ; 10.224     ;
; -9.316  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.029      ; 11.883     ;
; -8.448  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.562     ; 7.424      ;
; -8.423  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.088      ; 9.049      ;
; -8.066  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.088      ; 8.692      ;
; -7.871  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.029      ; 10.438     ;
; -7.769  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.029      ; 10.336     ;
; -7.744  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.679      ; 11.961     ;
; -7.387  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.679      ; 11.604     ;
; -5.473  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.576      ; 8.087      ;
; -4.881  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.091      ; 8.510      ;
; -4.876  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -4.042     ; 1.872      ;
; -4.381  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.091      ; 8.510      ;
; -3.934  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.583      ; 6.555      ;
; -3.342  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.098      ; 6.978      ;
; -3.341  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -2.585     ; 1.794      ;
; -3.255  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 5.174      ; 9.467      ;
; -3.086  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.007     ; 4.117      ;
; -2.842  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.098      ; 6.978      ;
; -2.663  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 6.689      ; 9.890      ;
; -2.658  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.444     ; 3.252      ;
; -2.640  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.552      ; 3.730      ;
; -2.163  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 6.689      ; 9.890      ;
; -1.989  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.090      ; 4.117      ;
; -1.547  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.000      ; 2.585      ;
; -0.868  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.591      ; 5.497      ;
; -0.705  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.091      ; 4.334      ;
; -0.700  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.134      ; 1.872      ;
; -0.450  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.097      ; 2.585      ;
; -0.205  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.091      ; 4.334      ;
; -0.008  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.748      ; 1.794      ;
; 0.229   ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 4.688      ; 5.497      ;
; 0.260   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.094      ; 1.872      ;
; 0.834   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.098      ; 2.802      ;
; 0.835   ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.591      ; 1.794      ;
; 1.334   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.098      ; 2.802      ;
; 1.513   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 6.689      ; 5.714      ;
; 1.518   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.732      ; 3.252      ;
; 2.013   ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 6.689      ; 5.714      ;
; 2.478   ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 4.692      ; 3.252      ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                               ;
+---------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -10.181 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 11.163     ;
; -9.935  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.499      ; 12.394     ;
; -8.736  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 9.718      ;
; -8.634  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 9.616      ;
; -8.609  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.672      ; 11.241     ;
; -8.490  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.499      ; 10.949     ;
; -8.388  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.499      ; 10.847     ;
; -8.363  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 3.149      ; 12.472     ;
; -8.252  ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.672      ; 10.884     ;
; -8.006  ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 3.149      ; 12.115     ;
; -7.834  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 8.816      ;
; -6.287  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 7.269      ;
; -6.262  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.672      ; 8.894      ;
; -5.905  ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.672      ; 8.537      ;
; -5.120  ; Accumulator:ACC|74193:inst2|26~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.500        ; 3.167      ; 8.747      ;
; -4.960  ; Accumulator:ACC|74193:inst2|23~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; -3.115     ; 2.305      ;
; -4.874  ; Accumulator:ACC|74193:inst2|26~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.500        ; 4.644      ; 9.978      ;
; -4.523  ; Accumulator:ACC|74193:inst2|24~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; -2.451     ; 2.532      ;
; -4.277  ; Accumulator:ACC|74193:inst2|24~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; -0.974     ; 3.763      ;
; -4.047  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -1.454     ; 3.553      ;
; -4.028  ; Accumulator:ACC|74193:inst2|26~1                                                                                  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 4.682      ; 9.170      ;
; -3.782  ; Accumulator:ACC|74193:inst2|26~1                                                                                  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 6.159      ; 10.401     ;
; -3.549  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 4.532      ;
; -3.528  ; Accumulator:ACC|74193:inst2|26~1                                                                                  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 1.000        ; 4.682      ; 9.170      ;
; -3.496  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 4.478      ;
; -3.282  ; Accumulator:ACC|74193:inst2|26~1                                                                                  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 1.000        ; 6.159      ; 10.401     ;
; -3.259  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.022      ; 4.241      ;
; -3.186  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 4.169      ;
; -2.925  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 3.908      ;
; -2.900  ; controllerTesting:inst6|controllerV2:inst|state.0000                                                              ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.003      ; 3.941      ;
; -2.886  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 3.869      ;
; -2.773  ; Accumulator:ACC|74193:inst2|26~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.500        ; 3.167      ; 6.400      ;
; -2.733  ; Accumulator:ACC|74193:inst2|25~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 1.584      ; 4.777      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.487  ; Accumulator:ACC|74193:inst2|25~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 3.061      ; 6.008      ;
; -2.441  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.500      ; 4.901      ;
; -2.180  ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.539     ; 2.679      ;
; -2.133  ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.646      ; 4.739      ;
; -2.111  ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.646      ; 4.717      ;
; -2.089  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.027      ; 3.154      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.070  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.500      ; 4.530      ;
; -2.066  ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.646      ; 4.672      ;
; -2.048  ; InstructionRegister:inst19|inst4                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.539     ; 2.547      ;
; -2.036  ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.027      ; 3.101      ;
; -2.036  ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.027      ; 3.101      ;
; -2.028  ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.539     ; 2.527      ;
; -2.013  ; InstructionRegister:inst19|inst2                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.539     ; 2.512      ;
; -1.937  ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.673      ; 4.570      ;
; -1.929  ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.566     ; 2.401      ;
; -1.928  ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.566     ; 2.400      ;
; -1.925  ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.673      ; 4.558      ;
; -1.924  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.672      ; 4.556      ;
; -1.915  ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.673      ; 4.548      ;
+---------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.251 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -3.452     ; 3.337      ;
; -5.531 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -3.520     ; 2.549      ;
; -5.014 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.597     ; 2.955      ;
; -4.701 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.066     ; 3.173      ;
; -4.364 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.829     ; 3.073      ;
; -3.900 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.826     ; 2.612      ;
; -3.581 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.443     ; 3.676      ;
; -3.481 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.974     ; 3.045      ;
; -3.327 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -2.561     ; 1.804      ;
; -3.179 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.420     ; 3.297      ;
; -3.089 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -2.561     ; 1.566      ;
; -3.086 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -2.561     ; 1.563      ;
; -3.073 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -2.561     ; 1.550      ;
; -2.766 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.440     ; 2.864      ;
; -2.667 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.971     ; 2.234      ;
; -2.622 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.417     ; 2.743      ;
; -0.751 ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.789      ;
; -0.697 ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.735      ;
; -0.376 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.414      ;
; -0.360 ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.398      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.400 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 9.274      ; 4.160      ;
; -4.900 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 9.274      ; 4.160      ;
; -4.458 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.277      ; 3.105      ;
; -3.756 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.133      ; 3.663      ;
; -3.616 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.273      ; 3.943      ;
; -3.550 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 5.136      ; 1.872      ;
; -3.498 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 6.317      ; 3.105      ;
; -3.364 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 6.183      ; 3.105      ;
; -3.339 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.847      ; 1.794      ;
; -3.256 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 7.133      ; 3.663      ;
; -2.831 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 9.274      ; 6.729      ;
; -2.733 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 6.264      ; 3.317      ;
; -2.590 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.176      ; 1.872      ;
; -2.519 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 6.176      ; 3.943      ;
; -2.456 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.042      ; 1.872      ;
; -2.331 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 9.274      ; 6.729      ;
; -2.187 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.098      ; 1.197      ;
; -1.972 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 5.132      ; 3.446      ;
; -1.825 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.333      ; 1.794      ;
; -1.739 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.759      ; 6.306      ;
; -1.687 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.098      ; 1.197      ;
; -1.187 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.133      ; 6.232      ;
; -1.077 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.585      ; 1.794      ;
; -0.952 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.614      ; 3.448      ;
; -0.875 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.035      ; 3.446      ;
; -0.687 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 7.133      ; 6.232      ;
; -0.666 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 6.264      ; 5.384      ;
; -0.095 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 5.618      ; 5.809      ;
; 0.660  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.137      ; 3.583      ;
; 0.978  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.123      ; 4.887      ;
; 1.140  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.123      ; 5.049      ;
; 1.202  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.097      ; 2.585      ;
; 2.299  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.000      ; 2.585      ;
; 2.736  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.098      ; 6.120      ;
; 3.236  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.098      ; 6.120      ;
; 3.314  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.614      ; 7.714      ;
; 3.524  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.614      ; 7.924      ;
; 3.828  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.583      ; 5.697      ;
; 4.152  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.088      ; 4.026      ;
; 4.314  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.088      ; 4.188      ;
; 4.958  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.473      ; 7.217      ;
; 5.084  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.473      ; 7.343      ;
; 5.168  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.473      ; 7.427      ;
; 8.132  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -1.562     ; 6.356      ;
; 8.342  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -1.562     ; 6.566      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKcontroller'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -2.447 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 4.682      ; 2.485      ;
; -2.285 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; 0.000        ; 4.682      ; 2.647      ;
; -2.059 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 3.010      ; 1.514      ;
; -1.947 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 4.682      ; 2.485      ;
; -1.785 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 4.682      ; 2.647      ;
; -1.773 ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 1.627      ;
; -1.738 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; 0.000        ; 6.159      ; 4.671      ;
; -1.724 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 4.952      ; 2.978      ;
; -1.559 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.010      ; 1.514      ;
; -1.481 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 3.010      ; 2.092      ;
; -1.370 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 3.037      ; 2.230      ;
; -1.367 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 3.037      ; 2.233      ;
; -1.238 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 6.159      ; 4.671      ;
; -0.981 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.010      ; 2.092      ;
; -0.870 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.037      ; 2.230      ;
; -0.867 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.037      ; 2.233      ;
; -0.855 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 3.167      ; 2.062      ;
; -0.739 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 3.037      ; 2.861      ;
; -0.725 ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 4.097      ; 3.122      ;
; -0.616 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.475      ; 2.609      ;
; -0.609 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; 0.000        ; 4.682      ; 4.323      ;
; -0.561 ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.566      ; 2.755      ;
; -0.296 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 4.162      ; 3.616      ;
; -0.245 ; controllerTesting:inst6|controllerV2:inst|state.0110                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.000        ; 3.037      ; 3.355      ;
; -0.239 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.037      ; 2.861      ;
; -0.199 ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.543      ; 3.094      ;
; -0.109 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 4.682      ; 4.323      ;
; -0.001 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.681      ; 2.430      ;
; 0.070  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.673      ; 1.993      ;
; 0.097  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.685      ; 2.532      ;
; 0.191  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.126      ; 3.567      ;
; 0.249  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 3.649      ;
; 0.255  ; controllerTesting:inst6|controllerV2:inst|state.0110                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 3.037      ; 3.355      ;
; 0.333  ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.620      ; 2.703      ;
; 0.429  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.149      ; 3.828      ;
; 0.525  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 3.925      ;
; 0.546  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 4.158      ; 4.454      ;
; 0.555  ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.089      ; 2.394      ;
; 0.664  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 3.202      ; 3.616      ;
; 0.726  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.126      ; 4.102      ;
; 0.746  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.146      ;
; 0.760  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.160      ;
; 0.798  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 3.068      ; 3.616      ;
; 0.800  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.126      ; 4.176      ;
; 0.823  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 1.732      ; 2.305      ;
; 0.831  ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 6.159      ; 7.240      ;
; 0.845  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.126      ; 4.221      ;
; 0.870  ; controllerTesting:inst6|controllerV2:inst|state.0001                                     ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.027     ; 1.129      ;
; 0.872  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 4.245      ;
; 0.881  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.500      ; 2.631      ;
; 0.923  ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.066      ; 2.739      ;
; 0.937  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 4.310      ;
; 1.008  ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.408      ;
; 1.009  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.027     ; 1.268      ;
; 1.020  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.420      ;
; 1.023  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 1.309      ;
; 1.033  ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 4.682      ; 5.965      ;
; 1.053  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 4.426      ;
; 1.057  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 1.725      ; 2.532      ;
; 1.096  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.584      ; 2.430      ;
; 1.110  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 4.483      ;
; 1.191  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.500      ; 2.941      ;
; 1.191  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.591      ; 2.532      ;
; 1.216  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 4.589      ;
; 1.249  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.649      ; 3.148      ;
; 1.284  ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.684      ;
; 1.289  ; controllerTesting:inst6|controllerV2:inst|state.1110                                     ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.027     ; 1.548      ;
; 1.296  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.696      ;
; 1.307  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.673      ; 3.230      ;
; 1.331  ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 6.159      ; 7.240      ;
; 1.366  ; controllerTesting:inst6|controllerV2:inst|state.0011                                     ; controllerTesting:inst6|controllerV2:inst|state.0100                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.003     ; 1.649      ;
; 1.465  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 1.751      ;
; 1.466  ; InstructionRegister:inst19|inst4                                                         ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.539     ; 1.213      ;
; 1.487  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 1.773      ;
; 1.492  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 4.865      ;
; 1.498  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 1.784      ;
; 1.505  ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.905      ;
; 1.517  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.917      ;
; 1.519  ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.919      ;
; 1.531  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.150      ; 4.931      ;
; 1.533  ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 4.682      ; 5.965      ;
; 1.564  ; InstructionRegister:inst19|inst2                                                         ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.539     ; 1.311      ;
; 1.643  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 3.061      ; 4.454      ;
; 1.647  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.673      ; 3.570      ;
; 1.649  ; InstructionRegister:inst19|inst4                                                         ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.539     ; 1.396      ;
; 1.672  ; controllerTesting:inst6|controllerV2:inst|state.0010                                     ; controllerTesting:inst6|controllerV2:inst|state.0011                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.027      ; 1.985      ;
; 1.675  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.681      ; 4.106      ;
; 1.713  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 5.086      ;
; 1.724  ; InstructionRegister:inst19|inst2                                                         ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.566     ; 1.444      ;
; 1.726  ; InstructionRegister:inst19|inst2                                                         ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.566     ; 1.446      ;
; 1.727  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 3.123      ; 5.100      ;
; 1.811  ; InstructionRegister:inst19|inst4                                                         ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.566     ; 1.531      ;
; 1.848  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.649      ; 3.747      ;
; 1.854  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.673      ; 3.777      ;
; 1.865  ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.027      ; 2.178      ;
; 1.876  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.673      ; 3.799      ;
; 1.880  ; InstructionRegister:inst19|inst4                                                         ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.566     ; 1.600      ;
; 1.882  ; InstructionRegister:inst19|inst4                                                         ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.566     ; 1.602      ;
; 1.908  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.649      ; 3.807      ;
; 1.918  ; InstructionRegister:inst19|inst2                                                         ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.539     ; 1.665      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.067 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 5.941      ; 4.160      ;
; -1.567 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 5.941      ; 4.160      ;
; -1.125 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 3.944      ; 3.105      ;
; -1.090 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.001      ; 1.197      ;
; -0.590 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.001      ; 1.197      ;
; -0.283 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 3.940      ; 3.943      ;
; -0.165 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.984      ; 3.105      ;
; -0.031 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.850      ; 3.105      ;
; -0.006 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.514      ; 1.794      ;
; 0.001  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.515      ; 1.802      ;
; 0.501  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.515      ; 1.802      ;
; 0.502  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 5.941      ; 6.729      ;
; 0.600  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.931      ; 3.317      ;
; 0.814  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.843      ; 3.943      ;
; 1.002  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 5.941      ; 6.729      ;
; 1.380  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.997      ; 3.663      ;
; 1.508  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.794      ;
; 1.586  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.872      ;
; 1.594  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 4.426      ; 6.306      ;
; 1.880  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.997      ; 3.663      ;
; 2.084  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 2.370      ;
; 2.256  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.748     ; 1.794      ;
; 2.299  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 2.585      ;
; 2.381  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.281      ; 3.448      ;
; 2.546  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.960     ; 1.872      ;
; 2.667  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.931      ; 5.384      ;
; 2.680  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -1.094     ; 1.872      ;
; 3.164  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.004     ; 3.446      ;
; 3.396  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -1.097     ; 2.585      ;
; 3.833  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.001      ; 6.120      ;
; 3.949  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.997      ; 6.232      ;
; 3.993  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.196     ; 3.583      ;
; 4.261  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -1.101     ; 3.446      ;
; 4.333  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.001      ; 6.120      ;
; 4.449  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.997      ; 6.232      ;
; 4.925  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.486      ; 5.697      ;
; 5.041  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.482      ; 5.809      ;
; 5.249  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.009     ; 4.026      ;
; 5.411  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.009     ; 4.188      ;
; 6.114  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.013     ; 4.887      ;
; 6.216  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.495     ; 4.507      ;
; 6.276  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.013     ; 5.049      ;
; 6.368  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.495     ; 4.659      ;
; 6.647  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.281      ; 7.714      ;
; 6.857  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.281      ; 7.924      ;
; 8.041  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -3.145     ; 4.682      ;
; 9.229  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.659     ; 6.356      ;
; 9.439  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.659     ; 6.566      ;
; 10.094 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.663     ; 7.217      ;
; 10.220 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.663     ; 7.343      ;
; 10.304 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.663     ; 7.427      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.224 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 5.098      ; 4.160      ;
; -0.724 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 5.098      ; 4.160      ;
; -0.282 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 3.101      ; 3.105      ;
; 0.420  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.957      ; 3.663      ;
; 0.560  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 3.097      ; 3.943      ;
; 0.626  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.960      ; 1.872      ;
; 0.678  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.141      ; 3.105      ;
; 0.812  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.007      ; 3.105      ;
; 0.837  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.671      ; 1.794      ;
; 0.920  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.957      ; 3.663      ;
; 1.345  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 5.098      ; 6.729      ;
; 1.443  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.088      ; 3.317      ;
; 1.586  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.000      ; 1.872      ;
; 1.657  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.000      ; 3.943      ;
; 1.720  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.134     ; 1.872      ;
; 1.845  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 5.098      ; 6.729      ;
; 2.204  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.956      ; 3.446      ;
; 2.351  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.843     ; 1.794      ;
; 2.437  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 3.583      ; 6.306      ;
; 2.989  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.957      ; 6.232      ;
; 3.099  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -1.591     ; 1.794      ;
; 3.224  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.438      ; 3.448      ;
; 3.301  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.141     ; 3.446      ;
; 3.489  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.957      ; 6.232      ;
; 3.510  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.088      ; 5.384      ;
; 4.081  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.442      ; 5.809      ;
; 4.836  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.039     ; 3.583      ;
; 5.154  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.053     ; 4.887      ;
; 5.316  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.053     ; 5.049      ;
; 7.490  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.438      ; 7.714      ;
; 7.700  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.438      ; 7.924      ;
; 9.134  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.703     ; 7.217      ;
; 9.260  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.703     ; 7.343      ;
; 9.344  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.703     ; 7.427      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.112 ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.398      ;
; 1.128 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.414      ;
; 1.449 ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.735      ;
; 1.503 ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.789      ;
; 3.374 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.417     ; 2.743      ;
; 3.419 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.971     ; 2.234      ;
; 3.518 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.440     ; 2.864      ;
; 3.610 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.443     ; 2.953      ;
; 3.758 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.420     ; 3.124      ;
; 3.825 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -2.561     ; 1.550      ;
; 3.838 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -2.561     ; 1.563      ;
; 3.841 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -2.561     ; 1.566      ;
; 4.079 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -2.561     ; 1.804      ;
; 4.100 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.974     ; 2.912      ;
; 4.652 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.826     ; 2.612      ;
; 4.674 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.066     ; 2.394      ;
; 4.905 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.829     ; 2.862      ;
; 5.421 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.597     ; 2.610      ;
; 6.138 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -3.520     ; 2.404      ;
; 6.587 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -3.452     ; 2.921      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                          ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -16.329 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.663     ; 14.204     ;
; -14.782 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.663     ; 12.657     ;
; -14.757 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.013     ; 14.282     ;
; -14.400 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.013     ; 13.925     ;
; -13.840 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.663     ; 11.715     ;
; -13.229 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.281      ; 15.048     ;
; -12.031 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -3.145     ; 9.424      ;
; -11.784 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.281      ; 13.603     ;
; -11.682 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.281      ; 13.501     ;
; -11.657 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.931      ; 15.126     ;
; -11.300 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.931      ; 14.769     ;
; -10.563 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.495     ; 9.606      ;
; -10.342 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -5.136     ; 6.244      ;
; -10.268 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.482      ; 11.788     ;
; -9.991  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.009     ; 9.520      ;
; -9.676  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.997      ; 12.211     ;
; -9.359  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.659     ; 7.238      ;
; -9.177  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.009     ; 8.706      ;
; -9.176  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.997      ; 12.211     ;
; -8.628  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.495     ; 7.671      ;
; -7.881  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.101     ; 7.818      ;
; -7.812  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -2.659     ; 5.691      ;
; -7.324  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.097     ; 7.265      ;
; -7.254  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -3.333     ; 4.959      ;
; -7.168  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 4.426      ; 12.632     ;
; -6.784  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.004     ; 7.818      ;
; -6.576  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 5.941      ; 13.055     ;
; -6.571  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.192     ; 6.417      ;
; -6.553  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.196     ; 6.895      ;
; -6.227  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 7.265      ;
; -6.166  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.960     ; 6.244      ;
; -6.076  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 5.941      ; 13.055     ;
; -6.074  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 7.112      ;
; -5.500  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.997      ; 8.035      ;
; -5.482  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.515      ; 7.535      ;
; -5.206  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 6.244      ;
; -5.000  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.997      ; 8.035      ;
; -4.982  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.515      ; 7.535      ;
; -4.943  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.001      ; 7.482      ;
; -4.781  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.843      ; 8.662      ;
; -4.443  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.001      ; 7.482      ;
; -3.921  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 4.959      ;
; -3.684  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 3.940      ; 8.662      ;
; -3.298  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.486      ; 4.822      ;
; -3.078  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.843      ; 4.959      ;
; -2.706  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.001      ; 5.245      ;
; -2.400  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 5.941      ; 8.879      ;
; -2.395  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.984      ; 6.417      ;
; -2.206  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.001      ; 5.245      ;
; -1.900  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 5.941      ; 8.879      ;
; -1.435  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 3.944      ; 6.417      ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                          ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -15.369 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.703     ; 14.204     ;
; -14.743 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.233     ; 15.048     ;
; -13.822 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.703     ; 12.657     ;
; -13.797 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.053     ; 14.282     ;
; -13.440 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.053     ; 13.925     ;
; -13.298 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.233     ; 13.603     ;
; -13.196 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.233     ; 13.501     ;
; -13.171 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.417      ; 15.126     ;
; -12.880 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.703     ; 11.715     ;
; -12.814 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.417      ; 14.769     ;
; -9.382  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -4.176     ; 6.244      ;
; -9.308  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.442      ; 11.788     ;
; -8.768  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -4.847     ; 4.959      ;
; -8.716  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 2.957      ; 12.211     ;
; -8.682  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.912      ; 12.632     ;
; -8.216  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.957      ; 12.211     ;
; -8.090  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 4.427      ; 13.055     ;
; -8.085  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -2.706     ; 6.417      ;
; -8.067  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.710     ; 6.895      ;
; -7.590  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 4.427      ; 13.055     ;
; -6.921  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.141     ; 7.818      ;
; -6.295  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.329      ; 8.662      ;
; -5.824  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.956      ; 7.818      ;
; -5.435  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.514     ; 4.959      ;
; -5.206  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.000      ; 6.244      ;
; -5.198  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.426      ; 8.662      ;
; -4.592  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.671     ; 4.959      ;
; -4.540  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 2.957      ; 8.035      ;
; -4.246  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.960      ; 6.244      ;
; -4.040  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.957      ; 8.035      ;
; -3.914  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 4.427      ; 8.879      ;
; -3.909  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.470      ; 6.417      ;
; -3.414  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 4.427      ; 8.879      ;
; -2.949  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 2.430      ; 6.417      ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                          ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -15.235 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.569     ; 14.204     ;
; -13.688 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.569     ; 12.657     ;
; -13.663 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.081      ; 14.282     ;
; -13.306 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.081      ; 13.925     ;
; -12.746 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.569     ; 11.715     ;
; -12.481 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.029      ; 15.048     ;
; -11.036 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.029      ; 13.603     ;
; -10.934 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.029      ; 13.501     ;
; -10.909 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.679      ; 15.126     ;
; -10.552 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.679      ; 14.769     ;
; -9.248  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -4.042     ; 6.244      ;
; -9.174  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.576      ; 11.788     ;
; -8.894  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.088      ; 9.520      ;
; -8.582  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.091      ; 12.211     ;
; -8.262  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.562     ; 7.238      ;
; -8.082  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.091      ; 12.211     ;
; -8.080  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.088      ; 8.706      ;
; -6.787  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.007     ; 7.818      ;
; -6.715  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -1.562     ; 5.691      ;
; -6.506  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -2.585     ; 4.959      ;
; -6.420  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 5.174      ; 12.632     ;
; -6.227  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.000      ; 7.265      ;
; -5.828  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 6.689      ; 13.055     ;
; -5.823  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.444     ; 6.417      ;
; -5.805  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.552      ; 6.895      ;
; -5.690  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.090      ; 7.818      ;
; -5.328  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 6.689      ; 13.055     ;
; -5.130  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.097      ; 7.265      ;
; -5.072  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.134      ; 6.244      ;
; -4.406  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.091      ; 8.035      ;
; -4.112  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.094      ; 6.244      ;
; -4.033  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.591      ; 8.662      ;
; -3.906  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.091      ; 8.035      ;
; -3.846  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.098      ; 7.482      ;
; -3.346  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.098      ; 7.482      ;
; -3.173  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.748      ; 4.959      ;
; -2.936  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 4.688      ; 8.662      ;
; -2.330  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.591      ; 4.959      ;
; -2.201  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.583      ; 4.822      ;
; -1.652  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 6.689      ; 8.879      ;
; -1.647  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.732      ; 6.417      ;
; -1.609  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.098      ; 5.245      ;
; -1.152  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 6.689      ; 8.879      ;
; -1.109  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.098      ; 5.245      ;
; -0.687  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 4.692      ; 6.417      ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; -6.549 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -3.452     ; 3.635      ;
; -6.033 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -3.520     ; 3.051      ;
; -5.589 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.597     ; 3.530      ;
; -5.054 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.066     ; 3.526      ;
; -4.662 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.829     ; 3.371      ;
; -4.401 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.974     ; 3.965      ;
; -4.198 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.826     ; 2.910      ;
; -3.934 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.443     ; 4.029      ;
; -3.681 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.420     ; 3.799      ;
; -3.587 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.971     ; 3.154      ;
; -3.124 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.417     ; 3.245      ;
; -3.119 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.440     ; 3.217      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.766 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 9.274      ; 4.794      ;
; -4.266 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 9.274      ; 4.794      ;
; -3.824 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.277      ; 3.739      ;
; -3.435 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.133      ; 3.984      ;
; -2.982 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.273      ; 4.577      ;
; -2.935 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 7.133      ; 3.984      ;
; -2.864 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 6.317      ; 3.739      ;
; -2.730 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 6.183      ; 3.739      ;
; -2.246 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 6.264      ; 3.804      ;
; -2.197 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 9.274      ; 7.363      ;
; -1.885 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 6.176      ; 4.577      ;
; -1.697 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 9.274      ; 7.363      ;
; -1.651 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 5.132      ; 3.767      ;
; -1.373 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 5.136      ; 4.049      ;
; -1.105 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.759      ; 6.940      ;
; -0.866 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 7.133      ; 6.553      ;
; -0.554 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.035      ; 3.767      ;
; -0.418 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.847      ; 4.715      ;
; -0.413 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.176      ; 4.049      ;
; -0.366 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 7.133      ; 6.553      ;
; -0.318 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.614      ; 4.082      ;
; -0.279 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 4.042      ; 4.049      ;
; -0.032 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 6.264      ; 6.018      ;
; 0.226  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 5.618      ; 6.130      ;
; 1.096  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.333      ; 4.715      ;
; 1.294  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.137      ; 4.217      ;
; 1.299  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.123      ; 5.208      ;
; 1.461  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.123      ; 5.370      ;
; 1.692  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.098      ; 5.076      ;
; 1.844  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.585      ; 4.715      ;
; 2.192  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.098      ; 5.076      ;
; 2.784  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.583      ; 4.653      ;
; 3.108  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.088      ; 2.982      ;
; 3.270  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.088      ; 3.144      ;
; 3.929  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.098      ; 7.313      ;
; 3.948  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.614      ; 8.348      ;
; 4.158  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 4.614      ; 8.558      ;
; 4.429  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.098      ; 7.313      ;
; 5.279  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.473      ; 7.538      ;
; 5.489  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.473      ; 7.748      ;
; 5.499  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.473      ; 7.758      ;
; 5.713  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.097      ; 7.096      ;
; 6.810  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.000      ; 7.096      ;
; 7.088  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -1.562     ; 5.312      ;
; 7.298  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -1.562     ; 5.522      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.433 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 5.941      ; 4.794      ;
; -0.933 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 5.941      ; 4.794      ;
; -0.491 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 3.944      ; 3.739      ;
; 0.351  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 3.940      ; 4.577      ;
; 0.469  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.984      ; 3.739      ;
; 0.603  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.850      ; 3.739      ;
; 1.087  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.931      ; 3.804      ;
; 1.136  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 5.941      ; 7.363      ;
; 1.448  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.843      ; 4.577      ;
; 1.636  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 5.941      ; 7.363      ;
; 1.701  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.997      ; 3.984      ;
; 2.201  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.997      ; 3.984      ;
; 2.228  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 4.426      ; 6.940      ;
; 2.789  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.001      ; 5.076      ;
; 2.915  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.514      ; 4.715      ;
; 3.015  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.281      ; 4.082      ;
; 3.289  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.001      ; 5.076      ;
; 3.301  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.931      ; 6.018      ;
; 3.485  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.004     ; 3.767      ;
; 3.763  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 4.049      ;
; 3.881  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.486      ; 4.653      ;
; 4.156  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.515      ; 5.957      ;
; 4.205  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.009     ; 2.982      ;
; 4.270  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.997      ; 6.553      ;
; 4.367  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.009     ; 3.144      ;
; 4.429  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 4.715      ;
; 4.582  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -1.101     ; 3.767      ;
; 4.627  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.196     ; 4.217      ;
; 4.656  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.515      ; 5.957      ;
; 4.723  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.960     ; 4.049      ;
; 4.770  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.997      ; 6.553      ;
; 4.857  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -1.094     ; 4.049      ;
; 5.026  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.001      ; 7.313      ;
; 5.177  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.748     ; 4.715      ;
; 5.248  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 5.534      ;
; 5.362  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.482      ; 6.130      ;
; 5.526  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.001      ; 7.313      ;
; 6.435  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.013     ; 5.208      ;
; 6.505  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.495     ; 4.796      ;
; 6.597  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.013     ; 5.370      ;
; 6.657  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.495     ; 4.948      ;
; 6.810  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 7.096      ;
; 7.281  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.281      ; 8.348      ;
; 7.491  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.281      ; 8.558      ;
; 7.907  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -1.097     ; 7.096      ;
; 8.185  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.659     ; 5.312      ;
; 8.358  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -3.145     ; 4.999      ;
; 8.395  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.659     ; 5.522      ;
; 10.415 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.663     ; 7.538      ;
; 10.625 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.663     ; 7.748      ;
; 10.635 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -2.663     ; 7.758      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.590 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 5.098      ; 4.794      ;
; -0.090 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 5.098      ; 4.794      ;
; 0.352  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 3.101      ; 3.739      ;
; 0.741  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.957      ; 3.984      ;
; 1.194  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 3.097      ; 4.577      ;
; 1.241  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.957      ; 3.984      ;
; 1.312  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.141      ; 3.739      ;
; 1.446  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.007      ; 3.739      ;
; 1.930  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.088      ; 3.804      ;
; 1.979  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 5.098      ; 7.363      ;
; 2.291  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.000      ; 4.577      ;
; 2.479  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 5.098      ; 7.363      ;
; 2.525  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.956      ; 3.767      ;
; 2.803  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.960      ; 4.049      ;
; 3.071  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 3.583      ; 6.940      ;
; 3.310  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 2.957      ; 6.553      ;
; 3.622  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.141     ; 3.767      ;
; 3.758  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.671      ; 4.715      ;
; 3.763  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.000      ; 4.049      ;
; 3.810  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.957      ; 6.553      ;
; 3.858  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.438      ; 4.082      ;
; 3.897  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.134     ; 4.049      ;
; 4.144  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 2.088      ; 6.018      ;
; 4.402  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.442      ; 6.130      ;
; 5.272  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.843     ; 4.715      ;
; 5.470  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.039     ; 4.217      ;
; 5.475  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.053     ; 5.208      ;
; 5.637  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.053     ; 5.370      ;
; 6.020  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -1.591     ; 4.715      ;
; 8.124  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.438      ; 8.348      ;
; 8.334  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.438      ; 8.558      ;
; 9.455  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.703     ; 7.538      ;
; 9.665  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.703     ; 7.748      ;
; 9.675  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.703     ; 7.758      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; 3.871 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.440     ; 3.217      ;
; 3.876 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.417     ; 3.245      ;
; 4.307 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.420     ; 3.673      ;
; 4.339 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.971     ; 3.154      ;
; 4.347 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.443     ; 3.690      ;
; 4.570 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.974     ; 3.382      ;
; 4.950 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.826     ; 2.910      ;
; 5.307 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.829     ; 3.264      ;
; 5.411 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.066     ; 3.131      ;
; 6.236 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.597     ; 3.425      ;
; 6.687 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -3.520     ; 2.953      ;
; 6.989 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -3.452     ; 3.323      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -4.653 ; -3.542       ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -4.653 ; -3.542       ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -3.542 ; -3.542       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; -3.542 ; -3.542       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; -3.542 ; -3.542       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; -3.542 ; -3.542       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; -3.196 ; -2.085       ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -3.196 ; -2.085       ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -2.085 ; -2.085       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -2.085 ; -2.085       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -2.085 ; -2.085       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -2.085 ; -2.085       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -1.778 ; -1.778       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datad                       ;
; -1.778 ; -1.778       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datad                       ;
; -1.778 ; -1.778       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; -1.778 ; -1.778       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; -1.107 ; -1.107       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|54|datad                       ;
; -1.107 ; -1.107       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|54|datad                       ;
; -1.107 ; -1.107       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; -1.107 ; -1.107       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; -1.107 ; -1.107       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; -1.107 ; -1.107       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.358 ; -0.358       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; -0.358 ; -0.358       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; -0.358 ; -0.358       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; -0.358 ; -0.358       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; -0.358 ; -0.358       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datac                       ;
; -0.358 ; -0.358       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datac                       ;
; -0.358 ; -0.358       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
; -0.358 ; -0.358       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|dataa                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|dataa                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst5~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst5~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datac         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKcontroller'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; CLKcontroller ; Rise       ; CLKcontroller                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; CLKcontroller|combout                                                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|25~1'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -1.282 ; -0.171       ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -1.282 ; -0.171       ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.171 ; -0.171       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -0.171 ; -0.171       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -0.171 ; -0.171       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|datad                       ;
; -0.171 ; -0.171       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|datad                       ;
; -0.171 ; -0.171       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -0.171 ; -0.171       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -0.171 ; -0.171       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; -0.171 ; -0.171       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|54|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|54|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 5.458  ; 5.458  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 7.923  ; 7.923  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 9.388  ; 9.388  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.130 ; 14.130 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 13.537 ; 13.537 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 13.372 ; 13.372 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.973 ; 14.973 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.775 ; 14.775 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 15.030 ; 15.030 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 12.573 ; 12.573 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.893  ; 7.893  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 8.765  ; 8.765  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 11.080 ; 11.080 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 5.458  ; 5.458  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 8.418  ; 8.418  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 10.566 ; 10.566 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 15.308 ; 15.308 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.715 ; 14.715 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.550 ; 14.550 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 16.151 ; 16.151 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 15.953 ; 15.953 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 16.208 ; 16.208 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 13.751 ; 13.751 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.893  ; 7.893  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 9.260  ; 9.260  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 12.258 ; 12.258 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.716  ; 6.716  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.634  ; 9.634  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 12.099 ; 12.099 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 13.564 ; 13.564 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.306 ; 18.306 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 17.713 ; 17.713 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 17.548 ; 17.548 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 19.149 ; 19.149 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.951 ; 18.951 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 19.206 ; 19.206 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 16.749 ; 16.749 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.139  ; 6.139  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.656  ; 5.656  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 12.941 ; 12.941 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 15.256 ; 15.256 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.716  ; 6.716  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.634  ; 9.634  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 12.594 ; 12.594 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 14.742 ; 14.742 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 19.484 ; 19.484 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.891 ; 18.891 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.726 ; 18.726 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 20.327 ; 20.327 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 20.129 ; 20.129 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 20.384 ; 20.384 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 17.927 ; 17.927 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.139  ; 6.139  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 10.774 ; 10.774 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 13.436 ; 13.436 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 16.434 ; 16.434 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 7.839  ; 7.839  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 7.851  ; 7.851  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 9.162  ; 9.162  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 8.450  ; 8.450  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 7.620  ; 7.620  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 7.651  ; 7.651  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 8.305  ; 8.305  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 10.420 ; 10.420 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 9.151  ; 9.151  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 15.002 ; 15.002 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 13.907 ; 13.907 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 15.996 ; 15.996 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 13.621 ; 13.621 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 16.637 ; 16.637 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 16.668 ; 16.668 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 16.885 ; 16.885 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 17.001 ; 17.001 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 17.026 ; 17.026 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 17.033 ; 17.033 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 17.026 ; 17.026 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 13.369 ; 13.369 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 16.287 ; 16.287 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 18.752 ; 18.752 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 20.217 ; 20.217 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 24.959 ; 24.959 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 24.366 ; 24.366 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 24.201 ; 24.201 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 25.802 ; 25.802 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 25.604 ; 25.604 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 25.859 ; 25.859 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 23.402 ; 23.402 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 15.487 ; 15.487 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 15.139 ; 15.139 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 15.137 ; 15.137 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 15.149 ; 15.149 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 15.122 ; 15.122 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 15.487 ; 15.487 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 15.404 ; 15.404 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 12.008 ; 12.008 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 12.275 ; 12.275 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 13.968 ; 13.968 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 14.365 ; 14.365 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 9.072  ; 9.072  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 9.654  ; 9.654  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 9.059  ; 9.059  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 11.458 ; 11.458 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 11.597 ; 11.597 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 11.406 ; 11.406 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 11.313 ; 11.313 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 12.174 ; 12.174 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 12.792 ; 12.792 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 13.110 ; 13.110 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 19.594 ; 19.594 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 21.909 ; 21.909 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 9.858  ; 9.858  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 7.227  ; 7.227  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.333  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.530  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.793  ; 7.793  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.197  ; 8.197  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.990  ; 7.990  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.151  ; 8.151  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 4.333  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 4.530  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.627  ; 9.627  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.144 ; 10.144 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.155 ; 12.155 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.287  ; 9.287  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.796 ; 12.796 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.827 ; 12.827 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.044 ; 13.044 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.160 ; 13.160 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.185 ; 13.185 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.192 ; 13.192 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.185 ; 13.185 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 6.222  ; 6.222  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.643  ; 7.643  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.472  ; 7.472  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.840  ; 7.840  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.289  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 4.289  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.808  ; 7.808  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.726 ; 10.726 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn2     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 13.191 ; 13.191 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 14.656 ; 14.656 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 19.398 ; 19.398 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 18.805 ; 18.805 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 18.640 ; 18.640 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 20.241 ; 20.241 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 20.043 ; 20.043 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 20.298 ; 20.298 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 17.841 ; 17.841 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.231  ; 7.231  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.677  ; 9.677  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 14.033 ; 14.033 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 16.348 ; 16.348 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 5.458  ; 5.458  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 7.252  ; 7.252  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 7.834  ; 7.834  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 10.679 ; 10.679 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 8.453  ; 8.453  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 8.279  ; 8.279  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 9.885  ; 9.885  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 11.319 ; 11.319 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 11.578 ; 11.578 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 7.486  ; 7.486  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.893  ; 7.893  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 6.576  ; 6.576  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.666  ; 7.666  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 5.458  ; 5.458  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 7.252  ; 7.252  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 7.834  ; 7.834  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 10.679 ; 10.679 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 8.453  ; 8.453  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 8.279  ; 8.279  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 9.885  ; 9.885  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 11.319 ; 11.319 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 11.578 ; 11.578 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 7.486  ; 7.486  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.893  ; 7.893  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 6.576  ; 6.576  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.666  ; 7.666  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.716  ; 6.716  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 8.776  ; 8.776  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.821  ; 9.821  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 10.403 ; 10.403 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 10.418 ; 10.418 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.194  ; 8.194  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.026  ; 8.026  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.631  ; 9.631  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.065 ; 11.065 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.322 ; 11.322 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.228  ; 7.228  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.139  ; 6.139  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.656  ; 5.656  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.145  ; 9.145  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 10.235 ; 10.235 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.716  ; 6.716  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 8.339  ; 8.339  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 8.552  ; 8.552  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.870  ; 9.870  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 10.418 ; 10.418 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.194  ; 8.194  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.026  ; 8.026  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.631  ; 9.631  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.065 ; 11.065 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.322 ; 11.322 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.228  ; 7.228  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.139  ; 6.139  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.656  ; 5.656  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.145  ; 9.145  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.702  ; 9.702  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 7.839  ; 7.839  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 7.851  ; 7.851  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 8.195  ; 8.195  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 8.110  ; 8.110  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 7.620  ; 7.620  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 7.651  ; 7.651  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 8.161  ; 8.161  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 10.420 ; 10.420 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 8.678  ; 8.678  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 12.597 ; 12.597 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 11.560 ; 11.560 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 13.976 ; 13.976 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 10.511 ; 10.511 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 11.882 ; 11.882 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 11.916 ; 11.916 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 12.146 ; 12.146 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 12.263 ; 12.263 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 12.282 ; 12.282 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 12.288 ; 12.288 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 12.280 ; 12.280 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 11.440 ; 11.440 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 9.692  ; 9.692  ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 11.486 ; 11.486 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 10.001 ; 10.001 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 14.743 ; 14.743 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 12.687 ; 12.687 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 12.513 ; 12.513 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 14.119 ; 14.119 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 15.388 ; 15.388 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 15.643 ; 15.643 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 11.720 ; 11.720 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 13.773 ; 13.773 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 13.396 ; 13.396 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 13.398 ; 13.398 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 13.407 ; 13.407 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 13.416 ; 13.416 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 13.780 ; 13.780 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 13.659 ; 13.659 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 12.008 ; 12.008 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 12.275 ; 12.275 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 13.968 ; 13.968 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 14.365 ; 14.365 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 9.072  ; 9.072  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 9.654  ; 9.654  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 9.059  ; 9.059  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 11.458 ; 11.458 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 9.246  ; 9.246  ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 9.059  ; 9.059  ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 9.378  ; 9.378  ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 9.265  ; 9.265  ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 10.489 ; 10.489 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 10.380 ; 10.380 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 10.810 ; 10.810 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 11.614 ; 11.614 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 7.227  ; 7.227  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 7.227  ; 7.227  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.333  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.530  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.793  ; 7.793  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.197  ; 8.197  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.990  ; 7.990  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.151  ; 8.151  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 4.333  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 4.530  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.627  ; 9.627  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.144 ; 10.144 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.155 ; 12.155 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.287  ; 9.287  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.462 ; 10.462 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.490 ; 10.490 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.675 ; 10.675 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.828 ; 10.828 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.846 ; 10.846 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.856 ; 10.856 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.850 ; 10.850 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 6.222  ; 6.222  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.643  ; 7.643  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.472  ; 7.472  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.840  ; 7.840  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.289  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 4.289  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.808  ; 7.808  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.242  ; 7.242  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn2     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.458  ; 7.458  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.776  ; 8.776  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.510 ; 11.510 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.286  ; 9.286  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.118  ; 9.118  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.723 ; 10.723 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 12.157 ; 12.157 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 12.414 ; 12.414 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.320  ; 8.320  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.231  ; 7.231  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 6.748  ; 6.748  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.300  ; 8.300  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.608  ; 8.608  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -4.596 ; -14.986       ;
; Accumulator:ACC|74193:inst2|25~1                     ; -4.273 ; -8.520        ;
; Accumulator:ACC|74193:inst2|26~1                     ; -4.261 ; -11.386       ;
; CLKcontroller                                        ; -3.151 ; -35.690       ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -2.555 ; -11.882       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -2.156 ; -4.611        ;
; CLKcontroller                                        ; -1.640 ; -13.715       ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -1.071 ; -1.782        ;
; Accumulator:ACC|74193:inst2|25~1                     ; -0.641 ; -0.679        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.413  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                   ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -6.057 ; -19.294       ;
; Accumulator:ACC|74193:inst2|25~1                     ; -5.734 ; -11.261       ;
; Accumulator:ACC|74193:inst2|26~1                     ; -5.722 ; -13.835       ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -2.897 ; -9.677        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                    ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -1.773 ; -3.051        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.688 ; -0.688        ;
; Accumulator:ACC|74193:inst2|25~1                     ; -0.258 ; -0.258        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.129  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -2.003 ; -14.634       ;
; CLKcontroller                                        ; -2.000 ; -152.222      ;
; Accumulator:ACC|74193:inst2|25~1                     ; -0.761 ; -2.522        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500 ; -8.000        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500 ; -4.000        ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.596 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.232     ; 3.896      ;
; -4.114 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.232     ; 3.414      ;
; -4.093 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.231     ; 3.394      ;
; -4.036 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.232     ; 3.336      ;
; -3.948 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.570     ; 3.910      ;
; -3.829 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.570     ; 3.791      ;
; -3.556 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.297      ; 4.385      ;
; -3.533 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.231     ; 2.834      ;
; -3.445 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.569     ; 3.408      ;
; -3.326 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.569     ; 3.289      ;
; -3.074 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.297      ; 3.903      ;
; -2.996 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.297      ; 3.825      ;
; -2.908 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.959      ; 4.399      ;
; -2.789 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.959      ; 4.280      ;
; -2.741 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.423     ; 1.850      ;
; -2.093 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.761     ; 1.864      ;
; -1.974 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.761     ; 1.745      ;
; -1.817 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.191      ; 3.040      ;
; -1.681 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.876      ; 3.089      ;
; -1.642 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.759     ; 1.415      ;
; -1.538 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.838     ; 0.732      ;
; -1.314 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.192      ; 2.538      ;
; -1.181 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.876      ; 3.089      ;
; -1.178 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.877      ; 2.587      ;
; -0.867 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.337     ; 1.562      ;
; -0.777 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.720      ; 3.529      ;
; -0.761 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.085     ; 0.708      ;
; -0.678 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.877      ; 2.587      ;
; -0.641 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.405      ; 3.578      ;
; -0.531 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.001     ; 1.562      ;
; -0.498 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.309     ; 1.221      ;
; -0.364 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.336     ; 1.060      ;
; -0.166 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.876      ; 1.574      ;
; -0.141 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.405      ; 3.578      ;
; -0.028 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.060      ;
; -0.023 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.323     ; 0.732      ;
; 0.038  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 0.994      ;
; 0.173  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.192      ; 2.051      ;
; 0.174  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.685      ; 1.043      ;
; 0.300  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 0.732      ;
; 0.324  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 0.708      ;
; 0.334  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.876      ; 1.574      ;
; 0.337  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.877      ; 1.072      ;
; 0.509  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.528      ; 2.051      ;
; 0.674  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.685      ; 1.043      ;
; 0.754  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.430      ; 0.708      ;
; 0.837  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.877      ; 1.072      ;
; 0.874  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.405      ; 2.063      ;
; 1.017  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.206      ; 1.221      ;
; 1.340  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.529      ; 1.221      ;
; 1.374  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.405      ; 2.063      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.273 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.909     ; 3.896      ;
; -4.247 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.394     ; 4.385      ;
; -3.791 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.909     ; 3.414      ;
; -3.765 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.394     ; 3.903      ;
; -3.713 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.909     ; 3.336      ;
; -3.687 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.394     ; 3.825      ;
; -3.625 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.247     ; 3.910      ;
; -3.599 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 0.268      ; 4.399      ;
; -3.506 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.247     ; 3.791      ;
; -3.480 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 0.268      ; 4.280      ;
; -2.333 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.450     ; 1.415      ;
; -1.494 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.514      ; 3.040      ;
; -1.468 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.029      ; 3.529      ;
; -1.452 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.776     ; 0.708      ;
; -1.358 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.199      ; 3.089      ;
; -1.332 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.714      ; 3.578      ;
; -1.215 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.515     ; 0.732      ;
; -1.189 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.000     ; 1.221      ;
; -0.858 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.199      ; 3.089      ;
; -0.832 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.714      ; 3.578      ;
; -0.544 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.014     ; 1.562      ;
; -0.518 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.501      ; 2.051      ;
; -0.367 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.691     ; 0.708      ;
; -0.208 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.322      ; 1.562      ;
; -0.182 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.837      ; 2.051      ;
; 0.063  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.261     ; 0.708      ;
; 0.157  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.199      ; 1.574      ;
; 0.183  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.714      ; 2.063      ;
; 0.300  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.000      ; 0.732      ;
; 0.326  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.515      ; 1.221      ;
; 0.623  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.323      ; 0.732      ;
; 0.649  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.838      ; 1.221      ;
; 0.657  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.199      ; 1.574      ;
; 0.683  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.714      ; 2.063      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.261 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.897     ; 3.896      ;
; -3.779 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.897     ; 3.414      ;
; -3.757 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.895     ; 3.394      ;
; -3.701 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.897     ; 3.336      ;
; -3.613 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.235     ; 3.910      ;
; -3.494 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.235     ; 3.791      ;
; -3.368 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.485      ; 4.385      ;
; -3.197 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.895     ; 2.834      ;
; -3.109 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.233     ; 3.408      ;
; -2.990 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.233     ; 3.289      ;
; -2.886 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.485      ; 3.903      ;
; -2.808 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.485      ; 3.825      ;
; -2.720 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.147      ; 4.399      ;
; -2.601 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.147      ; 4.280      ;
; -1.482 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.526      ; 3.040      ;
; -1.454 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.571     ; 1.415      ;
; -1.346 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.211      ; 3.089      ;
; -1.203 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -1.503     ; 0.732      ;
; -0.978 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.528      ; 2.538      ;
; -0.846 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.211      ; 3.089      ;
; -0.842 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.213      ; 2.587      ;
; -0.589 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.908      ; 3.529      ;
; -0.573 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.897     ; 0.708      ;
; -0.532 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.002     ; 1.562      ;
; -0.453 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.593      ; 3.578      ;
; -0.342 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.213      ; 2.587      ;
; -0.310 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.121     ; 1.221      ;
; -0.196 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.334      ; 1.562      ;
; -0.028 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.000      ; 1.060      ;
; 0.047  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.593      ; 3.578      ;
; 0.169  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.211      ; 1.574      ;
; 0.308  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.336      ; 1.060      ;
; 0.312  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.012      ; 0.732      ;
; 0.361  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.380      ; 2.051      ;
; 0.512  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.188      ; 0.708      ;
; 0.635  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.335      ; 0.732      ;
; 0.669  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.211      ; 1.574      ;
; 0.673  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.213      ; 1.072      ;
; 0.697  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.716      ; 2.051      ;
; 0.942  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.618      ; 0.708      ;
; 1.062  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.593      ; 2.063      ;
; 1.173  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.213      ; 1.072      ;
; 1.205  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.394      ; 1.221      ;
; 1.528  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.717      ; 1.221      ;
; 1.562  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.593      ; 2.063      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -3.151 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 4.167      ;
; -2.669 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 3.685      ;
; -2.591 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 3.607      ;
; -2.506 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.073      ; 4.578      ;
; -2.503 ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.679      ; 4.181      ;
; -2.384 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.679      ; 4.062      ;
; -2.284 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 3.300      ;
; -2.024 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.073      ; 4.096      ;
; -1.946 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.073      ; 4.018      ;
; -1.858 ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.735      ; 4.592      ;
; -1.739 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.735      ; 4.473      ;
; -1.724 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 2.740      ;
; -1.636 ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.679      ; 3.314      ;
; -1.517 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.679      ; 3.195      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.421 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -1.038     ; 1.382      ;
; -1.372 ; Accumulator:ACC|74193:inst2|26~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.500        ; 1.440      ; 3.311      ;
; -1.093 ; Accumulator:ACC|74193:inst2|24~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; -0.589     ; 1.003      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.736 ; Accumulator:ACC|74193:inst2|26~1                                                                                  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 2.125      ; 3.360      ;
; -0.730 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.747      ;
; -0.727 ; Accumulator:ACC|74193:inst2|26~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.500        ; 2.496      ; 3.722      ;
; -0.711 ; Accumulator:ACC|74193:inst2|23~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; -0.309     ; 0.901      ;
; -0.695 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 1.711      ;
; -0.609 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.626      ;
; -0.592 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 1.608      ;
; -0.544 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 1.073      ;
; -0.505 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.522      ;
; -0.505 ; Accumulator:ACC|74193:inst2|26~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.500        ; 1.440      ; 2.444      ;
; -0.495 ; InstructionRegister:inst19|inst2                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 1.024      ;
; -0.482 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.499      ;
; -0.480 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.972      ;
; -0.479 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.971      ;
; -0.472 ; InstructionRegister:inst19|inst4                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 1.001      ;
; -0.470 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                              ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.017      ; 1.519      ;
; -0.466 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.958      ;
; -0.452 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.981      ;
; -0.448 ; Accumulator:ACC|74193:inst2|24~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 0.467      ; 1.414      ;
; -0.445 ; InstructionRegister:inst19|inst2                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.974      ;
; -0.442 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.934      ;
; -0.435 ; InstructionRegister:inst19|inst4                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.964      ;
; -0.431 ; InstructionRegister:inst19|inst2                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.923      ;
; -0.430 ; InstructionRegister:inst19|inst2                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.922      ;
; -0.422 ; Accumulator:ACC|74193:inst2|25~_emulated                                                                          ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.500        ; 0.912      ; 1.833      ;
; -0.402 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.931      ;
; -0.388 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.880      ;
; -0.387 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.879      ;
; -0.320 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.849      ;
; -0.271 ; InstructionRegister:inst19|inst2                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.800      ;
; -0.267 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.759      ;
; -0.265 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.540     ; 0.757      ;
; -0.265 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.794      ;
; -0.264 ; InstructionRegister:inst19|inst                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.793      ;
; -0.260 ; InstructionRegister:inst19|inst3                                                                                  ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.503     ; 0.789      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.555 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.082     ; 1.005      ;
; -2.306 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.531     ; 1.307      ;
; -1.869 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.236     ; 1.165      ;
; -1.757 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.035     ; 1.254      ;
; -1.582 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.906     ; 1.208      ;
; -1.379 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.889     ; 1.022      ;
; -1.294 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.410     ; 1.416      ;
; -1.258 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.611     ; 1.179      ;
; -1.132 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.401     ; 1.263      ;
; -0.970 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.393     ; 1.109      ;
; -0.935 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.594     ; 0.873      ;
; -0.924 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.178     ; 0.778      ;
; -0.907 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.384     ; 1.055      ;
; -0.828 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.178     ; 0.682      ;
; -0.824 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.178     ; 0.678      ;
; -0.819 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.178     ; 0.673      ;
; 0.328  ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.704      ;
; 0.351  ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.681      ;
; 0.456  ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.576      ;
; 0.467  ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.565      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.156 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.490      ; 1.486      ;
; -1.656 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.490      ; 1.486      ;
; -1.597 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.614      ; 1.169      ;
; -1.553 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.714      ; 1.313      ;
; -1.291 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.613      ; 1.474      ;
; -1.274 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.291      ; 1.169      ;
; -1.262 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.279      ; 1.169      ;
; -1.258 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.838      ; 0.732      ;
; -1.220 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.776      ; 0.708      ;
; -1.160 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.490      ; 2.482      ;
; -1.053 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.714      ; 1.313      ;
; -0.955 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.277      ; 1.474      ;
; -0.935 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.515      ; 0.732      ;
; -0.923 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.503      ; 0.732      ;
; -0.902 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.213      ; 0.463      ;
; -0.688 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.837      ; 1.301      ;
; -0.660 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.490      ; 2.482      ;
; -0.557 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.714      ; 2.309      ;
; -0.529 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.085      ; 0.708      ;
; -0.524 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.805      ; 2.433      ;
; -0.436 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.044      ; 1.260      ;
; -0.402 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.213      ; 0.463      ;
; -0.352 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.501      ; 1.301      ;
; -0.341 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.897      ; 0.708      ;
; -0.057 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.714      ; 2.309      ;
; 0.079  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.029      ; 2.260      ;
; 0.301  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.382      ; 1.335      ;
; 0.303  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.044      ; 1.999      ;
; 0.572  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.336      ; 1.060      ;
; 0.906  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.268      ; 1.826      ;
; 0.908  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.000      ; 1.060      ;
; 0.908  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.213      ; 2.273      ;
; 0.966  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.268      ; 1.886      ;
; 1.385  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.326      ; 1.363      ;
; 1.408  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.213      ; 2.273      ;
; 1.544  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.528      ; 2.224      ;
; 1.845  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.382      ; 2.879      ;
; 1.900  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.382      ; 2.934      ;
; 2.166  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.233     ; 1.585      ;
; 2.226  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.233     ; 1.645      ;
; 2.448  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.606      ; 2.706      ;
; 2.503  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.606      ; 2.761      ;
; 2.527  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.606      ; 2.785      ;
; 3.708  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.895     ; 2.465      ;
; 3.763  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.895     ; 2.520      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKcontroller'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -1.640 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; 0.000        ; 3.181      ; 1.679      ;
; -1.359 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 2.125      ; 0.904      ;
; -1.285 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; 0.000        ; 2.125      ; 0.978      ;
; -1.196 ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 0.678      ;
; -1.140 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 3.181      ; 1.679      ;
; -1.111 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.446      ; 0.628      ;
; -1.079 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.605      ; 1.164      ;
; -0.893 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.446      ; 0.846      ;
; -0.860 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.483      ; 0.916      ;
; -0.859 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 2.125      ; 0.904      ;
; -0.858 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.483      ; 0.918      ;
; -0.785 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 2.125      ; 0.978      ;
; -0.735 ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.310      ; 1.213      ;
; -0.679 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; 0.000        ; 2.125      ; 1.584      ;
; -0.663 ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.109      ; 1.084      ;
; -0.646 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.483      ; 1.130      ;
; -0.644 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 3.181      ; 2.675      ;
; -0.611 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.446      ; 0.628      ;
; -0.581 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.305      ; 1.362      ;
; -0.540 ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.100      ; 1.198      ;
; -0.510 ; controllerTesting:inst6|controllerV2:inst|state.0110                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.000        ; 1.483      ; 1.266      ;
; -0.472 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.716      ; 1.382      ;
; -0.439 ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.435      ;
; -0.420 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.735      ; 1.453      ;
; -0.393 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.446      ; 0.846      ;
; -0.360 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.483      ; 0.916      ;
; -0.358 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.483      ; 0.918      ;
; -0.332 ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.542      ;
; -0.282 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.716      ; 1.572      ;
; -0.275 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.304      ; 1.667      ;
; -0.263 ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.611      ;
; -0.258 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 1.982      ; 1.362      ;
; -0.254 ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.620      ;
; -0.246 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.970      ; 1.362      ;
; -0.244 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.716      ; 1.610      ;
; -0.226 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.716      ; 1.628      ;
; -0.223 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.440      ; 0.855      ;
; -0.204 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 1.467      ; 0.901      ;
; -0.201 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.636      ;
; -0.179 ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.695      ;
; -0.179 ; Accumulator:ACC|74193:inst2|25~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 2.125      ; 1.584      ;
; -0.173 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.664      ;
; -0.171 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.549      ; 1.016      ;
; -0.160 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.074      ; 1.052      ;
; -0.158 ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.716      ;
; -0.146 ; controllerTesting:inst6|controllerV2:inst|state.0100                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.483      ; 1.130      ;
; -0.144 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 3.181      ; 2.675      ;
; -0.134 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.703      ;
; -0.101 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.736      ;
; -0.084 ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 2.125      ; 2.179      ;
; -0.074 ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.763      ;
; -0.072 ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.802      ;
; -0.051 ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.823      ;
; -0.047 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.074      ; 1.165      ;
; -0.010 ; controllerTesting:inst6|controllerV2:inst|state.0110                                     ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.483      ; 1.266      ;
; -0.003 ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.871      ;
; 0.006  ; controllerTesting:inst6|controllerV2:inst|state.1000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.880      ;
; 0.009  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.680      ; 0.827      ;
; 0.018  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.892      ;
; 0.027  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.736      ; 1.901      ;
; 0.033  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.870      ;
; 0.061  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.968      ; 1.667      ;
; 0.080  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.248      ; 0.966      ;
; 0.102  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.939      ;
; 0.111  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.699      ; 1.948      ;
; 0.116  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.249      ; 1.003      ;
; 0.146  ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.254      ; 1.038      ;
; 0.246  ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.053      ; 0.937      ;
; 0.276  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.074      ; 1.488      ;
; 0.317  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.073      ; 1.528      ;
; 0.317  ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 2.125      ; 2.580      ;
; 0.319  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.735      ; 2.192      ;
; 0.356  ; controllerTesting:inst6|controllerV2:inst|state.0001                                     ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.037     ; 0.471      ;
; 0.376  ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.044      ; 1.058      ;
; 0.409  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.660      ; 1.207      ;
; 0.411  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.563      ;
; 0.416  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 0.912      ; 0.966      ;
; 0.416  ; Accumulator:ACC|74193:inst2|26~1                                                         ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 2.125      ; 2.179      ;
; 0.420  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.037     ; 0.535      ;
; 0.439  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller ; -0.500       ; 0.926      ; 1.003      ;
; 0.442  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.680      ; 1.260      ;
; 0.451  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 0.914      ; 1.003      ;
; 0.487  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 0.776      ; 0.901      ;
; 0.492  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.496      ; 2.626      ;
; 0.502  ; controllerTesting:inst6|controllerV2:inst|state.1110                                     ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.037     ; 0.617      ;
; 0.557  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.709      ;
; 0.558  ; controllerTesting:inst6|controllerV2:inst|state.1001                                     ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.710      ;
; 0.573  ; controllerTesting:inst6|controllerV2:inst|state.0011                                     ; controllerTesting:inst6|controllerV2:inst|state.0100                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.017     ; 0.708      ;
; 0.584  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.680      ; 1.402      ;
; 0.590  ; controllerTesting:inst6|controllerV2:inst|state.0111                                     ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.742      ;
; 0.634  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.660      ; 1.432      ;
; 0.645  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.680      ; 1.463      ;
; 0.653  ; controllerTesting:inst6|controllerV2:inst|state.0010                                     ; controllerTesting:inst6|controllerV2:inst|state.0011                                                              ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.037      ; 0.842      ;
; 0.655  ; controllerTesting:inst6|controllerV2:inst|state.1100                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.680      ; 1.473      ;
; 0.664  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.660      ; 1.462      ;
; 0.674  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.679      ; 1.491      ;
; 0.675  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 0.588      ; 0.901      ;
; 0.680  ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.643      ; 1.461      ;
; 0.683  ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.660      ; 1.481      ;
; 0.686  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.248      ; 1.572      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.071 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.405      ; 1.486      ;
; -0.571 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.405      ; 1.486      ;
; -0.566 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.877      ; 0.463      ;
; -0.512 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.529      ; 1.169      ;
; -0.206 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.528      ; 1.474      ;
; -0.189 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.206      ; 1.169      ;
; -0.177 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.194      ; 1.169      ;
; -0.145 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.685      ; 0.692      ;
; -0.135 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.691      ; 0.708      ;
; -0.075 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.405      ; 2.482      ;
; -0.066 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.877      ; 0.463      ;
; 0.130  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.192      ; 1.474      ;
; 0.285  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.876      ; 1.313      ;
; 0.355  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.685      ; 0.692      ;
; 0.425  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.405      ; 2.482      ;
; 0.556  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 0.708      ;
; 0.561  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.720      ; 2.433      ;
; 0.580  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 0.732      ;
; 0.649  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.959      ; 1.260      ;
; 0.744  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.188     ; 0.708      ;
; 0.785  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.876      ; 1.313      ;
; 0.842  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 0.994      ;
; 0.903  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.323     ; 0.732      ;
; 0.908  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.060      ;
; 0.915  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.335     ; 0.732      ;
; 1.150  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.001     ; 1.301      ;
; 1.244  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.336     ; 1.060      ;
; 1.244  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.877      ; 2.273      ;
; 1.281  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.876      ; 2.309      ;
; 1.386  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.297      ; 1.335      ;
; 1.388  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.959      ; 1.999      ;
; 1.486  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.337     ; 1.301      ;
; 1.744  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.877      ; 2.273      ;
; 1.781  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.876      ; 2.309      ;
; 1.880  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.192      ; 2.224      ;
; 1.917  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.191      ; 2.260      ;
; 2.470  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.759     ; 1.363      ;
; 2.502  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.569     ; 1.585      ;
; 2.562  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.569     ; 1.645      ;
; 2.744  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.570     ; 1.826      ;
; 2.804  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.570     ; 1.886      ;
; 2.854  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.761     ; 1.745      ;
; 2.908  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.761     ; 1.799      ;
; 2.930  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.297      ; 2.879      ;
; 2.985  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.297      ; 2.934      ;
; 3.581  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.423     ; 1.810      ;
; 4.044  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.231     ; 2.465      ;
; 4.099  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.231     ; 2.520      ;
; 4.286  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.232     ; 2.706      ;
; 4.341  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.232     ; 2.761      ;
; 4.365  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.232     ; 2.785      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.641 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.975      ; 1.486      ;
; -0.141 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.975      ; 1.486      ;
; -0.082 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.099      ; 1.169      ;
; -0.038 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.199      ; 1.313      ;
; 0.224  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.098      ; 1.474      ;
; 0.241  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.776      ; 1.169      ;
; 0.253  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.764      ; 1.169      ;
; 0.257  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.323      ; 0.732      ;
; 0.295  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.261      ; 0.708      ;
; 0.355  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.975      ; 2.482      ;
; 0.462  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.199      ; 1.313      ;
; 0.560  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.762      ; 1.474      ;
; 0.580  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.000      ; 0.732      ;
; 0.592  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.012     ; 0.732      ;
; 0.827  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.322      ; 1.301      ;
; 0.855  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.975      ; 2.482      ;
; 0.958  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.199      ; 2.309      ;
; 0.986  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.430     ; 0.708      ;
; 0.991  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.290      ; 2.433      ;
; 1.079  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.529      ; 1.260      ;
; 1.163  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.014     ; 1.301      ;
; 1.174  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.618     ; 0.708      ;
; 1.458  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.199      ; 2.309      ;
; 1.594  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.514      ; 2.260      ;
; 1.816  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.133     ; 1.335      ;
; 1.818  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.529      ; 1.999      ;
; 2.421  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.247     ; 1.826      ;
; 2.481  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.247     ; 1.886      ;
; 2.900  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.189     ; 1.363      ;
; 3.360  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.133     ; 2.879      ;
; 3.415  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.133     ; 2.934      ;
; 3.963  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.909     ; 2.706      ;
; 4.018  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.909     ; 2.761      ;
; 4.042  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.909     ; 2.785      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.413 ; ProgramCounter:PC|74193:inst|24~_emulated                                                ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.565      ;
; 0.424 ; ProgramCounter:PC|74193:inst|26~_emulated                                                ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.576      ;
; 0.529 ; ProgramCounter:PC|74193:inst|23~_emulated                                                ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.681      ;
; 0.552 ; ProgramCounter:PC|74193:inst|25~_emulated                                                ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.704      ;
; 1.699 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.178     ; 0.673      ;
; 1.704 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.178     ; 0.678      ;
; 1.708 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.178     ; 0.682      ;
; 1.787 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.384     ; 1.055      ;
; 1.804 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.178     ; 0.778      ;
; 1.815 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.594     ; 0.873      ;
; 1.850 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.393     ; 1.109      ;
; 1.903 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.410     ; 1.145      ;
; 1.968 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.401     ; 1.219      ;
; 2.086 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.611     ; 1.127      ;
; 2.259 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.889     ; 1.022      ;
; 2.332 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.035     ; 0.949      ;
; 2.369 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.906     ; 1.115      ;
; 2.615 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.236     ; 1.031      ;
; 3.044 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.531     ; 1.165      ;
; 3.384 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.082     ; 0.954      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.057 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.232     ; 5.357      ;
; -5.497 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.232     ; 4.797      ;
; -5.409 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.570     ; 5.371      ;
; -5.290 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.570     ; 5.252      ;
; -5.207 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.232     ; 4.507      ;
; -4.836 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.297      ; 5.665      ;
; -4.600 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.423     ; 3.709      ;
; -4.354 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.297      ; 5.183      ;
; -4.276 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.297      ; 5.105      ;
; -4.188 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.959      ; 5.679      ;
; -4.069 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.959      ; 5.560      ;
; -3.992 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.761     ; 3.763      ;
; -3.801 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.569     ; 3.764      ;
; -3.554 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.231     ; 2.855      ;
; -3.496 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.569     ; 3.459      ;
; -3.278 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.191      ; 4.501      ;
; -3.274 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.761     ; 3.045      ;
; -3.260 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.838     ; 2.454      ;
; -3.142 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.876      ; 4.550      ;
; -2.994 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.231     ; 2.295      ;
; -2.922 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.759     ; 2.695      ;
; -2.642 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.876      ; 4.550      ;
; -2.328 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.337     ; 3.023      ;
; -2.238 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.336     ; 2.934      ;
; -2.057 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.720      ; 4.809      ;
; -2.041 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.085     ; 1.988      ;
; -1.992 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.001     ; 3.023      ;
; -1.921 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.405      ; 4.858      ;
; -1.902 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 2.934      ;
; -1.861 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 2.893      ;
; -1.778 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.309     ; 2.501      ;
; -1.745 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.323     ; 2.454      ;
; -1.725 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.685      ; 2.942      ;
; -1.627 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.876      ; 3.035      ;
; -1.537 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.877      ; 2.946      ;
; -1.422 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 2.454      ;
; -1.421 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.405      ; 4.858      ;
; -1.225 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.685      ; 2.942      ;
; -1.127 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.876      ; 3.035      ;
; -1.107 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.192      ; 3.331      ;
; -1.037 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.877      ; 2.946      ;
; -0.956 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.988      ;
; -0.775 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.192      ; 1.999      ;
; -0.771 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.528      ; 3.331      ;
; -0.639 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.877      ; 2.048      ;
; -0.526 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.430      ; 1.988      ;
; -0.406 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.405      ; 3.343      ;
; -0.263 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.206      ; 2.501      ;
; -0.139 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.877      ; 2.048      ;
; 0.060  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.529      ; 2.501      ;
; 0.094  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.405      ; 3.343      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.734 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.909     ; 5.357      ;
; -5.527 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.394     ; 5.665      ;
; -5.174 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.909     ; 4.797      ;
; -5.086 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.247     ; 5.371      ;
; -5.045 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.394     ; 5.183      ;
; -4.967 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.247     ; 5.252      ;
; -4.967 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.394     ; 5.105      ;
; -4.884 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -0.909     ; 4.507      ;
; -4.879 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 0.268      ; 5.679      ;
; -4.760 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 0.268      ; 5.560      ;
; -3.613 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; -1.450     ; 2.695      ;
; -2.955 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.514      ; 4.501      ;
; -2.937 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.515     ; 2.454      ;
; -2.819 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.199      ; 4.550      ;
; -2.748 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.029      ; 4.809      ;
; -2.732 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.776     ; 1.988      ;
; -2.612 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.714      ; 4.858      ;
; -2.469 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -1.000     ; 2.501      ;
; -2.319 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.199      ; 4.550      ;
; -2.112 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.714      ; 4.858      ;
; -2.005 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.014     ; 3.023      ;
; -1.798 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.501      ; 3.331      ;
; -1.669 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.322      ; 3.023      ;
; -1.647 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.691     ; 1.988      ;
; -1.462 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.837      ; 3.331      ;
; -1.422 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.000      ; 2.454      ;
; -1.304 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.199      ; 3.035      ;
; -1.217 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; -0.261     ; 1.988      ;
; -1.099 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.323      ; 2.454      ;
; -1.097 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.500        ; 1.714      ; 3.343      ;
; -0.954 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.515      ; 2.501      ;
; -0.804 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.199      ; 3.035      ;
; -0.631 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 0.838      ; 2.501      ;
; -0.597 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 1.000        ; 1.714      ; 3.343      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.722 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.897     ; 5.357      ;
; -5.162 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.897     ; 4.797      ;
; -5.074 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.235     ; 5.371      ;
; -4.955 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.235     ; 5.252      ;
; -4.872 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.897     ; 4.507      ;
; -4.648 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.485      ; 5.665      ;
; -4.166 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.485      ; 5.183      ;
; -4.088 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.485      ; 5.105      ;
; -4.000 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.147      ; 5.679      ;
; -3.881 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.147      ; 5.560      ;
; -3.465 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.233     ; 3.764      ;
; -3.218 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.895     ; 2.855      ;
; -3.160 ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.233     ; 3.459      ;
; -2.943 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.526      ; 4.501      ;
; -2.925 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -1.503     ; 2.454      ;
; -2.807 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.211      ; 4.550      ;
; -2.734 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.571     ; 2.695      ;
; -2.658 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.895     ; 2.295      ;
; -2.307 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.211      ; 4.550      ;
; -1.993 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.002     ; 3.023      ;
; -1.902 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.000      ; 2.934      ;
; -1.869 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.908      ; 4.809      ;
; -1.853 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.897     ; 1.988      ;
; -1.733 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.593      ; 4.858      ;
; -1.657 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.334      ; 3.023      ;
; -1.590 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.121     ; 2.501      ;
; -1.566 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.336      ; 2.934      ;
; -1.410 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.012      ; 2.454      ;
; -1.292 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.211      ; 3.035      ;
; -1.233 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.593      ; 4.858      ;
; -1.201 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.213      ; 2.946      ;
; -1.087 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.335      ; 2.454      ;
; -0.919 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.380      ; 3.331      ;
; -0.792 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.211      ; 3.035      ;
; -0.768 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.188      ; 1.988      ;
; -0.701 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.213      ; 2.946      ;
; -0.583 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.716      ; 3.331      ;
; -0.439 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.528      ; 1.999      ;
; -0.338 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.618      ; 1.988      ;
; -0.303 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.213      ; 2.048      ;
; -0.218 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.593      ; 3.343      ;
; -0.075 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.394      ; 2.501      ;
; 0.197  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.213      ; 2.048      ;
; 0.248  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.717      ; 2.501      ;
; 0.282  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.593      ; 3.343      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; -2.897 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.082     ; 1.347      ;
; -2.538 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.531     ; 1.539      ;
; -2.191 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.236     ; 1.487      ;
; -2.051 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.035     ; 1.548      ;
; -1.814 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.906     ; 1.440      ;
; -1.710 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.611     ; 1.631      ;
; -1.611 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.889     ; 1.254      ;
; -1.588 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.410     ; 1.710      ;
; -1.474 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.401     ; 1.605      ;
; -1.387 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.594     ; 1.325      ;
; -1.264 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.393     ; 1.403      ;
; -1.249 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.384     ; 1.397      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.773 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.490      ; 1.869      ;
; -1.278 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.714      ; 1.588      ;
; -1.273 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.490      ; 1.869      ;
; -1.214 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.614      ; 1.552      ;
; -0.908 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.613      ; 1.857      ;
; -0.891 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.291      ; 1.552      ;
; -0.879 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.279      ; 1.552      ;
; -0.778 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.714      ; 1.588      ;
; -0.777 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.490      ; 2.865      ;
; -0.572 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.277      ; 1.857      ;
; -0.413 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.837      ; 1.576      ;
; -0.324 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.838      ; 1.666      ;
; -0.282 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.714      ; 2.584      ;
; -0.277 ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.490      ; 2.865      ;
; -0.141 ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.805      ; 2.816      ;
; -0.105 ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.044      ; 1.591      ;
; -0.077 ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.501      ; 1.576      ;
; -0.008 ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.776      ; 1.920      ;
; -0.001 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.515      ; 1.666      ;
; 0.011  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.503      ; 1.666      ;
; 0.218  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.714      ; 2.584      ;
; 0.354  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 2.029      ; 2.535      ;
; 0.602  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.213      ; 1.967      ;
; 0.683  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.085      ; 1.920      ;
; 0.684  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.382      ; 1.718      ;
; 0.686  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 2.044      ; 2.382      ;
; 0.871  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.897      ; 1.920      ;
; 1.102  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.213      ; 1.967      ;
; 1.181  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.268      ; 2.101      ;
; 1.238  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.528      ; 1.918      ;
; 1.241  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.268      ; 2.161      ;
; 1.500  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.213      ; 2.865      ;
; 1.768  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.326      ; 1.746      ;
; 1.860  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.233     ; 1.279      ;
; 1.920  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.233     ; 1.339      ;
; 2.000  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.213      ; 2.865      ;
; 2.228  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.382      ; 3.262      ;
; 2.283  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.382      ; 3.317      ;
; 2.365  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.336      ; 2.853      ;
; 2.701  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.000      ; 2.853      ;
; 2.723  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.606      ; 2.981      ;
; 2.778  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.606      ; 3.036      ;
; 2.845  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.606      ; 3.103      ;
; 3.402  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.895     ; 2.159      ;
; 3.457  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.895     ; 2.214      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.688 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.405      ; 1.869      ;
; -0.188 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.405      ; 1.869      ;
; -0.129 ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.529      ; 1.552      ;
; 0.177  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.528      ; 1.857      ;
; 0.194  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.206      ; 1.552      ;
; 0.206  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.194      ; 1.552      ;
; 0.308  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.405      ; 2.865      ;
; 0.513  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.192      ; 1.857      ;
; 0.560  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.876      ; 1.588      ;
; 0.808  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.405      ; 2.865      ;
; 0.938  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.877      ; 1.967      ;
; 0.944  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.720      ; 2.816      ;
; 0.980  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.959      ; 1.591      ;
; 1.060  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.876      ; 1.588      ;
; 1.077  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.691      ; 1.920      ;
; 1.425  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.001     ; 1.576      ;
; 1.438  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.877      ; 1.967      ;
; 1.506  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.685      ; 2.343      ;
; 1.514  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.666      ;
; 1.556  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.876      ; 2.584      ;
; 1.574  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.192      ; 1.918      ;
; 1.761  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.337     ; 1.576      ;
; 1.768  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.920      ;
; 1.769  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.297      ; 1.718      ;
; 1.771  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.959      ; 2.382      ;
; 1.836  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.877      ; 2.865      ;
; 1.837  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.323     ; 1.666      ;
; 1.849  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.335     ; 1.666      ;
; 1.956  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.188     ; 1.920      ;
; 2.006  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.685      ; 2.343      ;
; 2.056  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.876      ; 2.584      ;
; 2.142  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 2.294      ;
; 2.192  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.191      ; 2.535      ;
; 2.196  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.569     ; 1.279      ;
; 2.256  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.569     ; 1.339      ;
; 2.336  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.877      ; 2.865      ;
; 2.701  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 2.853      ;
; 2.853  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.759     ; 1.746      ;
; 3.019  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.570     ; 2.101      ;
; 3.037  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.336     ; 2.853      ;
; 3.079  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.570     ; 2.161      ;
; 3.083  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.761     ; 1.974      ;
; 3.137  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.761     ; 2.028      ;
; 3.313  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.297      ; 3.262      ;
; 3.368  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.297      ; 3.317      ;
; 3.738  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.231     ; 2.159      ;
; 3.793  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.231     ; 2.214      ;
; 3.842  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.423     ; 2.071      ;
; 4.561  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.232     ; 2.981      ;
; 4.616  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.232     ; 3.036      ;
; 4.683  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.232     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Accumulator:ACC|74193:inst2|25~1'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.258 ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.975      ; 1.869      ;
; 0.237  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.199      ; 1.588      ;
; 0.242  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.975      ; 1.869      ;
; 0.301  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.099      ; 1.552      ;
; 0.607  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.098      ; 1.857      ;
; 0.624  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.776      ; 1.552      ;
; 0.636  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.764      ; 1.552      ;
; 0.737  ; Accumulator:ACC|74193:inst2|25~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.199      ; 1.588      ;
; 0.738  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.975      ; 2.865      ;
; 0.943  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.762      ; 1.857      ;
; 1.102  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.322      ; 1.576      ;
; 1.191  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.323      ; 1.666      ;
; 1.233  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.199      ; 2.584      ;
; 1.238  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.975      ; 2.865      ;
; 1.374  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 1.290      ; 2.816      ;
; 1.410  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.529      ; 1.591      ;
; 1.438  ; Accumulator:ACC|74193:inst2|25~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.014     ; 1.576      ;
; 1.507  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.261      ; 1.920      ;
; 1.514  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.000      ; 1.666      ;
; 1.526  ; Accumulator:ACC|74193:inst2|24~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.012     ; 1.666      ;
; 1.733  ; Accumulator:ACC|74193:inst2|26~1                                                         ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 1.199      ; 2.584      ;
; 1.869  ; Accumulator:ACC|74193:inst2|26~_emulated                                                 ; Accumulator:ACC|74193:inst2|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; 0.514      ; 2.535      ;
; 2.198  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.430     ; 1.920      ;
; 2.199  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.133     ; 1.718      ;
; 2.201  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; 0.529      ; 2.382      ;
; 2.386  ; Accumulator:ACC|74193:inst2|23~_emulated                                                 ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1 ; 0.000        ; -0.618     ; 1.920      ;
; 2.696  ; controllerTesting:inst6|controllerV2:inst|state.0101                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.247     ; 2.101      ;
; 2.756  ; controllerTesting:inst6|controllerV2:inst|state.1011                                     ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.247     ; 2.161      ;
; 3.283  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -1.189     ; 1.746      ;
; 3.743  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.133     ; 3.262      ;
; 3.798  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.133     ; 3.317      ;
; 4.238  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.909     ; 2.981      ;
; 4.293  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.909     ; 3.036      ;
; 4.360  ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1 ; -0.500       ; -0.909     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; 2.129 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.384     ; 1.397      ;
; 2.144 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.393     ; 1.403      ;
; 2.267 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.594     ; 1.325      ;
; 2.314 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.401     ; 1.565      ;
; 2.314 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.410     ; 1.556      ;
; 2.408 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.611     ; 1.449      ;
; 2.491 ; controllerTesting:inst6|controllerV2:inst|state.0000                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.889     ; 1.254      ;
; 2.646 ; controllerTesting:inst6|controllerV2:inst|state.1111                                     ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.906     ; 1.392      ;
; 2.743 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.035     ; 1.360      ;
; 3.067 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.236     ; 1.483      ;
; 3.321 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.531     ; 1.442      ;
; 3.730 ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.082     ; 1.300      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -2.003 ; -1.003       ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -2.003 ; -1.003       ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -1.397 ; -0.397       ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -1.397 ; -0.397       ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.397 ; -0.397       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -0.397 ; -0.397       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -0.280 ; -0.280       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datad                       ;
; -0.280 ; -0.280       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datad                       ;
; -0.280 ; -0.280       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; -0.280 ; -0.280       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|54|datad                       ;
; -0.019 ; -0.019       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|54|datad                       ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; -0.019 ; -0.019       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; -0.019 ; -0.019       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.186  ; 0.186        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; 0.186  ; 0.186        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.186  ; 0.186        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
; 0.186  ; 0.186        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|dataa                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|dataa                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst5~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst5~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datac         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKcontroller'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst5|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLKcontroller ; Rise       ; CLKcontroller                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1111                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; CLKcontroller|combout                                                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|25~1'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.761 ; 0.239        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.761 ; 0.239        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|datad                       ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|datad                       ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|24~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|25~2|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|54|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|54|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; ACC|inst2|87~1|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|25~1 ; Rise       ; Adder1|inst4|inst2|inst6~0|datad         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 2.391  ; 2.391  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.369  ; 3.369  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.797  ; 3.797  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 5.636  ; 5.636  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 5.465  ; 5.465  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 5.452  ; 5.452  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.166  ; 6.166  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.091  ; 6.091  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.174  ; 6.174  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 5.159  ; 5.159  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.412  ; 3.412  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.640  ; 3.640  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 4.487  ; 4.487  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 2.391  ; 2.391  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.726  ; 3.726  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 4.417  ; 4.417  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.256  ; 6.256  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.085  ; 6.085  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.072  ; 6.072  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.786  ; 6.786  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.711  ; 6.711  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 6.794  ; 6.794  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 5.779  ; 5.779  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.412  ; 3.412  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.997  ; 3.997  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 5.107  ; 5.107  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.945  ; 2.945  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.906  ; 3.906  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.884  ; 4.884  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.312  ; 5.312  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.151  ; 7.151  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 6.980  ; 6.980  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 6.967  ; 6.967  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.681  ; 7.681  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.606  ; 7.606  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.689  ; 7.689  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 6.674  ; 6.674  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.683  ; 2.683  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.514  ; 2.514  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.155  ; 5.155  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.002  ; 6.002  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.945  ; 2.945  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.906  ; 3.906  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.241  ; 5.241  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.932  ; 5.932  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.771  ; 7.771  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.600  ; 7.600  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.587  ; 7.587  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.301  ; 8.301  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.226  ; 8.226  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.309  ; 8.309  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.294  ; 7.294  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.683  ; 2.683  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.613  ; 4.613  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.512  ; 5.512  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.622  ; 6.622  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 3.684  ; 3.684  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 3.704  ; 3.704  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 4.178  ; 4.178  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 3.901  ; 3.901  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 3.612  ; 3.612  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 3.621  ; 3.621  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 3.859  ; 3.859  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 4.814  ; 4.814  ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 4.186  ; 4.186  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 6.554  ; 6.554  ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 6.210  ; 6.210  ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 6.966  ; 6.966  ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 6.466  ; 6.466  ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 7.133  ; 7.133  ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 7.162  ; 7.162  ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 7.233  ; 7.233  ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 7.285  ; 7.285  ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 7.307  ; 7.307  ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 7.310  ; 7.310  ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 7.304  ; 7.304  ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 5.860  ; 5.860  ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 6.821  ; 6.821  ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 7.799  ; 7.799  ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 8.227  ; 8.227  ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 10.066 ; 10.066 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 9.895  ; 9.895  ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 9.882  ; 9.882  ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 10.596 ; 10.596 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 10.521 ; 10.521 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 10.604 ; 10.604 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 9.589  ; 9.589  ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 7.148  ; 7.148  ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 6.980  ; 6.980  ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 6.983  ; 6.983  ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 6.994  ; 6.994  ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 7.000  ; 7.000  ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 7.145  ; 7.145  ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 7.099  ; 7.099  ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 5.851  ; 5.851  ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 5.947  ; 5.947  ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 6.672  ; 6.672  ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 6.720  ; 6.720  ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 4.253  ; 4.253  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 4.467  ; 4.467  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 4.246  ; 4.246  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 5.641  ; 5.641  ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 5.109  ; 5.109  ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 5.110  ; 5.110  ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 5.086  ; 5.086  ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 5.898  ; 5.898  ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 5.598  ; 5.598  ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 5.757  ; 5.757  ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 8.070  ; 8.070  ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 8.917  ; 8.917  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 4.388  ; 4.388  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 3.301  ; 3.301  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.010  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.076  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.967  ; 3.967  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.149  ; 4.149  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.026  ; 4.026  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.118  ; 4.118  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 2.010  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 2.076  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.292  ; 4.292  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.513  ; 4.513  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.242  ; 5.242  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.060  ; 4.060  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.409  ; 5.409  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.438  ; 5.438  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.509  ; 5.509  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.561  ; 5.561  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.583  ; 5.583  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.586  ; 5.586  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.580  ; 5.580  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.847  ; 2.847  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.413  ; 3.413  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.362  ; 3.362  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.492  ; 3.492  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.987  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 1.987  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.581  ; 3.581  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.542  ; 4.542  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn2     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.520  ; 5.520  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.948  ; 5.948  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.787  ; 7.787  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.616  ; 7.616  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.603  ; 7.603  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.317  ; 8.317  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.242  ; 8.242  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.325  ; 8.325  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.310  ; 7.310  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.319  ; 3.319  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.277  ; 4.277  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.791  ; 5.791  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 6.638  ; 6.638  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 2.391 ; 2.391 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.108 ; 3.108 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.220 ; 3.220 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.403 ; 4.403 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.649 ; 3.649 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.629 ; 3.629 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.345 ; 4.345 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.853 ; 4.853 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.938 ; 4.938 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.344 ; 3.344 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.412 ; 3.412 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 2.847 ; 2.847 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.231 ; 3.231 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 2.391 ; 2.391 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.108 ; 3.108 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.220 ; 3.220 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.403 ; 4.403 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.649 ; 3.649 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.629 ; 3.629 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.345 ; 4.345 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.853 ; 4.853 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.938 ; 4.938 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.344 ; 3.344 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.412 ; 3.412 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 2.847 ; 2.847 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.231 ; 3.231 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.945 ; 2.945 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.592 ; 3.592 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.104 ; 4.104 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.216 ; 4.216 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.296 ; 4.296 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.529 ; 3.529 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.511 ; 3.511 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.230 ; 4.230 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.748 ; 4.748 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.832 ; 4.832 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.225 ; 3.225 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.683 ; 2.683 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.514 ; 2.514 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.843 ; 3.843 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.227 ; 4.227 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.945 ; 2.945 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.592 ; 3.592 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.738 ; 3.738 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.114 ; 4.114 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.296 ; 4.296 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.529 ; 3.529 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.511 ; 3.511 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.230 ; 4.230 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.748 ; 4.748 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.832 ; 4.832 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.225 ; 3.225 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.683 ; 2.683 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.514 ; 2.514 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.843 ; 3.843 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.125 ; 4.125 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 3.684 ; 3.684 ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 3.704 ; 3.704 ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 3.813 ; 3.813 ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 3.785 ; 3.785 ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 3.612 ; 3.612 ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 3.621 ; 3.621 ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 3.794 ; 3.794 ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 4.814 ; 4.814 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 4.004 ; 4.004 ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 5.608 ; 5.608 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 5.276 ; 5.276 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 6.151 ; 6.151 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 4.768 ; 4.768 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 5.341 ; 5.341 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 5.375 ; 5.375 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 5.456 ; 5.456 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 5.508 ; 5.508 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 5.527 ; 5.527 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 5.531 ; 5.531 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 5.524 ; 5.524 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 5.093 ; 5.093 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 4.350 ; 4.350 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 5.067 ; 5.067 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 4.440 ; 4.440 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 6.279 ; 6.279 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 5.608 ; 5.608 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 5.588 ; 5.588 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 6.304 ; 6.304 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 6.734 ; 6.734 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 6.817 ; 6.817 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 5.303 ; 5.303 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 6.641 ; 6.641 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 6.476 ; 6.476 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 6.478 ; 6.478 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 6.487 ; 6.487 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 6.496 ; 6.496 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 6.645 ; 6.645 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 6.591 ; 6.591 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 5.851 ; 5.851 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 5.947 ; 5.947 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 6.672 ; 6.672 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 6.720 ; 6.720 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 4.253 ; 4.253 ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 4.467 ; 4.467 ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 4.246 ; 4.246 ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 5.641 ; 5.641 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 4.182 ; 4.182 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 4.176 ; 4.176 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 4.299 ; 4.299 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 4.250 ; 4.250 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 4.763 ; 4.763 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 4.662 ; 4.662 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 4.806 ; 4.806 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 5.130 ; 5.130 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 3.301 ; 3.301 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 3.301 ; 3.301 ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.010 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.076 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.967 ; 3.967 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.149 ; 4.149 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.026 ; 4.026 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.118 ; 4.118 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.010 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.076 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.292 ; 4.292 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.513 ; 4.513 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.242 ; 5.242 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.060 ; 4.060 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.578 ; 4.578 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.612 ; 4.612 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.692 ; 4.692 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.745 ; 4.745 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.764 ; 4.764 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.768 ; 4.768 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.761 ; 4.761 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.847 ; 2.847 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.413 ; 3.413 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.362 ; 3.362 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.492 ; 3.492 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.987 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;       ; 1.987 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.581 ; 3.581 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.256 ; 3.256 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn2     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.403 ; 3.403 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.779 ; 3.779 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.932 ; 4.932 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.165 ; 4.165 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.147 ; 4.147 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.866 ; 4.866 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.384 ; 5.384 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.468 ; 5.468 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.861 ; 3.861 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.319 ; 3.319 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.150 ; 3.150 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.674 ; 3.674 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.790 ; 3.790 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -12.628  ; -5.400  ; -16.329  ; -4.766  ; -4.653              ;
;  Accumulator:ACC|74193:inst2|25~1                     ; -11.668  ; -1.224  ; -15.369  ; -0.590  ; -1.282              ;
;  Accumulator:ACC|74193:inst2|26~1                     ; -11.534  ; -5.400  ; -15.235  ; -4.766  ; -4.653              ;
;  CLKcontroller                                        ; -10.181  ; -2.447  ; N/A      ; N/A     ; -2.064              ;
;  controllerTesting:inst6|controllerV2:inst|state.0100 ; -6.251   ; 0.413   ; -6.549   ; 2.129   ; -0.611              ;
;  controllerTesting:inst6|controllerV2:inst|state.0110 ; -12.628  ; -2.067  ; -16.329  ; -1.433  ; -0.611              ;
; Design-wide TNS                                       ; -241.679 ; -35.417 ; -141.527 ; -10.224 ; -236.015            ;
;  Accumulator:ACC|74193:inst2|25~1                     ; -23.246  ; -1.224  ; -30.112  ; -0.590  ; -5.154              ;
;  Accumulator:ACC|74193:inst2|26~1                     ; -30.845  ; -11.343 ; -36.610  ; -8.201  ; -56.046             ;
;  CLKcontroller                                        ; -112.339 ; -19.693 ; N/A      ; N/A     ; -160.151            ;
;  controllerTesting:inst6|controllerV2:inst|state.0100 ; -34.072  ; 0.000   ; -23.225  ; 0.000   ; -9.776              ;
;  controllerTesting:inst6|controllerV2:inst|state.0110 ; -41.177  ; -3.157  ; -51.580  ; -1.433  ; -4.888              ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 5.458  ; 5.458  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 7.923  ; 7.923  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 9.388  ; 9.388  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.130 ; 14.130 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 13.537 ; 13.537 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 13.372 ; 13.372 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.973 ; 14.973 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.775 ; 14.775 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 15.030 ; 15.030 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 12.573 ; 12.573 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.893  ; 7.893  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 8.765  ; 8.765  ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 11.080 ; 11.080 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 5.458  ; 5.458  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 8.418  ; 8.418  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 10.566 ; 10.566 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 15.308 ; 15.308 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.715 ; 14.715 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 14.550 ; 14.550 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 16.151 ; 16.151 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 15.953 ; 15.953 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 16.208 ; 16.208 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 13.751 ; 13.751 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 7.893  ; 7.893  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 9.260  ; 9.260  ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 12.258 ; 12.258 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.716  ; 6.716  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.634  ; 9.634  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 12.099 ; 12.099 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 13.564 ; 13.564 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.306 ; 18.306 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 17.713 ; 17.713 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 17.548 ; 17.548 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 19.149 ; 19.149 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.951 ; 18.951 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 19.206 ; 19.206 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 16.749 ; 16.749 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.139  ; 6.139  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.656  ; 5.656  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 12.941 ; 12.941 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 15.256 ; 15.256 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.716  ; 6.716  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.634  ; 9.634  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 12.594 ; 12.594 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 14.742 ; 14.742 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 19.484 ; 19.484 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.891 ; 18.891 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 18.726 ; 18.726 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 20.327 ; 20.327 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 20.129 ; 20.129 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 20.384 ; 20.384 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 17.927 ; 17.927 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.139  ; 6.139  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 10.774 ; 10.774 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 13.436 ; 13.436 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 16.434 ; 16.434 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 7.839  ; 7.839  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 7.851  ; 7.851  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 9.162  ; 9.162  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 8.450  ; 8.450  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 7.620  ; 7.620  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 7.651  ; 7.651  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 8.305  ; 8.305  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 10.420 ; 10.420 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 9.151  ; 9.151  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 15.002 ; 15.002 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 13.907 ; 13.907 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 15.996 ; 15.996 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 13.621 ; 13.621 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 16.637 ; 16.637 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 16.668 ; 16.668 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 16.885 ; 16.885 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 17.001 ; 17.001 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 17.026 ; 17.026 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 17.033 ; 17.033 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 17.026 ; 17.026 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 13.369 ; 13.369 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 16.287 ; 16.287 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 18.752 ; 18.752 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 20.217 ; 20.217 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 24.959 ; 24.959 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 24.366 ; 24.366 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 24.201 ; 24.201 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 25.802 ; 25.802 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 25.604 ; 25.604 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 25.859 ; 25.859 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 23.402 ; 23.402 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 15.487 ; 15.487 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 15.139 ; 15.139 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 15.137 ; 15.137 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 15.149 ; 15.149 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 15.122 ; 15.122 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 15.487 ; 15.487 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 15.404 ; 15.404 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 12.008 ; 12.008 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 12.275 ; 12.275 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 13.968 ; 13.968 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 14.365 ; 14.365 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 9.072  ; 9.072  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 9.654  ; 9.654  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 9.059  ; 9.059  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 11.458 ; 11.458 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 11.597 ; 11.597 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 11.406 ; 11.406 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 11.313 ; 11.313 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 12.174 ; 12.174 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 12.792 ; 12.792 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 13.110 ; 13.110 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 19.594 ; 19.594 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 21.909 ; 21.909 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 9.858  ; 9.858  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 7.227  ; 7.227  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.333  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.530  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.793  ; 7.793  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.197  ; 8.197  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.990  ; 7.990  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.151  ; 8.151  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 4.333  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 4.530  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.627  ; 9.627  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.144 ; 10.144 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.155 ; 12.155 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.287  ; 9.287  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.796 ; 12.796 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.827 ; 12.827 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.044 ; 13.044 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.160 ; 13.160 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.185 ; 13.185 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.192 ; 13.192 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 13.185 ; 13.185 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 6.222  ; 6.222  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.643  ; 7.643  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.472  ; 7.472  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.840  ; 7.840  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.289  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 4.289  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.808  ; 7.808  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.726 ; 10.726 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn2     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 13.191 ; 13.191 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 14.656 ; 14.656 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 19.398 ; 19.398 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 18.805 ; 18.805 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 18.640 ; 18.640 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 20.241 ; 20.241 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 20.043 ; 20.043 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 20.298 ; 20.298 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 17.841 ; 17.841 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.231  ; 7.231  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.677  ; 9.677  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 14.033 ; 14.033 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 16.348 ; 16.348 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 2.391 ; 2.391 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.108 ; 3.108 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.220 ; 3.220 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.403 ; 4.403 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.649 ; 3.649 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.629 ; 3.629 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.345 ; 4.345 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.853 ; 4.853 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.938 ; 4.938 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.344 ; 3.344 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.412 ; 3.412 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 2.847 ; 2.847 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.231 ; 3.231 ; Rise       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|25~1                     ; 2.391 ; 2.391 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.108 ; 3.108 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|25~1                     ; 3.220 ; 3.220 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.403 ; 4.403 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.649 ; 3.649 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.629 ; 3.629 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.345 ; 4.345 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.853 ; 4.853 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|25~1                     ; 4.938 ; 4.938 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|25~1                     ; 3.344 ; 3.344 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.412 ; 3.412 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|25~1                     ; 2.847 ; 2.847 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|25~1                     ; 3.231 ; 3.231 ; Fall       ; Accumulator:ACC|74193:inst2|25~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.945 ; 2.945 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.592 ; 3.592 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.104 ; 4.104 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.216 ; 4.216 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.296 ; 4.296 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.529 ; 3.529 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.511 ; 3.511 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.230 ; 4.230 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.748 ; 4.748 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.832 ; 4.832 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.225 ; 3.225 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.683 ; 2.683 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.514 ; 2.514 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.843 ; 3.843 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.227 ; 4.227 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.945 ; 2.945 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.592 ; 3.592 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.738 ; 3.738 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.114 ; 4.114 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.296 ; 4.296 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.529 ; 3.529 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.511 ; 3.511 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.230 ; 4.230 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.748 ; 4.748 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.832 ; 4.832 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.225 ; 3.225 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.683 ; 2.683 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.514 ; 2.514 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.843 ; 3.843 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.125 ; 4.125 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 3.684 ; 3.684 ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 3.704 ; 3.704 ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 3.813 ; 3.813 ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 3.785 ; 3.785 ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 3.612 ; 3.612 ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 3.621 ; 3.621 ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 3.794 ; 3.794 ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 4.814 ; 4.814 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 4.004 ; 4.004 ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 5.608 ; 5.608 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 5.276 ; 5.276 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 6.151 ; 6.151 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 4.768 ; 4.768 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 5.341 ; 5.341 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 5.375 ; 5.375 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 5.456 ; 5.456 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 5.508 ; 5.508 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 5.527 ; 5.527 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 5.531 ; 5.531 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 5.524 ; 5.524 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 5.093 ; 5.093 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 4.350 ; 4.350 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 5.067 ; 5.067 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 4.440 ; 4.440 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 6.279 ; 6.279 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 5.608 ; 5.608 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 5.588 ; 5.588 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 6.304 ; 6.304 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 6.734 ; 6.734 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 6.817 ; 6.817 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 5.303 ; 5.303 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 6.641 ; 6.641 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 6.476 ; 6.476 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 6.478 ; 6.478 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 6.487 ; 6.487 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 6.496 ; 6.496 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 6.645 ; 6.645 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 6.591 ; 6.591 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 5.851 ; 5.851 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 5.947 ; 5.947 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 6.672 ; 6.672 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 6.720 ; 6.720 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 4.253 ; 4.253 ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 4.467 ; 4.467 ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 4.246 ; 4.246 ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 5.641 ; 5.641 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 4.182 ; 4.182 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 4.176 ; 4.176 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 4.299 ; 4.299 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 4.250 ; 4.250 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 4.763 ; 4.763 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 4.662 ; 4.662 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 4.806 ; 4.806 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 5.130 ; 5.130 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 3.301 ; 3.301 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 3.301 ; 3.301 ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.010 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.076 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.967 ; 3.967 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.149 ; 4.149 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.026 ; 4.026 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.118 ; 4.118 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.010 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.076 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.292 ; 4.292 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.513 ; 4.513 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.242 ; 5.242 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.060 ; 4.060 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.578 ; 4.578 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.612 ; 4.612 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.692 ; 4.692 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.745 ; 4.745 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.764 ; 4.764 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.768 ; 4.768 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.761 ; 4.761 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.847 ; 2.847 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.413 ; 3.413 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.362 ; 3.362 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.492 ; 3.492 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.987 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;       ; 1.987 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.581 ; 3.581 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.256 ; 3.256 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn2     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.403 ; 3.403 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.779 ; 3.779 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.932 ; 4.932 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.165 ; 4.165 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.147 ; 4.147 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.866 ; 4.866 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.384 ; 5.384 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.468 ; 5.468 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.861 ; 3.861 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.319 ; 3.319 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.150 ; 3.150 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.674 ; 3.674 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.790 ; 3.790 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 8        ; 12       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 16       ; 28       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 158      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 0        ; 28       ;
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 10       ; 14       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 17       ; 30       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 168      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 0        ; 30       ;
; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller                                        ; 9        ; 13       ; 0        ; 0        ;
; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller                                        ; 18       ; 31       ; 0        ; 0        ;
; CLKcontroller                                        ; CLKcontroller                                        ; 322      ; 0        ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller                                        ; 60       ; 13       ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller                                        ; 1        ; 32       ; 0        ; 0        ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4        ; 0        ; 20       ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 0        ; 4        ;
; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 10       ; 14       ;
; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 19       ; 32       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 173      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 0        ; 31       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 8        ; 12       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 16       ; 28       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 158      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 0        ; 28       ;
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 10       ; 14       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 17       ; 30       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 168      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 0        ; 30       ;
; Accumulator:ACC|74193:inst2|25~1                     ; CLKcontroller                                        ; 9        ; 13       ; 0        ; 0        ;
; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller                                        ; 18       ; 31       ; 0        ; 0        ;
; CLKcontroller                                        ; CLKcontroller                                        ; 322      ; 0        ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller                                        ; 60       ; 13       ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller                                        ; 1        ; 32       ; 0        ; 0        ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4        ; 0        ; 20       ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 0        ; 4        ;
; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 10       ; 14       ;
; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 19       ; 32       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 173      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 0        ; 31       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 16       ; 24       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 32       ; 56       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 316      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 0        ; 56       ;
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 18       ; 26       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 34       ; 60       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 336      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 0        ; 60       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 20       ; 0        ;
; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 18       ; 26       ;
; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 36       ; 62       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 346      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 0        ; 62       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 16       ; 24       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 32       ; 56       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 316      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|25~1                     ; 0        ; 0        ; 0        ; 56       ;
; Accumulator:ACC|74193:inst2|25~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 18       ; 26       ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 34       ; 60       ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 336      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 0        ; 60       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 20       ; 0        ;
; Accumulator:ACC|74193:inst2|25~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 18       ; 26       ;
; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 36       ; 62       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 346      ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 0        ; 62       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 421   ; 421  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 02 17:19:35 2014
Info: Command: quartus_sta partA -c partA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLKcontroller CLKcontroller
    Info (332105): create_clock -period 1.000 -name Accumulator:ACC|74193:inst2|25~1 Accumulator:ACC|74193:inst2|25~1
    Info (332105): create_clock -period 1.000 -name Accumulator:ACC|74193:inst2|26~1 Accumulator:ACC|74193:inst2|26~1
    Info (332105): create_clock -period 1.000 -name controllerTesting:inst6|controllerV2:inst|state.0100 controllerTesting:inst6|controllerV2:inst|state.0100
    Info (332105): create_clock -period 1.000 -name controllerTesting:inst6|controllerV2:inst|state.0110 controllerTesting:inst6|controllerV2:inst|state.0110
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "ACC|inst2|23~2|combout"
    Warning (332126): Node "ACC|inst2|55|datac"
    Warning (332126): Node "ACC|inst2|55|combout"
    Warning (332126): Node "ACC|inst2|23~2|datac"
    Warning (332126): Node "ACC|inst2|88~0|datac"
    Warning (332126): Node "ACC|inst2|88~0|combout"
    Warning (332126): Node "ACC|inst2|23~2|datad"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "ACC|inst2|24~2|combout"
    Warning (332126): Node "ACC|inst2|54|dataa"
    Warning (332126): Node "ACC|inst2|54|combout"
    Warning (332126): Node "ACC|inst2|24~2|datac"
    Warning (332126): Node "ACC|inst2|87~0|dataa"
    Warning (332126): Node "ACC|inst2|87~0|combout"
    Warning (332126): Node "ACC|inst2|87~1|datab"
    Warning (332126): Node "ACC|inst2|87~1|combout"
    Warning (332126): Node "ACC|inst2|24~2|datab"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "ACC|inst2|25~2|combout"
    Warning (332126): Node "Adder1|inst4|inst2|inst5~0|dataa"
    Warning (332126): Node "Adder1|inst4|inst2|inst5~0|combout"
    Warning (332126): Node "ACC|inst2|86~0|datab"
    Warning (332126): Node "ACC|inst2|86~0|combout"
    Warning (332126): Node "ACC|inst2|25~2|datab"
    Warning (332126): Node "ACC|inst2|53|datab"
    Warning (332126): Node "ACC|inst2|53|combout"
    Warning (332126): Node "ACC|inst2|25~2|dataa"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "ACC|inst2|26~2|combout"
    Warning (332126): Node "ACC|inst2|52|datab"
    Warning (332126): Node "ACC|inst2|52|combout"
    Warning (332126): Node "ACC|inst2|26~2|dataa"
    Warning (332126): Node "ACC|inst2|85~0|dataa"
    Warning (332126): Node "ACC|inst2|85~0|combout"
    Warning (332126): Node "ACC|inst2|26~2|datad"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ACC|inst2|25~2|datac  to: ACC|inst2|53|combout
    Info (332098): From: ACC|inst2|26~2|datab  to: ACC|inst2|85~0|combout
    Info (332098): From: ACC|inst2|54|datad  to: ACC|inst2|87~1|combout
    Info (332098): From: ACC|inst2|87~1|datad  to: ACC|inst2|54|combout
    Info (332098): From: Adder1|inst4|inst2|inst5~0|datad  to: ACC|inst2|53|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.628
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.628       -41.177 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):   -11.668       -23.246 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):   -11.534       -30.845 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):   -10.181      -112.339 CLKcontroller 
    Info (332119):    -6.251       -34.072 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case hold slack is -5.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.400       -11.343 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -2.447       -19.693 CLKcontroller 
    Info (332119):    -2.067        -3.157 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -1.224        -1.224 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):     1.112         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case recovery slack is -16.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.329       -51.580 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):   -15.369       -30.112 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):   -15.235       -36.610 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -6.549       -23.225 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case removal slack is -4.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.766        -8.201 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -1.433        -1.433 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.590        -0.590 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):     3.871         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case minimum pulse width slack is -4.653
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.653       -56.046 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -2.064      -160.151 CLKcontroller 
    Info (332119):    -1.282        -5.154 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):    -0.611        -9.776 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -0.611        -4.888 controllerTesting:inst6|controllerV2:inst|state.0110 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ACC|inst2|25~2|datac  to: ACC|inst2|53|combout
    Info (332098): From: ACC|inst2|26~2|datab  to: ACC|inst2|85~0|combout
    Info (332098): From: ACC|inst2|54|datad  to: ACC|inst2|87~1|combout
    Info (332098): From: ACC|inst2|87~1|datad  to: ACC|inst2|54|combout
    Info (332098): From: Adder1|inst4|inst2|inst5~0|datad  to: ACC|inst2|53|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.596       -14.986 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -4.273        -8.520 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):    -4.261       -11.386 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -3.151       -35.690 CLKcontroller 
    Info (332119):    -2.555       -11.882 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case hold slack is -2.156
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.156        -4.611 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -1.640       -13.715 CLKcontroller 
    Info (332119):    -1.071        -1.782 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.641        -0.679 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):     0.413         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case recovery slack is -6.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.057       -19.294 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -5.734       -11.261 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):    -5.722       -13.835 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -2.897        -9.677 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case removal slack is -1.773
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.773        -3.051 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -0.688        -0.688 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.258        -0.258 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):     2.129         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case minimum pulse width slack is -2.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.003       -14.634 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -2.000      -152.222 CLKcontroller 
    Info (332119):    -0.761        -2.522 Accumulator:ACC|74193:inst2|25~1 
    Info (332119):    -0.500        -8.000 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -0.500        -4.000 controllerTesting:inst6|controllerV2:inst|state.0110 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 316 megabytes
    Info: Processing ended: Tue Dec 02 17:19:40 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


