Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug 27 01:04:17 2024
| Host         : Nicks-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   453 |
|    Minimum number of control sets                        |   453 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   767 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   453 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |     7 |
| >= 16              |   322 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3297 |         1080 |
| No           | No                    | Yes                    |            1726 |          647 |
| No           | Yes                   | No                     |             598 |          204 |
| Yes          | No                    | No                     |             558 |          240 |
| Yes          | No                    | Yes                    |            4036 |         1059 |
| Yes          | Yes                   | No                     |            5474 |         2438 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                            Enable Signal                                           |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt7_frame_check/n_0_wait_before_init_r_reg[6]_i_2__6   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt3_frame_check/n_0_wait_before_init_r_reg[6]_i_2__2   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt2_frame_check/n_0_wait_before_init_r_reg[6]_i_2__1   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt0_frame_check/n_0_wait_before_init_r_reg[6]_i_2      |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt1_frame_check/n_0_wait_before_init_r_reg[6]_i_2__0   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt5_frame_check/n_0_wait_before_init_r_reg[6]_i_2__4   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt4_frame_check/n_0_wait_before_init_r_reg[6]_i_2__3   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt6_frame_check/n_0_wait_before_init_r_reg[6]_i_2__5   |                1 |              1 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | GTPRESET_IN_IBUF                                                 |                2 |              2 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt2_ROCKETIO_WRAPPER_TILE_i/O2 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt3_ROCKETIO_WRAPPER_TILE_i/O3 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | GTPRESET_IN_IBUF                                                 |                2 |              2 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt1_ROCKETIO_WRAPPER_TILE_i/O1 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt5_ROCKETIO_WRAPPER_TILE_i/O5 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt0_ROCKETIO_WRAPPER_TILE_i/O8 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt4_ROCKETIO_WRAPPER_TILE_i/O4 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | GTPRESET_IN_IBUF                                                 |                2 |              2 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | GTPRESET_IN_IBUF                                                 |                2 |              2 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt7_ROCKETIO_WRAPPER_TILE_i/O7 |                1 |              2 |         2.00 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt6_ROCKETIO_WRAPPER_TILE_i/O6 |                1 |              2 |         2.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_dc_top/or1200_dc_fsm/n_0_FSM_onehot_state_reg[4]_i_1__0                           | rectify_reset                                                    |                3 |              5 |         1.67 |
|  clkgen/phyClk0                              |                                                                                                    | usbEngine0/u1/n_0_hms_cnt_reg[4]_i_1                             |                1 |              5 |         5.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O100[0]                                                           | rectify_reset                                                    |                1 |              5 |         5.00 |
|  clkgen/phyClk1                              |                                                                                                    | usbEngine1/u1/n_0_hms_cnt_reg[4]_i_1__0                          |                1 |              5 |         5.00 |
|  clkgen/wbClk                                | cpuEngine/iwb_biu/O54                                                                              | rectify_reset                                                    |                1 |              6 |         6.00 |
|  clkgen/fftClk                               |                                                                                                    |                                                                  |                4 |              6 |         1.50 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O201                                                              | rectify_reset                                                    |                5 |              6 |         1.20 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O55                                                                              | rectify_reset                                                    |                1 |              6 |         6.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_except/n_0_FSM_onehot_state_reg[5]_i_1                                 | rectify_reset                                                    |                2 |              6 |         3.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT | mgtEngine/gt5_frame_check/n_0_wait_before_init_r_reg[6]_i_2__4                                     | mgtEngine/gt5_frame_check/n_0_wait_before_init_r_reg[6]_i_4__4   |                2 |              7 |         3.50 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/n_0_state_reg[7]_i_2__2                                                           | usbEngine1/u1/u2/n_0_state_reg[7]_i_1__2                         |                3 |              7 |         2.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/n_0_retry_cntr_reg[6]_i_1__0                                                     | rectify_reset                                                    |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt7_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__6   |                3 |              7 |         2.33 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt4_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__3   |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT | mgtEngine/gt6_frame_check/n_0_wait_before_init_r_reg[6]_i_2__5                                     | mgtEngine/gt6_frame_check/n_0_wait_before_init_r_reg[6]_i_4__5   |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT | mgtEngine/gt7_frame_check/n_0_wait_before_init_r_reg[6]_i_2__6                                     | mgtEngine/gt7_frame_check/n_0_wait_before_init_r_reg[6]_i_4__6   |                3 |              7 |         2.33 |
|  clkgen/usbClk                               | usbEngine0/usb_dma_wb_in/buffer_fifo/I232[0]                                                       | rectify_reset                                                    |                3 |              7 |         2.33 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt5_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__4   |                3 |              7 |         2.33 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT | mgtEngine/gt2_frame_check/n_0_wait_before_init_r_reg[6]_i_2__1                                     | mgtEngine/gt2_frame_check/n_0_wait_before_init_r_reg[6]_i_4__1   |                3 |              7 |         2.33 |
|  clkgen/wbClk                                | cpuEngine/iwb_biu/n_0_retry_cntr_reg[6]_i_1                                                        | reset_IBUF                                                       |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT | mgtEngine/gt3_frame_check/n_0_wait_before_init_r_reg[6]_i_2__2                                     | mgtEngine/gt3_frame_check/n_0_wait_before_init_r_reg[6]_i_4__2   |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt1_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__0   |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt2_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__1   |                3 |              7 |         2.33 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt6_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__5   |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt0_frame_check/n_0_wait_before_slip_r_reg[6]_i_1      |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt3_frame_check/n_0_wait_before_slip_r_reg[6]_i_1__2   |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT | mgtEngine/gt1_frame_check/n_0_wait_before_init_r_reg[6]_i_2__0                                     | mgtEngine/gt1_frame_check/n_0_wait_before_init_r_reg[6]_i_4__0   |                3 |              7 |         2.33 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT | mgtEngine/gt0_frame_check/n_0_wait_before_init_r_reg[6]_i_2                                        | mgtEngine/gt0_frame_check/n_0_wait_before_init_r_reg[6]_i_4      |                2 |              7 |         3.50 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT | mgtEngine/gt4_frame_check/n_0_wait_before_init_r_reg[6]_i_2__3                                     | mgtEngine/gt4_frame_check/n_0_wait_before_init_r_reg[6]_i_4__3   |                3 |              7 |         2.33 |
|  clkgen/usbClk                               | usbEngine1/usb_dma_wb_in/buffer_fifo/I232[0]                                                       | rectify_reset                                                    |                3 |              7 |         2.33 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/n_0_state_reg[7]_i_2__1                                                           | usbEngine0/u1/u2/n_0_state_reg[7]_i_1                            |                3 |              7 |         2.33 |
|  clkgen/phyClk0                              |                                                                                                    | usbEngine0/u0/rx_active                                          |                2 |              8 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/u0/u0/E[0]                                                                              |                                                                  |                1 |              8 |         8.00 |
|  clkgen/phyClk0                              |                                                                                                    | usbEngine0/u0/u0/me_ps0                                          |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O162[0]                                                           | rectify_reset                                                    |                4 |              8 |         2.00 |
|  clkgen/usbClk                               |                                                                                                    | rectify_reset                                                    |                8 |              8 |         1.00 |
|  clkgen/phyClk1                              |                                                                                                    | usbEngine1/u1/u3/clear                                           |                2 |              8 |         4.00 |
|  clkgen/phyClk1                              |                                                                                                    | usbEngine1/u0/u0/me_ps0                                          |                2 |              8 |         4.00 |
|  clkgen/phyClk1                              |                                                                                                    | usbEngine1/u0/rx_active                                          |                2 |              8 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/O12                                                                               | usbEngine1/u1/u2/O5                                              |                6 |              8 |         1.33 |
|  clkgen/phyClk1                              | usbEngine1/u1/u0/pid_ld_en                                                                         | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O163[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u0/token_le_1                                                                        |                                                                  |                1 |              8 |         8.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O167[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O155[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O173[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/fftClk                               | fftEngine/fftInst/n_0_fifoSelect_reg[7]_i_1                                                        | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O42                                                               | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/u0/u0/n_0_idle_cnt1_reg[7]_i_2__0                                                       | usbEngine1/u0/u0/n_0_idle_cnt1_reg[7]_i_1__0                     |                1 |              8 |         8.00 |
|  clkgen/phyClk1                              | usbEngine1/u0/u0/me_ps_2_5_us                                                                      | usbEngine1/u0/u0/me_ps20                                         |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O161[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O160[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O172[0]                                                           | rectify_reset                                                    |                2 |              8 |         4.00 |
|  clkgen/phyClk0                              |                                                                                                    | usbEngine0/u1/u3/clear                                           |                2 |              8 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u0/token_le_1                                                                        |                                                                  |                2 |              8 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u0/pid_ld_en                                                                         | rectify_reset                                                    |                3 |              8 |         2.67 |
|  clkgen/phyClk0                              | usbEngine0/u0/u0/n_0_me_cnt_reg[7]_i_2                                                             | usbEngine0/u0/u0/n_0_me_cnt_reg[7]_i_1                           |                2 |              8 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/u0/u0/n_0_idle_cnt1_reg[7]_i_2                                                          | usbEngine0/u0/u0/n_0_idle_cnt1_reg[7]_i_1                        |                1 |              8 |         8.00 |
|  clkgen/phyClk0                              | usbEngine0/u0/u0/me_ps_2_5_us                                                                      | usbEngine0/u0/u0/me_ps20                                         |                2 |              8 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/u0/u0/E[0]                                                                              |                                                                  |                2 |              8 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/O12                                                                               | usbEngine0/u1/u2/O5                                              |                6 |              8 |         1.33 |
|  clkgen/phyClk1                              | usbEngine1/u0/u0/n_0_me_cnt_reg[7]_i_2__0                                                          | usbEngine1/u0/u0/n_0_me_cnt_reg[7]_i_1__0                        |                2 |              8 |         4.00 |
|  clkgen/usbClk                               |                                                                                                    | usbEngine1/u4/n_0_int_srcb_reg[0]_i_1__0                         |                4 |              9 |         2.25 |
|  clkgen/usbClk                               |                                                                                                    | usbEngine0/u4/n_0_int_srcb_reg[0]_i_1                            |                3 |              9 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u0/O15[0]                                                                            | rectify_reset                                                    |                5 |             10 |         2.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u0/O15[0]                                                                            | rectify_reset                                                    |                4 |             10 |         2.50 |
|  clkgen/phyClk0                              | usbEngine0/u1/frame_no_we_r                                                                        | rectify_reset                                                    |                3 |             11 |         3.67 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/rx_data_valid_r                                                                   | usbEngine1/u1/u2/n_0_sizu_c_reg[10]_i_1__0                       |                4 |             11 |         2.75 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/rx_data_valid_r                                                                   | usbEngine0/u1/u2/n_0_sizu_c_reg[10]_i_1                          |                3 |             11 |         3.67 |
|  clkgen/phyClk1                              | usbEngine1/u1/frame_no_we_r                                                                        | rectify_reset                                                    |                5 |             11 |         2.20 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I211[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I206[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I181[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I221[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I191[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I226[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I171[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I201[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I161[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I156[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I231[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/hms_clk                                                                              | usbEngine1/u1/frame_no_we_r                                      |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I216[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I176[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I191[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/hms_clk                                                                              | usbEngine0/u1/frame_no_we_r                                      |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I166[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I196[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I186[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I201[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I226[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I156[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I186[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I231[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I206[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I161[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I166[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I221[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I216[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I181[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I211[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I171[0]                                                       | rectify_reset                                                    |                3 |             12 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I196[0]                                                       | rectify_reset                                                    |                2 |             12 |         6.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I176[0]                                                       | rectify_reset                                                    |                4 |             12 |         3.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O175[0]                                                           | rectify_reset                                                    |                9 |             14 |         1.56 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/n_0_sizd_c_reg[0]_i_1__0                                                          | rectify_reset                                                    |                4 |             14 |         3.50 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/n_0_sizd_c_reg[0]_i_1                                                             | rectify_reset                                                    |                4 |             14 |         3.50 |
|  clkgen/phyClk1                              | usbEngine1/u0/u0/n_0_state_reg[14]_i_1__0                                                          | rectify_reset                                                    |                7 |             15 |         2.14 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_except/n_0_esr_reg[14]_i_1                                             | rectify_reset                                                    |               11 |             15 |         1.36 |
|  clkgen/cpuClk                               |                                                                                                    | cpuEngine/or1200_cpu/or1200_ctrl/O112                            |                6 |             15 |         2.50 |
|  clkgen/phyClk0                              | usbEngine0/u0/u0/n_0_state_reg[14]_i_1                                                             | rectify_reset                                                    |                6 |             15 |         2.50 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt1_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt0_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O169                                                              | rectify_reset                                                    |                4 |             16 |         4.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O51                                                               | rectify_reset                                                    |                5 |             16 |         3.20 |
|  clkgen/phyClk0                              | usbEngine0/u1/u0/data_valid_d7_in                                                                  |                                                                  |                1 |             16 |        16.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u0/data_valid_d7_in                                                                  | usbEngine0/u0/u0/SS[0]                                           |                4 |             16 |         4.00 |
|  clkgen/wbClk                                | wbArbEngine/rf/conf00                                                                              | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O39[0]                                                                           | rectify_reset                                                    |                4 |             16 |         4.00 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O38[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O43[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O44[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O52[0]                                                                           | rectify_reset                                                    |                4 |             16 |         4.00 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O53[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O41[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O45[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O51[0]                                                                           | rectify_reset                                                    |                4 |             16 |         4.00 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O42[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O46[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O48[0]                                                                           | rectify_reset                                                    |                4 |             16 |         4.00 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O49[0]                                                                           | rectify_reset                                                    |                4 |             16 |         4.00 |
|  clkgen/usbClk                               |                                                                                                    | usbEngine0/u4/O50                                                |                3 |             16 |         5.33 |
|  clkgen/usbClk                               |                                                                                                    | usbEngine1/u4/O50                                                |                2 |             16 |         8.00 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O40[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/O50[0]                                                                           | rectify_reset                                                    |                3 |             16 |         5.33 |
|  clkgen/phyClk0                              | usbEngine0/u1/u1__0/crc16_add                                                                      | usbEngine0/u1/u2/SS[0]                                           |                7 |             16 |         2.29 |
|  clkgen/phyClk1                              | usbEngine1/u1/u0/data_valid_d7_in                                                                  |                                                                  |                1 |             16 |        16.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u0/data_valid_d7_in                                                                  | usbEngine1/u0/u0/SS[0]                                           |                4 |             16 |         4.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt3_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt2_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt5_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  clkgen/wbClk                                |                                                                                                    | cpuEngine/dwb_biu/SR[0]                                          |               16 |             16 |         1.00 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt4_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt6_frame_check/system_reset_r                         |                4 |             16 |         4.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u1__0/crc16_add                                                                      | usbEngine1/u1/u2/SS[0]                                           |                9 |             16 |         1.78 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    | mgtEngine/gt7_frame_check/system_reset_r                         |                3 |             16 |         5.33 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O141[0]                                                           | rectify_reset                                                    |               11 |             18 |         1.64 |
|  clkgen/usbClk                               | usbEngine0/usb_dma_wb_in/buffer_fifo/I233[0]                                                       | rectify_reset                                                    |                6 |             18 |         3.00 |
|  clkgen/usbClk                               | usbEngine1/usb_dma_wb_in/buffer_fifo/I233[0]                                                       | rectify_reset                                                    |                7 |             18 |         2.57 |
|  clkgen/cpuClk                               | cpuEngine/or1200_dc_top/or1200_dc_fsm/WEA[0]                                                       |                                                                  |                4 |             20 |         5.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_ic_top/or1200_ic_fsm/WEA[0]                                                       |                                                                  |                4 |             20 |         5.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u7/n_0_dma_out_cnt_reg[0]_i_2__22                                                    | usbEngine1/u4/u7/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u6/n_0_dma_out_cnt_reg[0]_i_2__21                                                    | usbEngine1/u4/u6/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u12/n_0_dma_out_cnt_reg[0]_i_2__27                                                   | usbEngine1/u4/u12/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u8/n_0_dma_out_cnt_reg[0]_i_2__7                                                     | usbEngine0/u4/u8/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u2/n_0_dma_out_cnt_reg[0]_i_2__17                                                    | usbEngine1/u4/u2/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u14/n_0_dma_out_cnt_reg[0]_i_2__13                                                   | usbEngine0/u4/u14/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u5/n_0_dma_out_cnt_reg[0]_i_2__20                                                    | usbEngine1/u4/u5/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u1/n_0_dma_out_cnt_reg[0]_i_2__16                                                    | usbEngine1/u4/u1/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u11/n_0_dma_out_cnt_reg[0]_i_2__26                                                   | usbEngine1/u4/u11/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u4/n_0_dma_out_cnt_reg[0]_i_2__19                                                    | usbEngine1/u4/u4/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u9/n_0_dma_out_cnt_reg[0]_i_2__8                                                     | usbEngine0/u4/u9/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u15/n_0_dma_out_cnt_reg[0]_i_2__14                                                   | usbEngine0/u4/u15/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u0/n_0_dma_out_cnt_reg[0]_i_2                                                        | usbEngine0/u4/u0/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u10/n_0_dma_out_cnt_reg[0]_i_2__25                                                   | usbEngine1/u4/u10/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u2/n_0_dma_out_cnt_reg[0]_i_2__1                                                     | usbEngine0/u4/u2/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u3/n_0_dma_out_cnt_reg[0]_i_2__2                                                     | usbEngine0/u4/u3/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u10/n_0_dma_out_cnt_reg[0]_i_2__9                                                    | usbEngine0/u4/u10/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u4/n_0_dma_out_cnt_reg[0]_i_2__3                                                     | usbEngine0/u4/u4/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u11/n_0_dma_out_cnt_reg[0]_i_2__10                                                   | usbEngine0/u4/u11/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u5/n_0_dma_out_cnt_reg[0]_i_2__4                                                     | usbEngine0/u4/u5/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u12/n_0_dma_out_cnt_reg[0]_i_2__11                                                   | usbEngine0/u4/u12/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u0/n_0_dma_out_cnt_reg[0]_i_2__15                                                    | usbEngine1/u4/u0/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u1/n_0_dma_out_cnt_reg[0]_i_2__0                                                     | usbEngine0/u4/u1/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u13/n_0_dma_out_cnt_reg[0]_i_2__28                                                   | usbEngine1/u4/u13/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u6/n_0_dma_out_cnt_reg[0]_i_2__5                                                     | usbEngine0/u4/u6/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u3/n_0_dma_out_cnt_reg[0]_i_2__18                                                    | usbEngine1/u4/u3/clear                                           |                8 |             24 |         3.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O165[0]                                                           | rectify_reset                                                    |                7 |             24 |         3.43 |
|  clkgen/phyClk1                              | usbEngine1/u4/u15/n_0_dma_out_cnt_reg[0]_i_2__30                                                   | usbEngine1/u4/u15/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u9/n_0_dma_out_cnt_reg[0]_i_2__24                                                    | usbEngine1/u4/u9/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u7/n_0_dma_out_cnt_reg[0]_i_2__6                                                     | usbEngine0/u4/u7/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/u4/u13/n_0_dma_out_cnt_reg[0]_i_2__12                                                   | usbEngine0/u4/u13/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u14/n_0_dma_out_cnt_reg[0]_i_2__29                                                   | usbEngine1/u4/u14/clear                                          |                8 |             24 |         3.00 |
|  clkgen/phyClk1                              | usbEngine1/u4/u8/n_0_dma_out_cnt_reg[0]_i_2__23                                                    | usbEngine1/u4/u8/clear                                           |                8 |             24 |         3.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I60[0]                                                        | rectify_reset                                                    |                9 |             25 |         2.78 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/O7[0]                                                         | rectify_reset                                                    |                9 |             25 |         2.78 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I50[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I15[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I20[0]                                                        | rectify_reset                                                    |               10 |             25 |         2.50 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I35[0]                                                        | rectify_reset                                                    |               13 |             25 |         1.92 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I45[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I60[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/E[0]                                                          | rectify_reset                                                    |               13 |             25 |         1.92 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I15[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I40[0]                                                        | rectify_reset                                                    |               10 |             25 |         2.50 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I10[0]                                                        | rectify_reset                                                    |               13 |             25 |         1.92 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I50[0]                                                        | rectify_reset                                                    |               10 |             25 |         2.50 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I65[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/O7[0]                                                         | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I30[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I75[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O171[0]                                                           | rectify_reset                                                    |                8 |             25 |         3.12 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I10[0]                                                        | rectify_reset                                                    |               13 |             25 |         1.92 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I20[0]                                                        | rectify_reset                                                    |               14 |             25 |         1.79 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I75[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I25[0]                                                        | rectify_reset                                                    |                6 |             25 |         4.17 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I30[0]                                                        | rectify_reset                                                    |                9 |             25 |         2.78 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I35[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I70[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I25[0]                                                        | rectify_reset                                                    |                9 |             25 |         2.78 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I70[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I55[0]                                                        | rectify_reset                                                    |               14 |             25 |         1.79 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I45[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I65[0]                                                        | rectify_reset                                                    |               13 |             25 |         1.92 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I40[0]                                                        | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/E[0]                                                          | rectify_reset                                                    |               12 |             25 |         2.08 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I55[0]                                                        | rectify_reset                                                    |               11 |             25 |         2.27 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O204[0]                                                           |                                                                  |               26 |             30 |         1.15 |
|  clkgen/wbClk                                | cpuEngine/iwb_biu/wb_adr_o0                                                                        | reset_IBUF                                                       |                8 |             31 |         3.88 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O187[0]                                                           | rectify_reset                                                    |               15 |             31 |         2.07 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O157[0]                                                           | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O159[0]                                                           | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O166[0]                                                           | rectify_reset                                                    |               11 |             32 |         2.91 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_except/n_0_epcr_reg[31]_i_1                                            | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/cpuClk                               | cpuEngine/or1200_tt/n_0_ttcr_reg[31]_i_1                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/cpuClk                               | cpuEngine/or1200_du/sel                                                                            | rectify_reset                                                    |                9 |             32 |         3.56 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I154[0]                                                                           | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I164[0]                                                                           | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I159[0]                                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I174[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I169[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I184[0]                                                                           | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I179[0]                                                                           | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I194[0]                                                                           | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I189[0]                                                                           | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I199[0]                                                                           | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I204[0]                                                                           | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I214[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I217[0]                                                                           | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I212[0]                                                                           | rectify_reset                                                    |               22 |             32 |         1.45 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I209[0]                                                                           | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I227[0]                                                                           | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I222[0]                                                                           | rectify_reset                                                    |               24 |             32 |         1.33 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I224[0]                                                                           | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I219[0]                                                                           | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/phyClk1                              | usbEngine1/u1/u3/I229[0]                                                                           | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_20                                                        | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_25                                                        | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_28                                                        | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_22                                                        | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_4                                                         | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_12                                                        | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_16                                                        | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_6                                                         | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_2                                                         | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_20                                                        | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_25                                                        | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_4                                                         | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2                                                           | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_8                                                         | rectify_reset                                                    |               11 |             32 |         2.91 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_16                                                        | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_12                                                        | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_31                                                        | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_18                                                        | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_14                                                        | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_28                                                        | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_10                                                        | rectify_reset                                                    |               11 |             32 |         2.91 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_0                                                         | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/we2_22                                                        | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I152[0]                                                       | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I157[0]                                                       | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I162[0]                                                       | rectify_reset                                                    |               24 |             32 |         1.33 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I167[0]                                                       | rectify_reset                                                    |               22 |             32 |         1.45 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I172[0]                                                       | rectify_reset                                                    |               21 |             32 |         1.52 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I177[0]                                                       | rectify_reset                                                    |               24 |             32 |         1.33 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I182[0]                                                       | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I187[0]                                                       | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I192[0]                                                       | rectify_reset                                                    |               23 |             32 |         1.39 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I197[0]                                                       | rectify_reset                                                    |               22 |             32 |         1.45 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I202[0]                                                       | rectify_reset                                                    |               22 |             32 |         1.45 |
|  clkgen/phyClk0                              | usbEngine0/usb_dma_wb_in/buffer_fifo/I207[0]                                                       | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2                                                           | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_10                                                        | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_18                                                        | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_14                                                        | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_6                                                         | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_0                                                         | rectify_reset                                                    |               11 |             32 |         2.91 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_8                                                         | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/usbClk                               | usbEngine1/usb_dma_wb_in/buffer_fifo/I234[0]                                                       |                                                                  |               18 |             32 |         1.78 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_31                                                        | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/we2_2                                                         | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I152[0]                                                       | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I162[0]                                                       | rectify_reset                                                    |               22 |             32 |         1.45 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I167[0]                                                       | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I177[0]                                                       | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I172[0]                                                       | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I187[0]                                                       | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I182[0]                                                       | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I197[0]                                                       | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I192[0]                                                       | rectify_reset                                                    |               21 |             32 |         1.52 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I207[0]                                                       | rectify_reset                                                    |               21 |             32 |         1.52 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I202[0]                                                       | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/word_done                                                                         |                                                                  |               10 |             32 |         3.20 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/n_0_rd_buf0_reg[31]_i_1__0                                                        |                                                                  |                7 |             32 |         4.57 |
|  clkgen/phyClk1                              | usbEngine1/u1/u2/fill_buf1                                                                         |                                                                  |                7 |             32 |         4.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/n_0_wbOutputData_reg[31]_i_2                                                     | fftEngine/fftInst/egressLoop[7].egressFifo/buffer_fifo/SR[0]     |               17 |             32 |         1.88 |
|  clkgen/usbClk                               | usbEngine0/usb_dma_wb_in/buffer_fifo/I234[0]                                                       |                                                                  |               17 |             32 |         1.88 |
|  clkgen/phyClk1                              | usbEngine1/usb_dma_wb_in/buffer_fifo/I157[0]                                                       | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/wbClk                                | cpuEngine/or1200_qmem_top/E[0]                                                                     | reset_IBUF                                                       |                7 |             32 |         4.57 |
|  clkgen/wbClk                                | cpuEngine/cpu_iwb_adr_o/buffer_fifo/m0_ack_o                                                       | reset_IBUF                                                       |                8 |             32 |         4.00 |
|  clkgen/wbClk                                | cpuEngine/cpu_iwb_adr_o/buffer_fifo/E[0]                                                           | rectify_reset                                                    |                5 |             32 |         6.40 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/p_15_in                                                                          | rectify_reset                                                    |                8 |             32 |         4.00 |
|  clkgen/wbClk                                | cpuEngine/dwb_biu/wb_adr_o0                                                                        | rectify_reset                                                    |               12 |             32 |         2.67 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_lsu/O20[0]                                                             | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_lsu/O19[0]                                                             | rectify_reset                                                    |               11 |             32 |         2.91 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/n_0_rd_buf0_reg[31]_i_1                                                           |                                                                  |                6 |             32 |         5.33 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O93[0]                                                            | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O174[0]                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/word_done                                                                         |                                                                  |               12 |             32 |         2.67 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O156[0]                                                           | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/phyClk0                              | usbEngine0/u1/u2/fill_buf1                                                                         |                                                                  |                8 |             32 |         4.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I154[0]                                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I159[0]                                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I164[0]                                                                           | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I174[0]                                                                           | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I169[0]                                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I179[0]                                                                           | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I184[0]                                                                           | rectify_reset                                                    |               15 |             32 |         2.13 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I194[0]                                                                           | rectify_reset                                                    |               16 |             32 |         2.00 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I189[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I204[0]                                                                           | rectify_reset                                                    |               20 |             32 |         1.60 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I199[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I212[0]                                                                           | rectify_reset                                                    |               23 |             32 |         1.39 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I209[0]                                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I217[0]                                                                           | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I214[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I219[0]                                                                           | rectify_reset                                                    |               17 |             32 |         1.88 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I222[0]                                                                           | rectify_reset                                                    |               18 |             32 |         1.78 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I229[0]                                                                           | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I227[0]                                                                           | rectify_reset                                                    |               14 |             32 |         2.29 |
|  clkgen/phyClk0                              | usbEngine0/u1/u3/I224[0]                                                                           | rectify_reset                                                    |               19 |             32 |         1.68 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O168[0]                                                           | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O170[0]                                                           | rectify_reset                                                    |               13 |             32 |         2.46 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O158[0]                                                           | rectify_reset                                                    |               10 |             32 |         3.20 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_rf/n_0_datab_saved_reg[32]_i_1                                         | rectify_reset                                                    |               17 |             33 |         1.94 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_rf/n_0_dataa_saved_reg[32]_i_1                                         | rectify_reset                                                    |               14 |             33 |         2.36 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O145[0]                                                           | rectify_reset                                                    |               15 |             35 |         2.33 |
|  clkgen/cpuClk                               |                                                                                                    | cpuEngine/or1200_immu_top/iaddr_qmem_hit                         |                9 |             35 |         3.89 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |                6 |             39 |         6.50 |
|  clkgen/cpuClk                               | cpuEngine/cpu_dwb_dat_o/buffer_fifo/do_write0                                                      | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/cpuClk                               | cpuEngine/cpu_dbg_dat_o/buffer_fifo/do_write0                                                      | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[5].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[5].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/cpuClk                               | cpuEngine/cpu_dbg_dat_i/buffer_fifo/do_read                                                        | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/wbClk                                | cpuEngine/cpu_dwb_dat_o/buffer_fifo/do_read                                                        | rectify_reset                                                    |                9 |             39 |         4.33 |
|  clkgen/wbClk                                | cpuEngine/cpu_dbg_dat_o/buffer_fifo/do_read                                                        | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |                9 |             39 |         4.33 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/n_0_infer_fifo.wr_addr_tmp_reg[9]_i_1__24 | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/n_0_infer_fifo.wr_addr_tmp_reg[9]_i_1__28 | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |                9 |             39 |         4.33 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |               13 |             39 |         3.00 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[4].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |                6 |             39 |         6.50 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[4].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/n_0_infer_fifo.wr_addr_tmp_reg[9]_i_1__26 | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/wbClk                                | cpuEngine/cpu_iwb_dat_i/buffer_fifo/do_write0                                                      | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |                9 |             39 |         4.33 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/n_0_infer_fifo.wr_addr_tmp_reg[9]_i_1__25 | rectify_reset                                                    |                9 |             39 |         4.33 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[6].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[6].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/wbClk                                | cpuEngine/cpu_iwb_dat_o/buffer_fifo/do_read                                                        | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/do_write                                  | rectify_reset                                                    |               11 |             39 |         3.55 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/do_write                                  | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[7].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/wbClk                                | cpuEngine/cpu_iwb_adr_o/buffer_fifo/do_read                                                        | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[7].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/do_read                                     | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/fftClk                               | fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/do_write                                    | rectify_reset                                                    |                9 |             39 |         4.33 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/do_read                                   | rectify_reset                                                    |               10 |             39 |         3.90 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/n_0_infer_fifo.wr_addr_tmp_reg[9]_i_1__29 | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/wbClk                                | cpuEngine/cpu_dwb_dat_i/buffer_fifo/do_write0                                                      | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/fftClk                               | fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/n_0_infer_fifo.wr_addr_tmp_reg[9]_i_1__27 | rectify_reset                                                    |               11 |             39 |         3.55 |
|  clkgen/cpuClk                               | cpuEngine/cpu_iwb_dat_i/buffer_fifo/do_read                                                        | rectify_reset                                                    |                6 |             39 |         6.50 |
|  clkgen/wbClk                                | cpuEngine/cpu_dbg_dat_i/buffer_fifo/do_write0                                                      | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/cpuClk                               | cpuEngine/cpu_iwb_dat_o/buffer_fifo/do_write0                                                      | rectify_reset                                                    |                7 |             39 |         5.57 |
|  clkgen/cpuClk                               | cpuEngine/cpu_iwb_adr_o/buffer_fifo/do_write0                                                      | rectify_reset                                                    |                8 |             39 |         4.88 |
|  clkgen/cpuClk                               | cpuEngine/cpu_dwb_dat_i/buffer_fifo/do_read                                                        | rectify_reset                                                    |                6 |             39 |         6.50 |
|  clkgen/usbClk                               | usbEngine0/usb_dma_wb_in/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__11                    | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/usbClk                               | usbEngine0/dma_out/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__4                                | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/usbClk                               | usbEngine0/usb_out/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__3                                | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/wbClk                                | usbEngine1/usb_in/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__2                                 | rectify_reset                                                    |               10 |             40 |         4.00 |
|  clkgen/usbClk                               | usbEngine1/usb_dma_wb_in/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__13                    | rectify_reset                                                    |                8 |             40 |         5.00 |
|  clkgen/usbClk                               | usbEngine1/usb_in/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__12                           | rectify_reset                                                    |                8 |             40 |         5.00 |
|  clkgen/usbClk                               | usbEngine1/usb_out/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__5                                | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/wbClk                                | usbEngine0/usb_in/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__0                                 | rectify_reset                                                    |                9 |             40 |         4.44 |
|  clkgen/usbClk                               | usbEngine1/dma_out/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__6                                | rectify_reset                                                    |                9 |             40 |         4.44 |
|  clkgen/wbClk                                | usbEngine1/usb_out/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__9                           | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/wbClk                                | usbEngine1/dma_out/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__8                           | rectify_reset                                                    |                9 |             40 |         4.44 |
|  clkgen/wbClk                                | usbEngine0/usb_out/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__7                           | rectify_reset                                                    |               10 |             40 |         4.00 |
|  clkgen/wbClk                                | usbEngine0/dma_out/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__6                           | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/wbClk                                | usbEngine0/usb_dma_wb_in/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1                             | rectify_reset                                                    |                6 |             40 |         6.67 |
|  clkgen/wbClk                                | usbEngine1/usb_dma_wb_in/buffer_fifo/n_0_infer_fifo.wr_addr_reg[9]_i_1__1                          | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/usbClk                               | usbEngine0/usb_in/buffer_fifo/n_0_infer_fifo.next_rd_addr_reg[9]_i_1__10                           | rectify_reset                                                    |                7 |             40 |         5.71 |
|  clkgen/wbClk                                |                                                                                                    | reset_IBUF                                                       |               11 |             41 |         3.73 |
|  clkgen/fftClk                               |                                                                                                    | rectify_reset                                                    |               23 |             46 |         2.00 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_lsu/O5                                                                 | rectify_reset                                                    |               18 |             59 |         3.28 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_mult_mac/n_0_mul_prod_r_reg[63]_i_1                                    | rectify_reset                                                    |               21 |             64 |         3.05 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/O152[0]                                                           | rectify_reset                                                    |               21 |             64 |         3.05 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_lsu/E[0]                                                               | rectify_reset                                                    |               32 |             70 |         2.19 |
|  clkgen/cpuClk                               | cpuEngine/or1200_cpu/or1200_ctrl/E[0]                                                              | rectify_reset                                                    |               30 |             70 |         2.33 |
|  clkgen/phyClk0                              |                                                                                                    | rectify_reset                                                    |               33 |             72 |         2.18 |
|  clkgen/phyClk1                              |                                                                                                    | rectify_reset                                                    |               31 |             72 |         2.32 |
|  clkgen/cpuClk                               |                                                                                                    | cpuEngine/or1200_dmmu_top/or1200_dmmu_tlb/dtlb_tr_ram/SR[0]      |               21 |             74 |         3.52 |
|  mgtEngine/gt_usrclk_source/GT2_TXUSRCLK_OUT |                                                                                                    |                                                                  |               21 |             76 |         3.62 |
|  mgtEngine/gt_usrclk_source/GT6_TXUSRCLK_OUT |                                                                                                    |                                                                  |               14 |             76 |         5.43 |
|  mgtEngine/gt_usrclk_source/GT4_TXUSRCLK_OUT |                                                                                                    |                                                                  |               18 |             76 |         4.22 |
|  mgtEngine/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                    |                                                                  |               21 |             76 |         3.62 |
|  clkgen/wbClk                                |                                                                                                    | rectify_reset                                                    |               34 |             90 |         2.65 |
|  clkgen/phyClk0                              | usbEngine0/u1/u0/I80[0]                                                                            |                                                                  |               54 |             92 |         1.70 |
|  clkgen/phyClk1                              | usbEngine1/u1/u0/I80[0]                                                                            |                                                                  |               59 |             92 |         1.56 |
|  clkgen/cpuClk                               |                                                                                                    |                                                                  |               71 |            205 |         2.89 |
|  clkgen/wbClk                                |                                                                                                    |                                                                  |               77 |            267 |         3.47 |
|  clkgen/phyClk1                              |                                                                                                    |                                                                  |              273 |            800 |         2.93 |
|  clkgen/phyClk0                              |                                                                                                    |                                                                  |              261 |            800 |         3.07 |
|  clkgen/usbClk                               |                                                                                                    |                                                                  |              320 |            916 |         2.86 |
|  clkgen/cpuClk                               |                                                                                                    | rectify_reset                                                    |              559 |           1531 |         2.74 |
+----------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


