{
    "nl": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/46-openroad-fillinsertion/state_machine.nl.v",
    "pnl": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/46-openroad-fillinsertion/state_machine.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/46-openroad-fillinsertion/state_machine.def",
    "lef": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/52-magic-writelef/state_machine.lef",
    "openroad-lef": null,
    "odb": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/46-openroad-fillinsertion/state_machine.odb",
    "sdc": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/46-openroad-fillinsertion/state_machine.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/nom_tt_025C_1v80/state_machine__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/nom_ss_100C_1v60/state_machine__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/nom_ff_n40C_1v95/state_machine__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/min_tt_025C_1v80/state_machine__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/min_ss_100C_1v60/state_machine__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/min_ff_n40C_1v95/state_machine__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/max_tt_025C_1v80/state_machine__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/max_ss_100C_1v60/state_machine__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/max_ff_n40C_1v95/state_machine__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/47-openroad-rcx/nom/state_machine.nom.spef",
        "min_*": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/47-openroad-rcx/min/state_machine.min.spef",
        "max_*": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/47-openroad-rcx/max/state_machine.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/nom_tt_025C_1v80/state_machine__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/nom_ss_100C_1v60/state_machine__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/nom_ff_n40C_1v95/state_machine__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/min_tt_025C_1v80/state_machine__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/min_ss_100C_1v60/state_machine__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/min_ff_n40C_1v95/state_machine__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/max_tt_025C_1v80/state_machine__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/max_ss_100C_1v60/state_machine__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/48-openroad-stapostpnr/max_ff_n40C_1v95/state_machine__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/50-magic-streamout/state_machine.mag",
    "gds": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/50-magic-streamout/state_machine.gds",
    "mag_gds": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/50-magic-streamout/state_machine.magic.gds",
    "klayout_gds": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/51-klayout-streamout/state_machine.klayout.gds",
    "json_h": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/05-yosys-jsonheader/state_machine.h.json",
    "vh": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/27-odb-writeverilogheader/state_machine.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1240,
        "design__inferred_latch__count": 0,
        "design__instance__count": 370,
        "design__instance__area": 2691.33,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 3,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 4.606828952091746e-06,
        "power__switching__total": 1.0809652849275153e-05,
        "power__leakage__total": 3.358008981990679e-09,
        "power__total": 1.5419838746311143e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 3.996979,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.662672,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 16,
        "design__max_fanout_violation__count": 5,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": 0.0,
        "clock__skew__worst_setup": 0.0,
        "timing__hold__ws": 3.917597,
        "timing__setup__ws": -0.668574,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": -0.668574,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": -0.668574,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 3,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 145.0 50.0",
        "design__core__bbox": "5.52 10.88 139.38 38.08",
        "design__io": 87,
        "design__die__area": 7250,
        "design__core__area": 3640.99,
        "design__instance__count__stdcell": 370,
        "design__instance__area__stdcell": 2691.33,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.739175,
        "design__instance__utilization__stdcell": 0.739175,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 7555.59,
        "design__violations": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 324,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 106,
        "route__wirelength__iter:1": 8091,
        "route__drc_errors__iter:2": 76,
        "route__wirelength__iter:2": 8047,
        "route__drc_errors__iter:3": 97,
        "route__wirelength__iter:3": 8018,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 7999,
        "route__drc_errors": 0,
        "route__wirelength": 7999,
        "route__vias": 1817,
        "route__vias__singlecut": 1817,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 207.245,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 16,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.19275,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.610563,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -0.610563,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.610563,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 3,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.920821,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.824851,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 3,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 3.992378,
        "timing__setup__ws__corner:min_tt_025C_1v80": 2.700483,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 16,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.184734,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.542252,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -0.542252,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.542252,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 3,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 3.917597,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.851272,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.001669,
        "timing__setup__ws__corner:max_tt_025C_1v80": 2.630185,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 16,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.201005,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.668574,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -0.668574,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.668574,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 3,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 3.924339,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.801593,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_1v80": 1.79983,
        "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_1v80": 2.38743e-05,
        "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_1v80": 0.000173637,
        "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_1v80": 9.96206e-05,
        "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_1v80": 1.97742e-05,
        "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_1v80": 9.96206e-05,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 2.39e-05,
        "ir__drop__worst": 0.000174,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0
    }
}