/*

 Vitesse Switch Software.

 Copyright (c) 2002-2013 Vitesse Semiconductor Corporation "Vitesse". All
 Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted. Permission to
 integrate into other products, disclose, transmit and distribute the software
 in an absolute machine readable format (e.g. HEX file) is also granted.  The
 source code of the software may not be disclosed, transmitted or distributed
 without the written permission of Vitesse. The software and its source code
 may only be used in products utilizing the Vitesse switch products.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software. Vitesse retains all ownership,
 copyright, trade secret and proprietary rights in the software.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS," WITHOUT EXPRESS OR IMPLIED WARRANTY
 INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR USE AND NON-INFRINGEMENT.

*/
// register structures for mode SDR

#define SFI_TBL_SIZE   1
 static static_cfg_t sfi_sdr_tbl[1] = { {DAYTONA_BLOCK_SFI4, VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG(0), (VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI4_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI_DDR_SEL_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CNT_MAX_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RESYNC_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SCRAM_DIS_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SLOOP_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RX_TO_TX_LOOP_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_POL_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_POL_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_FAST_SYNC_ENA_SDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CL49_ENA_SDR), (VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI4_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI_DDR_SEL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CNT_MAX | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RESYNC_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SCRAM_DIS | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SLOOP_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RX_TO_TX_LOOP_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_POL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_POL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_FAST_SYNC_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CL49_ENA)} };


// register structures for mode DDR

static static_cfg_t sfi_ddr_tbl[1] = { {DAYTONA_BLOCK_SFI4, VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG(0), (VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI4_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI_DDR_SEL_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CNT_MAX_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RESYNC_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SCRAM_DIS_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SLOOP_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RX_TO_TX_LOOP_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_POL_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_POL_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_FAST_SYNC_ENA_DDR | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CL49_ENA_DDR), (VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI4_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI_DDR_SEL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CNT_MAX | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RESYNC_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SCRAM_DIS | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SLOOP_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RX_TO_TX_LOOP_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_POL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_POL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_FAST_SYNC_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CL49_ENA)} };


// register structures for mode UNUSED

static static_cfg_t sfi_unused_tbl[1] = { {DAYTONA_BLOCK_SFI4, VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG(0), (VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI4_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI_DDR_SEL_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CNT_MAX_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RESYNC_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SCRAM_DIS_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SLOOP_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RX_TO_TX_LOOP_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_POL_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_POL_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_FAST_SYNC_ENA_UNUSED | VTSS_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CL49_ENA_UNUSED), (VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI4_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SFI_DDR_SEL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CNT_MAX | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RESYNC_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SCRAM_DIS | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SLOOP_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_RX_TO_TX_LOOP_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SD_POL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_LOS_POL | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_FAST_SYNC_ENA | VTSS_M_SFI4_SFI4_CONFIGURATION_SFI4_CFG_SH_CL49_ENA)} };


static const static_cfg_t *sfi_config_table[BM_SFI_LAST] = {
    sfi_sdr_tbl,
    sfi_ddr_tbl,
    sfi_unused_tbl,
};

