Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct  9 00:00:16 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/hls_19_7_timing.rpt
| Design       : myproject
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 307 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.784   -12695.812                  32904               153614        0.063        0.000                      0               153614        2.100        0.000                       0                 44575  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.784   -12695.812                  32904               153614        0.063        0.000                      0               153614        2.100        0.000                       0                 44575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        32904  Failing Endpoints,  Worst Slack       -0.784ns,  Total Violation   -12695.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_287_reg_2666926_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/add_ln1192_4_fu_5017_p2/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.616ns (30.717%)  route 3.645ns (69.283%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J40                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    J40                  IBUF (Prop_ibuf_I_O)         0.659     0.659 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.542     3.201    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.294 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44584, routed)       1.571     4.865    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_clk_IBUF_BUFG
    SLICE_X188Y332       FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_287_reg_2666926_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y332       FDRE (Prop_fdre_C_Q)         0.259     5.124 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_287_reg_2666926_reg[1]/Q
                         net (fo=2, routed)           0.818     5.942    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_287_reg_2666926[1]
    SLICE_X196Y320       LUT3 (Prop_lut3_I2_O)        0.053     5.995 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg[7]_i_28/O
                         net (fo=2, routed)           0.474     6.469    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg[7]_i_28_n_0
    SLICE_X196Y320       LUT4 (Prop_lut4_I3_O)        0.138     6.607 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg[7]_i_31/O
                         net (fo=1, routed)           0.000     6.607    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg[7]_i_31_n_0
    SLICE_X196Y320       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.790 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.790    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg_reg[7]_i_12_n_0
    SLICE_X196Y321       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.844 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.844    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg_reg[11]_i_12_n_0
    SLICE_X196Y322       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.952 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg_reg[15]_i_12/O[0]
                         net (fo=2, routed)           0.897     7.850    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg_reg[15]_2[0]
    SLICE_X187Y305       LUT3 (Prop_lut3_I2_O)        0.132     7.982 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg[11]_i_4__1/O
                         net (fo=2, routed)           0.465     8.447    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg[11]_i_4__1_n_0
    SLICE_X187Y305       LUT4 (Prop_lut4_I3_O)        0.136     8.583 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg[11]_i_8__1/O
                         net (fo=1, routed)           0.000     8.583    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg[11]_i_8__1_n_0
    SLICE_X187Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.850 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.850    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg_reg[11]_i_1__1_n_0
    SLICE_X187Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.903 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.903    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg_reg[15]_i_1__1_n_0
    SLICE_X187Y307       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.014 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_return_4_int_reg_reg[18]_i_1__1/O[2]
                         net (fo=2, routed)           0.474     9.488    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_return_4_int_reg_reg[18]_0[18]
    SLICE_X186Y294       LUT3 (Prop_lut3_I0_O)        0.122     9.610 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln1192_4_fu_5017_p2_i_1/O
                         net (fo=12, routed)          0.516    10.126    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/data_4_V_read[18]
    DSP48_X16Y117        DSP48E1                                      r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/add_ln1192_4_fu_5017_p2/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    J40                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    J40                  IBUF (Prop_ibuf_I_O)         0.552     5.552 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.343     7.895    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.978 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44584, routed)       1.332     9.310    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/ap_clk_IBUF_BUFG
    DSP48_X16Y117        DSP48E1                                      r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/add_ln1192_4_fu_5017_p2/CLK
                         clock pessimism              0.329     9.639    
                         clock uncertainty           -0.035     9.603    
    DSP48_X16Y117        DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.261     9.342    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_353/add_ln1192_4_fu_5017_p2
  -------------------------------------------------------------------
                         required time                          9.342    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 -0.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/tmp_202_reg_2664233_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.193ns (42.230%)  route 0.264ns (57.770%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J40                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    J40                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.481     1.646    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.672 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44584, routed)       0.608     2.280    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_clk_IBUF_BUFG
    SLICE_X164Y291       FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/tmp_202_reg_2664233_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y291       FDRE (Prop_fdre_C_Q)         0.118     2.398 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/tmp_202_reg_2664233_reg[13]/Q
                         net (fo=6, routed)           0.264     2.662    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/tmp_202_reg_2664233[13]
    SLICE_X164Y300       LUT5 (Prop_lut5_I4_O)        0.028     2.690 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536[15]_i_7/O
                         net (fo=1, routed)           0.000     2.690    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536[15]_i_7_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.737 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.737    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_fu_2659208_p2[14]
    SLICE_X164Y300       FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J40                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    J40                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.561     1.893    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.923 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44584, routed)       0.918     2.841    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/ap_clk_IBUF_BUFG
    SLICE_X164Y300       FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536_reg[14]/C
                         clock pessimism             -0.259     2.582    
    SLICE_X164Y300       FDRE (Hold_fdre_C_D)         0.092     2.674    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/add_ln703_851_reg_2667536_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X9Y127    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177/mul_ln1118_405_fu_1981_p2/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X57Y395   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/trunc_ln708_713_reg_2744396_pp0_iter2_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X102Y114  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103/trunc_ln708_956_reg_8292550_reg[11]/C



