static const unsigned int pciephy_regs_layout [ ] { [ QPHY_COM_SW_RESET ] = 0x400 [ QPHY_COM_POWER_DOWN_CONTROL ] = 0x404 [ QPHY_COM_START_CONTROL ] = 0x408 [ QPHY_COM_PCS_READY_STATUS ] = 0x448 [ QPHY_PLL_LOCK_CHK_DLY_TIME ] = 0xa8 [ QPHY_FLL_CNTRL1 ] = 0xc4 [ QPHY_FLL_CNTRL2 ] = 0xc8 [ QPHY_FLL_CNT_VAL_L ] = 0xcc [ QPHY_FLL_CNT_VAL_H_TOL ] = 0xd0 [ QPHY_FLL_MAN_CODE ] = 0xd4 [ QPHY_SW_RESET ] = 0x00 [ QPHY_START_CTRL ] = 0x08 [ QPHY_PCS_READY_STATUS ] = 0x174 } ; ; static const unsigned int usb3phy_regs_layout [ ] { [ QPHY_FLL_CNTRL1 ] = 0xc0 [ QPHY_FLL_CNTRL2 ] = 0xc4 [ QPHY_FLL_CNT_VAL_L ] = 0xc8 [ QPHY_FLL_CNT_VAL_H_TOL ] = 0xcc [ QPHY_FLL_MAN_CODE ] = 0xd0 [ QPHY_SW_RESET ] = 0x00 [ QPHY_START_CTRL ] = 0x08 [ QPHY_PCS_READY_STATUS ] = 0x17c } ; ; static const struct qmp_phy_init_tbl msm8996_pcie_serdes_tbl [ ] { QMP_PHY_INIT_CFG ( QSERDES_COM_BIAS_EN_CLKBUFLR_EN , 0x1c ) QMP_PHY_INIT_CFG ( QSERDES_COM_CLK_ENABLE1 , 0x10 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CLK_SELECT , 0x33 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CMN_CONFIG , 0x06 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP_EN , 0x42 ) QMP_PHY_INIT_CFG ( QSERDES_COM_VCO_TUNE_MAP , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_VCO_TUNE_TIMER1 , 0xff ) QMP_PHY_INIT_CFG ( QSERDES_COM_VCO_TUNE_TIMER2 , 0x1f ) QMP_PHY_INIT_CFG ( QSERDES_COM_HSCLK_SEL , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SVS_MODE_CLK_SEL , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CORE_CLK_EN , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CORECLK_DIV , 0x0a ) QMP_PHY_INIT_CFG ( QSERDES_COM_BG_TIMER , 0x09 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DEC_START_MODE0 , 0x82 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DIV_FRAC_START3_MODE0 , 0x03 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DIV_FRAC_START2_MODE0 , 0x55 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DIV_FRAC_START1_MODE0 , 0x55 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP3_MODE0 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP2_MODE0 , 0x1a ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP1_MODE0 , 0x0a ) QMP_PHY_INIT_CFG ( QSERDES_COM_CLK_SELECT , 0x33 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SYS_CLK_CTRL , 0x02 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SYSCLK_BUF_ENABLE , 0x1f ) QMP_PHY_INIT_CFG ( QSERDES_COM_SYSCLK_EN_SEL , 0x04 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CP_CTRL_MODE0 , 0x0b ) QMP_PHY_INIT_CFG ( QSERDES_COM_PLL_RCTRL_MODE0 , 0x16 ) QMP_PHY_INIT_CFG ( QSERDES_COM_PLL_CCTRL_MODE0 , 0x28 ) QMP_PHY_INIT_CFG ( QSERDES_COM_INTEGLOOP_GAIN1_MODE0 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_INTEGLOOP_GAIN0_MODE0 , 0x80 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_EN_CENTER , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_PER1 , 0x31 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_PER2 , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_ADJ_PER1 , 0x02 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_ADJ_PER2 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_STEP_SIZE1 , 0x2f ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_STEP_SIZE2 , 0x19 ) QMP_PHY_INIT_CFG ( QSERDES_COM_RESCODE_DIV_NUM , 0x15 ) QMP_PHY_INIT_CFG ( QSERDES_COM_BG_TRIM , 0x0f ) QMP_PHY_INIT_CFG ( QSERDES_COM_PLL_IVCO , 0x0f ) QMP_PHY_INIT_CFG ( QSERDES_COM_CLK_EP_DIV , 0x19 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CLK_ENABLE1 , 0x10 ) QMP_PHY_INIT_CFG ( QSERDES_COM_HSCLK_SEL , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_RESCODE_DIV_NUM , 0x40 ) } ; ; static const struct qmp_phy_init_tbl msm8996_pcie_tx_tbl [ ] { QMP_PHY_INIT_CFG ( QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN , 0x45 ) QMP_PHY_INIT_CFG ( QSERDES_TX_LANE_MODE , 0x06 ) } ; ; static const struct qmp_phy_init_tbl msm8996_pcie_rx_tbl [ ] { QMP_PHY_INIT_CFG ( QSERDES_RX_SIGDET_ENABLES , 0x1c ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4 , 0xdb ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_BAND , 0x18 ) QMP_PHY_INIT_CFG ( QSERDES_RX_UCDR_SO_GAIN , 0x04 ) QMP_PHY_INIT_CFG ( QSERDES_RX_UCDR_SO_GAIN_HALF , 0x04 ) QMP_PHY_INIT_CFG ( QSERDES_RX_UCDR_SO_SATURATION_AND_ENABLE , 0x4b ) QMP_PHY_INIT_CFG ( QSERDES_RX_SIGDET_DEGLITCH_CNTRL , 0x14 ) QMP_PHY_INIT_CFG ( QSERDES_RX_SIGDET_LVL , 0x19 ) } ; ; static const struct qmp_phy_init_tbl msm8996_pcie_pcs_tbl [ ] { QMP_PHY_INIT_CFG ( QPHY_RX_IDLE_DTCT_CNTRL , 0x4c ) QMP_PHY_INIT_CFG ( QPHY_PWRUP_RESET_DLY_TIME_AUXCLK , 0x00 ) QMP_PHY_INIT_CFG ( QPHY_LP_WAKEUP_DLY_TIME_AUXCLK , 0x01 ) QMP_PHY_INIT_CFG_L ( QPHY_PLL_LOCK_CHK_DLY_TIME , 0x05 ) QMP_PHY_INIT_CFG ( QPHY_ENDPOINT_REFCLK_DRIVE , 0x05 ) QMP_PHY_INIT_CFG ( QPHY_POWER_DOWN_CONTROL , 0x02 ) QMP_PHY_INIT_CFG ( QPHY_POWER_STATE_CONFIG4 , 0x00 ) QMP_PHY_INIT_CFG ( QPHY_POWER_STATE_CONFIG1 , 0xa3 ) QMP_PHY_INIT_CFG ( QPHY_TXDEEMPH_M3P5DB_V0 , 0x0e ) } ; ; static const struct qmp_phy_init_tbl msm8996_usb3_serdes_tbl [ ] { QMP_PHY_INIT_CFG ( QSERDES_COM_SYSCLK_EN_SEL , 0x14 ) QMP_PHY_INIT_CFG ( QSERDES_COM_BIAS_EN_CLKBUFLR_EN , 0x08 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CLK_SELECT , 0x30 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CMN_CONFIG , 0x06 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SVS_MODE_CLK_SEL , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_HSCLK_SEL , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_BG_TRIM , 0x0f ) QMP_PHY_INIT_CFG ( QSERDES_COM_PLL_IVCO , 0x0f ) QMP_PHY_INIT_CFG ( QSERDES_COM_SYS_CLK_CTRL , 0x04 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DEC_START_MODE0 , 0x82 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DIV_FRAC_START1_MODE0 , 0x55 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DIV_FRAC_START2_MODE0 , 0x55 ) QMP_PHY_INIT_CFG ( QSERDES_COM_DIV_FRAC_START3_MODE0 , 0x03 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CP_CTRL_MODE0 , 0x0b ) QMP_PHY_INIT_CFG ( QSERDES_COM_PLL_RCTRL_MODE0 , 0x16 ) QMP_PHY_INIT_CFG ( QSERDES_COM_PLL_CCTRL_MODE0 , 0x28 ) QMP_PHY_INIT_CFG ( QSERDES_COM_INTEGLOOP_GAIN0_MODE0 , 0x80 ) QMP_PHY_INIT_CFG ( QSERDES_COM_VCO_TUNE_CTRL , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP1_MODE0 , 0x15 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP2_MODE0 , 0x34 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP3_MODE0 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_CORE_CLK_EN , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_LOCK_CMP_CFG , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_VCO_TUNE_MAP , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_BG_TIMER , 0x0a ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_EN_CENTER , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_PER1 , 0x31 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_PER2 , 0x01 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_ADJ_PER1 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_ADJ_PER2 , 0x00 ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_STEP_SIZE1 , 0xde ) QMP_PHY_INIT_CFG ( QSERDES_COM_SSC_STEP_SIZE2 , 0x07 ) } ; ; static const struct qmp_phy_init_tbl msm8996_usb3_tx_tbl [ ] { QMP_PHY_INIT_CFG ( QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN , 0x45 ) QMP_PHY_INIT_CFG ( QSERDES_TX_RCV_DETECT_LVL_2 , 0x12 ) QMP_PHY_INIT_CFG ( QSERDES_TX_LANE_MODE , 0x06 ) } ; ; static const struct qmp_phy_init_tbl msm8996_usb3_rx_tbl [ ] { QMP_PHY_INIT_CFG ( QSERDES_RX_UCDR_FASTLOCK_FO_GAIN , 0x0b ) QMP_PHY_INIT_CFG ( QSERDES_RX_UCDR_SO_GAIN , 0x04 ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 , 0x02 ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3 , 0x4c ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4 , 0xbb ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 , 0x77 ) QMP_PHY_INIT_CFG ( QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2 , 0x80 ) QMP_PHY_INIT_CFG ( QSERDES_RX_SIGDET_CNTRL , 0x03 ) QMP_PHY_INIT_CFG ( QSERDES_RX_SIGDET_LVL , 0x18 ) QMP_PHY_INIT_CFG ( QSERDES_RX_SIGDET_DEGLITCH_CNTRL , 0x16 ) } ; ; static const struct qmp_phy_init_tbl msm8996_usb3_pcs_tbl [ ] { QMP_PHY_INIT_CFG_L ( QPHY_FLL_CNTRL2 , 0x03 ) QMP_PHY_INIT_CFG_L ( QPHY_FLL_CNTRL1 , 0x02 ) QMP_PHY_INIT_CFG_L ( QPHY_FLL_CNT_VAL_L , 0x09 ) QMP_PHY_INIT_CFG_L ( QPHY_FLL_CNT_VAL_H_TOL , 0x42 ) QMP_PHY_INIT_CFG_L ( QPHY_FLL_MAN_CODE , 0x85 ) QMP_PHY_INIT_CFG ( QPHY_LOCK_DETECT_CONFIG1 , 0xd1 ) QMP_PHY_INIT_CFG ( QPHY_LOCK_DETECT_CONFIG2 , 0x1f ) QMP_PHY_INIT_CFG ( QPHY_LOCK_DETECT_CONFIG3 , 0x47 ) QMP_PHY_INIT_CFG ( QPHY_POWER_STATE_CONFIG2 , 0x08 ) } ; ; qmp_phy_cfg { unsigned int type ; int nlanes ; const struct qmp_phy_init_tbl * serdes_tbl ; int serdes_tbl_num ; const struct qmp_phy_init_tbl * tx_tbl ; int tx_tbl_num ; const struct qmp_phy_init_tbl * rx_tbl ; int rx_tbl_num ; const struct qmp_phy_init_tbl * pcs_tbl ; int pcs_tbl_num ; const char * const * clk_list ; int num_clks ; const char * const * reset_list ; int num_resets ; const char * const * vreg_list ; int num_vregs ; const unsigned int * regs ; unsigned int start_ctrl ; unsigned int pwrdn_ctrl ; unsigned int mask_pcs_ready ; unsigned int mask_com_pcs_ready ; bool has_phy_com_ctrl ; bool has_lane_rst ; bool has_pwrdn_delay ; int pwrdn_delay_min ; int pwrdn_delay_max ; } qmp_phy { struct phy * phy ; void __iomem * tx ; void __iomem * rx ; void __iomem * pcs ; struct clk * pipe_clk ; unsigned int index ; struct qcom_qmp * qmp ; struct reset_control * lane_rst ; } 