always @(posedge clk) begin
  out = in[sel];
endmodule