Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 29 17:31:13 2021
| Host         : ux305 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file double_iq_pid_vco_wrapper_timing_summary_routed.rpt -pb double_iq_pid_vco_wrapper_timing_summary_routed.pb -rpx double_iq_pid_vco_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : double_iq_pid_vco_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                22239        0.021        0.000                      0                22239        1.845        0.000                       0                  8666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.083        0.000                      0                13232        0.036        0.000                      0                13232        2.000        0.000                       0                  4836  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.570        0.000                      0                   73        0.120        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.341        0.000                      0                 8137        0.021        0.000                      0                 8137        3.020        0.000                       0                  3746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  0.437        0.000                      0                   29        0.695        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               2.016        0.000                      0                  768        0.656        0.000                      0                  768  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_i_out_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.456ns (6.178%)  route 6.925ns (93.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 12.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.645     4.806    double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_clk_i
    SLICE_X29Y73         FDRE                                         r  double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_i_out_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.262 r  double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_i_out_s_reg[13]/Q
                         net (fo=125, routed)         6.925    12.187    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/data_i[13]
    DSP48_X0Y4           DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.594    12.506    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/data_clk_i
    DSP48_X0Y4           DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/CLK
                         clock pessimism              0.249    12.755    
                         clock uncertainty           -0.035    12.720    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.270    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_i_out_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.456ns (6.178%)  route 6.925ns (93.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 12.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.645     4.806    double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_clk_i
    SLICE_X29Y73         FDRE                                         r  double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_i_out_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.262 r  double_iq_pid_vco_i/mixer_sin_1/U0/resize_inst/data_i_out_s_reg[13]/Q
                         net (fo=125, routed)         6.925    12.187    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/data_i[13]
    DSP48_X0Y4           DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.594    12.506    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/data_clk_i
    DSP48_X0Y4           DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg/CLK
                         clock pessimism              0.249    12.755    
                         clock uncertainty           -0.035    12.720    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    12.270    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/mixer_sin_3/U0/data1_in_en_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.779ns (10.296%)  route 6.787ns (89.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.787    12.175    double_iq_pid_vco_i/mixer_sin_3/U0/data1_rst_i
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.301    12.476 r  double_iq_pid_vco_i/mixer_sin_3/U0/data1_in_en_s_i_1/O
                         net (fo=1, routed)           0.000    12.476    double_iq_pid_vco_i/mixer_sin_3/U0/data1_in_en_s_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  double_iq_pid_vco_i/mixer_sin_3/U0/data1_in_en_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.483    12.395    double_iq_pid_vco_i/mixer_sin_3/U0/data1_clk_i
    SLICE_X35Y66         FDRE                                         r  double_iq_pid_vco_i/mixer_sin_3/U0/data1_in_en_s_reg/C
                         clock pessimism              0.249    12.644    
                         clock uncertainty           -0.035    12.608    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)        0.029    12.637    double_iq_pid_vco_i/mixer_sin_3/U0/data1_in_en_s_reg
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.478ns (6.824%)  route 6.526ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 12.473 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.526    11.914    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_rst_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.561    12.473    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_clk_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[36]/C
                         clock pessimism              0.249    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.606    12.080    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[36]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.478ns (6.824%)  route 6.526ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 12.473 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.526    11.914    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_rst_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.561    12.473    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_clk_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[37]/C
                         clock pessimism              0.249    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.606    12.080    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[37]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.478ns (6.824%)  route 6.526ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 12.473 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.526    11.914    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_rst_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.561    12.473    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_clk_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[38]/C
                         clock pessimism              0.249    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.606    12.080    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[38]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.478ns (6.824%)  route 6.526ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 12.473 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.526    11.914    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_rst_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.561    12.473    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_clk_i
    SLICE_X36Y62         FDRE                                         r  double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[39]/C
                         clock pessimism              0.249    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.606    12.080    double_iq_pid_vco_i/dds1_f0/U0/add_constRealLogic/data_s_reg[39]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_en_o_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.779ns (10.301%)  route 6.783ns (89.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.783    12.171    double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_rst_i
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.301    12.472 r  double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_en_o_i_1/O
                         net (fo=1, routed)           0.000    12.472    double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_en_o_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_en_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.483    12.395    double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_clk_i
    SLICE_X35Y66         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_en_o_reg/C
                         clock pessimism              0.249    12.644    
                         clock uncertainty           -0.035    12.608    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)        0.031    12.639    double_iq_pid_vco_i/pidv3_axi_1/U0/pidv3_axiLogic/data_en_o_reg
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.478ns (6.894%)  route 6.455ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.455    11.844    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/data_rst_i
    DSP48_X0Y17          DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.597    12.509    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/data_clk_i
    DSP48_X0Y17          DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg/CLK
                         clock pessimism              0.263    12.772    
                         clock uncertainty           -0.035    12.737    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.720    12.017    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/final_res_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 0.478ns (7.005%)  route 6.346ns (92.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        6.346    11.734    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/data_rst_i
    SLICE_X8Y63          FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/final_res_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.492    12.404    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/data_clk_i
    SLICE_X8Y63          FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/final_res_s_reg[12]/C
                         clock pessimism              0.249    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X8Y63          FDRE (Setup_fdre_C_R)       -0.701    11.916    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/final_res_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  0.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.152%)  route 0.159ns (36.848%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/ref_clk_i
    SLICE_X20Y81         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y81         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][15]/Q
                         net (fo=1, routed)           0.159     1.930    double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/out[15]
    SLICE_X24Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.975 r  double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/counter_s[12]_i_2/O
                         net (fo=1, routed)           0.000     1.975    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[15]_1[3]
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.039 r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[12]_i_1_n_4
    SLICE_X24Y81         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.818     1.964    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X24Y81         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[15]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X24Y81         FDRE (Hold_fdre_C_D)         0.134     2.003    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.152%)  route 0.159ns (36.848%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.552     1.607    double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/ref_clk_i
    SLICE_X20Y82         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         FDRE (Prop_fdre_C_Q)         0.164     1.771 r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][19]/Q
                         net (fo=1, routed)           0.159     1.931    double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/out[19]
    SLICE_X24Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.976 r  double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     1.976    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[19]_1[3]
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.040 r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[16]_i_1_n_4
    SLICE_X24Y82         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.819     1.965    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X24Y82         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[19]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.134     2.004    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.274ns (62.947%)  route 0.161ns (37.053%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.554     1.609    double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/ref_clk_i
    SLICE_X20Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][34]/Q
                         net (fo=1, routed)           0.161     1.935    double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/out[34]
    SLICE_X24Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.980 r  double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/counter_s[32]_i_3/O
                         net (fo=1, routed)           0.000     1.980    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]_0[2]
    SLICE_X24Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.045 r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.045    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]_i_1_n_5
    SLICE_X24Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.822     1.968    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X24Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[34]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X24Y86         FDRE (Hold_fdre_C_D)         0.134     2.007    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/data_out_s_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/shifterReal_dyn_1/inst/shift_inst1/neg_val_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.225%)  route 0.259ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.564     1.619    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/data_clk_i
    SLICE_X11Y54         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/data_out_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/data_out_s_reg[31]/Q
                         net (fo=2, routed)           0.259     2.020    double_iq_pid_vco_i/shifterReal_dyn_1/inst/shift_inst1/data_i[12]
    SLICE_X15Y48         FDRE                                         r  double_iq_pid_vco_i/shifterReal_dyn_1/inst/shift_inst1/neg_val_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.832     1.978    double_iq_pid_vco_i/shifterReal_dyn_1/inst/shift_inst1/data_clk_i
    SLICE_X15Y48         FDRE                                         r  double_iq_pid_vco_i/shifterReal_dyn_1/inst/shift_inst1/neg_val_s_reg/C
                         clock pessimism             -0.090     1.888    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.075     1.963    double_iq_pid_vco_i/shifterReal_dyn_1/inst/shift_inst1/neg_val_s_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/final_res_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.126ns (40.063%)  route 0.189ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.653     1.709    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/data_clk_i
    DSP48_X0Y21          DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.835 r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg/P[3]
                         net (fo=1, routed)           0.189     2.023    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg_n_102
    SLICE_X11Y49         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/final_res_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.835     1.981    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/data_clk_i
    SLICE_X11Y49         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/final_res_s_reg[3]/C
                         clock pessimism             -0.090     1.891    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.075     1.966    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[19].logic_inst/final_res_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.292ns (63.890%)  route 0.165ns (36.110%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.548     1.603    double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/ref_clk_i
    SLICE_X21Y78         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][1]/Q
                         net (fo=1, routed)           0.165     1.896    double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/out[1]
    SLICE_X24Y78         LUT3 (Prop_lut3_I1_O)        0.098     1.994 r  double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/counter_s[0]_i_5/O
                         net (fo=1, routed)           0.000     1.994    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/S[1]
    SLICE_X24Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.060 r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.060    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[0]_i_2_n_6
    SLICE_X24Y78         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.815     1.961    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X24Y78         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[1]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X24Y78         FDRE (Hold_fdre_C_D)         0.134     2.000    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][32]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.296ns (63.918%)  route 0.167ns (36.082%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.554     1.609    double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/ref_clk_i
    SLICE_X21Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_fdre_C_Q)         0.128     1.737 r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][32]/Q
                         net (fo=1, routed)           0.167     1.904    double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/out[32]
    SLICE_X24Y86         LUT3 (Prop_lut3_I1_O)        0.098     2.002 r  double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/counter_s[32]_i_5/O
                         net (fo=1, routed)           0.000     2.002    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]_0[0]
    SLICE_X24Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.072 r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.072    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]_i_1_n_7
    SLICE_X24Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.822     1.968    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X24Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X24Y86         FDRE (Hold_fdre_C_D)         0.134     2.007    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds_ampl/U0/data_b_out_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.440%)  route 0.223ns (63.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.550     1.605    double_iq_pid_vco_i/dds_ampl/U0/dataB_sync/ref_clk_i
    SLICE_X22Y80         FDRE                                         r  double_iq_pid_vco_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y80         FDRE (Prop_fdre_C_Q)         0.128     1.733 r  double_iq_pid_vco_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[2][10]/Q
                         net (fo=1, routed)           0.223     1.957    double_iq_pid_vco_i/dds_ampl/U0/data_b_sync_s[10]
    SLICE_X19Y80         FDRE                                         r  double_iq_pid_vco_i/dds_ampl/U0/data_b_out_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.820     1.966    double_iq_pid_vco_i/dds_ampl/U0/ref_clk_i
    SLICE_X19Y80         FDRE                                         r  double_iq_pid_vco_i/dds_ampl/U0/data_b_out_s_reg[10]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X19Y80         FDRE (Hold_fdre_C_D)         0.017     1.888    double_iq_pid_vco_i/dds_ampl/U0/data_b_out_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds2_f0/U0/offset_syn/flipflops_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.252ns (53.438%)  route 0.220ns (46.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/dds2_f0/U0/offset_syn/data_clk_i
    SLICE_X22Y68         FDRE                                         r  double_iq_pid_vco_i/dds2_f0/U0/offset_syn/flipflops_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  double_iq_pid_vco_i/dds2_f0/U0/offset_syn/flipflops_reg[2][13]/Q
                         net (fo=1, routed)           0.220     1.967    double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/out[13]
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.078 r  double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_s_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_in_s[13]
    SLICE_X16Y68         FDRE                                         r  double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.821     1.967    double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_clk_i
    SLICE_X16Y68         FDRE                                         r  double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_s_reg[13]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X16Y68         FDRE (Hold_fdre_C_D)         0.134     2.006    double_iq_pid_vco_i/dds2_f0/U0/add_constRealLogic/data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.310ns (65.777%)  route 0.161ns (34.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.554     1.609    double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/ref_clk_i
    SLICE_X20Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  double_iq_pid_vco_i/demod2_nco/U0/cpt_step_syn/flipflops_vect_reg[2][34]/Q
                         net (fo=1, routed)           0.161     1.935    double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/out[34]
    SLICE_X24Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.980 r  double_iq_pid_vco_i/demod2_nco/U0/pinc_syn/counter_s[32]_i_3/O
                         net (fo=1, routed)           0.000     1.980    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]_0[2]
    SLICE_X24Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.081 r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[32]_i_1_n_4
    SLICE_X24Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.822     1.968    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X24Y86         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X24Y86         FDRE (Hold_fdre_C_D)         0.134     2.007    double_iq_pid_vco_i/demod2_nco/U0/nco_inst1/counter_s_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phys_interface_0_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            4.275         8.000       3.725      DSP48_X1Y28     double_iq_pid_vco_i/mixer_sin_2/U0/data_s/CLK
Min Period        n/a     DSP48E1/CLK       n/a            4.275         8.000       3.725      DSP48_X1Y30     double_iq_pid_vco_i/mixer_sin_3/U0/data_s/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y12     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y16     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y19     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y23     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y4      double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y8      double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y14     double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y18     double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X29Y28    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[13].logic_inst/end_s_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X31Y28    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[13].logic_inst/final_res_s_reg[17]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X33Y36    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[20]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y39    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[25]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y53    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/final_res_s_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y54    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/final_res_s_reg[12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y54    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/final_res_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y53    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[24].logic_inst/final_res_s_reg[14]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[14]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[15]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[16]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X42Y43    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[17].logic_inst/final_res_s_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.456ns (18.428%)  route 2.018ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          2.018     7.378    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y66         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.627%)  route 1.992ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.992     7.351    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y79         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.717%)  route 1.980ns (81.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.980     7.339    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y80         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.456ns (18.878%)  route 1.960ns (81.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.960     7.319    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y86         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.456ns (18.865%)  route 1.961ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.961     7.320    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y92         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.882%)  route 1.959ns (81.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.959     7.318    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y91         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.456ns (19.047%)  route 1.938ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.938     7.297    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y82         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.118%)  route 1.929ns (80.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.929     7.288    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y81         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.249%)  route 1.913ns (80.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.913     7.272    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y64         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.250%)  route 1.913ns (80.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.913     7.272    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y85         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.511%)  route 0.485ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          0.485     2.271    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y57         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.583     1.638    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.802 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/Q
                         net (fo=1, routed)           0.050     1.852    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[4]
    SLICE_X43Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[4]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
                         clock pessimism             -0.346     1.651    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.092     1.743    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y70         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.800 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.082     1.882    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[6]
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     1.927    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[6]
    SLICE_X43Y70         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.849     1.995    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y70         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]/C
                         clock pessimism             -0.346     1.649    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.091     1.740    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.585     1.640    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y83         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.804 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[1]/Q
                         net (fo=1, routed)           0.116     1.921    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[1]
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.966 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[1]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.855     2.001    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y85         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/C
                         clock pessimism             -0.345     1.656    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.120     1.776    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y70         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.800 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.135     1.935    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[7]
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     1.980    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[7]
    SLICE_X43Y70         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.849     1.995    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y70         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/C
                         clock pessimism             -0.346     1.649    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.092     1.741    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.583     1.638    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.802 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[3]/Q
                         net (fo=1, routed)           0.135     1.937    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[3]
    SLICE_X43Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.982 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     1.982    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[3]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
                         clock pessimism             -0.346     1.651    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.091     1.742    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.227%)  route 0.191ns (47.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.585     1.640    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y83         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.804 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.191     1.995    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[9]
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.040 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.040    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y82         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
                         clock pessimism             -0.345     1.653    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.121     1.774    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.246ns (59.782%)  route 0.165ns (40.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.583     1.638    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.148     1.786 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.165     1.952    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[6]
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.098     2.050 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.050    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.849     1.995    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y79         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
                         clock pessimism             -0.345     1.650    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     1.771    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.186%)  route 0.199ns (54.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y84         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/Q
                         net (fo=1, routed)           0.199     2.004    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[13]
    SLICE_X42Y92         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y92         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
                         clock pessimism             -0.345     1.660    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.059     1.719    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.949%)  route 0.210ns (53.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.580     1.635    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y72         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.776 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.210     1.986    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[10]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.031 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.031    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[10]
    SLICE_X43Y71         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y71         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]/C
                         clock pessimism             -0.345     1.649    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.091     1.740    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y85    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y88    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y85    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y88    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y79    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y79    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y83    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y83    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.450ns (20.048%)  route 5.783ns (79.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=44, routed)          5.783    10.306    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_wdata[2]
    SLICE_X3Y76          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.526    10.718    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X3Y76          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]/C
                         clock pessimism              0.116    10.834    
                         clock uncertainty           -0.125    10.709    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.062    10.647    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.450ns (20.282%)  route 5.699ns (79.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 10.667 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=38, routed)          5.699    10.222    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_wdata[6]
    SLICE_X21Y72         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.475    10.667    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y72         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[38]/C
                         clock pessimism              0.116    10.783    
                         clock uncertainty           -0.125    10.658    
    SLICE_X21Y72         FDRE (Setup_fdre_C_D)       -0.093    10.565    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[38]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.450ns (20.178%)  route 5.736ns (79.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=38, routed)          5.736    10.259    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_wdata[10]
    SLICE_X2Y75          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.524    10.716    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X2Y75          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[10]/C
                         clock pessimism              0.116    10.832    
                         clock uncertainty           -0.125    10.707    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)       -0.093    10.614    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 1.450ns (20.166%)  route 5.740ns (79.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 10.671 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=44, routed)          5.740    10.263    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_wdata[2]
    SLICE_X19Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.479    10.671    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X19Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/C
                         clock pessimism              0.116    10.787    
                         clock uncertainty           -0.125    10.662    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)       -0.043    10.619    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.450ns (20.068%)  route 5.776ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=28, routed)          5.776    10.298    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_wdata[23]
    SLICE_X4Y77          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.527    10.719    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y77          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[23]/C
                         clock pessimism              0.116    10.835    
                         clock uncertainty           -0.125    10.710    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)       -0.045    10.665    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 1.450ns (20.157%)  route 5.744ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=28, routed)          5.744    10.266    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_wdata[24]
    SLICE_X2Y74          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.524    10.716    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X2Y74          FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[24]/C
                         clock pessimism              0.116    10.832    
                         clock uncertainty           -0.125    10.707    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)       -0.062    10.645    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_off_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.450ns (20.233%)  route 5.717ns (79.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=28, routed)          5.717    10.239    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_wdata[27]
    SLICE_X23Y49         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.496    10.688    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X23Y49         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[27]/C
                         clock pessimism              0.130    10.818    
                         clock uncertainty           -0.125    10.693    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)       -0.061    10.632    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[27]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_f0/U0/wb_add_constReal_inst/offset_l_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.450ns (20.290%)  route 5.697ns (79.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 10.669 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=38, routed)          5.697    10.219    double_iq_pid_vco_i/dds2_f0/U0/wb_add_constReal_inst/s00_axi_wdata[6]
    SLICE_X23Y67         FDCE                                         r  double_iq_pid_vco_i/dds2_f0/U0/wb_add_constReal_inst/offset_l_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.477    10.669    double_iq_pid_vco_i/dds2_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X23Y67         FDCE                                         r  double_iq_pid_vco_i/dds2_f0/U0/wb_add_constReal_inst/offset_l_s_reg[6]/C
                         clock pessimism              0.116    10.785    
                         clock uncertainty           -0.125    10.660    
    SLICE_X23Y67         FDCE (Setup_fdce_C_D)       -0.043    10.617    double_iq_pid_vco_i/dds2_f0/U0/wb_add_constReal_inst/offset_l_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.617    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod2_nco/U0/wb_nco_inst/cpt_step_s_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 1.450ns (20.558%)  route 5.603ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.668 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=44, routed)          5.603    10.126    double_iq_pid_vco_i/demod2_nco/U0/wb_nco_inst/s00_axi_wdata[2]
    SLICE_X17Y77         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/wb_nco_inst/cpt_step_s_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.476    10.668    double_iq_pid_vco_i/demod2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y77         FDRE                                         r  double_iq_pid_vco_i/demod2_nco/U0/wb_nco_inst/cpt_step_s_reg[34]/C
                         clock pessimism              0.116    10.784    
                         clock uncertainty           -0.125    10.659    
    SLICE_X17Y77         FDRE (Setup_fdre_C_D)       -0.093    10.566    double_iq_pid_vco_i/demod2_nco/U0/wb_nco_inst/cpt_step_s_reg[34]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 1.450ns (20.306%)  route 5.691ns (79.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=28, routed)          5.691    10.213    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_wdata[29]
    SLICE_X28Y52         FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.490    10.682    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y52         FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[29]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X28Y52         FDCE (Setup_fdce_C_D)       -0.016    10.657    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.394%)  route 0.158ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.549     0.890    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[2]/Q
                         net (fo=1, routed)           0.158     1.195    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s[2]
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.816     1.186    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[2]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y70         FDRE (Hold_fdre_C_D)         0.023     1.175    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.549     0.890    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[19]/Q
                         net (fo=1, routed)           0.164     1.201    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s[19]
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.816     1.186    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y70         FDRE (Hold_fdre_C_D)         0.021     1.173    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.264%)  route 0.161ns (55.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.558     0.899    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X25Y55         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[26]/Q
                         net (fo=1, routed)           0.161     1.188    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s[26]
    SLICE_X21Y54         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.829     1.199    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y54         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[26]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)        -0.007     1.158    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.628%)  route 0.187ns (59.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.558     0.899    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X25Y55         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[5]/Q
                         net (fo=1, routed)           0.187     1.214    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s[5]
    SLICE_X21Y53         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.829     1.199    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y53         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.017     1.182    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.521%)  route 0.181ns (52.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.549     0.890    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[0]/Q
                         net (fo=1, routed)           0.181     1.235    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s[0]
    SLICE_X22Y70         FDSE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.816     1.186    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y70         FDSE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[0]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y70         FDSE (Hold_fdse_C_D)         0.046     1.198    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.383%)  route 0.182ns (52.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.549     0.890    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[16]/Q
                         net (fo=1, routed)           0.182     1.236    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s[16]
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.816     1.186    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[16]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y70         FDRE (Hold_fdre_C_D)         0.047     1.199    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.461%)  route 0.226ns (61.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.554     0.895    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X19Y68         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[20]/Q
                         net (fo=1, routed)           0.226     1.261    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s[20]
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.816     1.186    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y70         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[20]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y70         FDRE (Hold_fdre_C_D)         0.071     1.223    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/kp_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/pidv3_axi_1/U0/kp_syn/sync_vect_stage0_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.021%)  route 0.192ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.563     0.904    double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/s00_axi_aclk
    SLICE_X17Y46         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/kp_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/kp_s_reg[6]/Q
                         net (fo=2, routed)           0.192     1.223    double_iq_pid_vco_i/pidv3_axi_1/U0/kp_syn/D[6]
    SLICE_X25Y46         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/kp_syn/sync_vect_stage0_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.828     1.198    double_iq_pid_vco_i/pidv3_axi_1/U0/kp_syn/s00_axi_aclk
    SLICE_X25Y46         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/kp_syn/sync_vect_stage0_s_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.018     1.182    double_iq_pid_vco_i/pidv3_axi_1/U0/kp_syn/sync_vect_stage0_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.869%)  route 0.213ns (60.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.550     0.891    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y69         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[24]/Q
                         net (fo=1, routed)           0.213     1.244    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_low_s[24]
    SLICE_X22Y71         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.815     1.185    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.047     1.198    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_step_s_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.674%)  route 0.291ns (67.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.582     0.923    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y57          FDRE                                         r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.291     1.354    double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X0Y45          SRLC32E                                      r  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.851     1.221    double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.307    double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y11  double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/ram_coeff/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y16  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/ram_coeff/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y15  double_iq_pid_vco_i/dataReal_to_ram_fast/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y14  double_iq_pid_vco_i/dataReal_to_ram_fast/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y13  double_iq_pid_vco_i/dataReal_to_ram_fast/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y12  double_iq_pid_vco_i/dataReal_to_ram_fast/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16  double_iq_pid_vco_i/dataReal_to_ram_slow/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y17  double_iq_pid_vco_i/dataReal_to_ram_slow/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y16  double_iq_pid_vco_i/dataReal_to_ram_slow/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y17  double_iq_pid_vco_i/dataReal_to_ram_slow/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y48   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y49   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y49   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y46   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45   double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.478ns (7.385%)  route 5.994ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.994    11.383    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y35         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.551    12.463    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y35         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y35         FDCE (Recov_fdce_C_CLR)     -0.972    11.819    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.478ns (7.389%)  route 5.991ns (92.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.991    11.379    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y36         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.551    12.463    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y36         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y36         FDCE (Recov_fdce_C_CLR)     -0.972    11.819    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 0.478ns (7.629%)  route 5.787ns (92.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.787    11.175    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    SLICE_X42Y72         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.552    12.464    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    SLICE_X42Y72         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.249    12.713    
                         clock uncertainty           -0.035    12.677    
    SLICE_X42Y72         FDCE (Recov_fdce_C_CLR)     -0.496    12.181    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.478ns (8.325%)  route 5.264ns (91.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.264    10.652    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y0          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.557    12.469    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y0          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.972    11.825    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.478ns (8.406%)  route 5.209ns (91.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.209    10.597    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y3          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.556    12.468    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y3          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.364    12.832    
                         clock uncertainty           -0.035    12.796    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.972    11.824    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.478ns (8.479%)  route 5.160ns (91.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.160    10.548    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y4          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.556    12.468    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y4          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.364    12.832    
                         clock uncertainty           -0.035    12.796    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.972    11.824    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.478ns (8.634%)  route 5.058ns (91.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.058    10.447    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y5          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.555    12.467    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y5          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.478ns (8.711%)  route 5.009ns (91.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        5.009    10.398    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y6          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.555    12.467    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y6          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.478ns (8.850%)  route 4.923ns (91.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        4.923    10.312    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y1          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.557    12.469    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y1          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.972    11.825    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.478ns (9.492%)  route 4.558ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.749     4.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.478     5.388 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        4.558     9.946    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y9          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        1.554    12.466    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y9          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.364    12.830    
                         clock uncertainty           -0.035    12.794    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.972    11.822    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.148ns (31.850%)  route 0.317ns (68.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.317     2.108    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y14         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y14         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y14         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.148ns (28.596%)  route 0.370ns (71.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.370     2.161    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y13         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y13         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y13         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.148ns (27.443%)  route 0.391ns (72.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.391     2.182    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y15         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y15         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y15         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.148ns (24.908%)  route 0.446ns (75.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.446     2.237    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y16         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y16         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y16         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.148ns (24.747%)  route 0.450ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.450     2.241    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y17         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.850     1.996    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y17         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]/C
                         clock pessimism             -0.324     1.672    
    ILOGIC_X0Y17         FDCE (Remov_fdce_C_CLR)     -0.261     1.411    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.148ns (22.379%)  route 0.513ns (77.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.513     2.305    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y18         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.850     1.996    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y18         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]/C
                         clock pessimism             -0.324     1.672    
    ILOGIC_X0Y18         FDCE (Remov_fdce_C_CLR)     -0.261     1.411    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.148ns (20.424%)  route 0.577ns (79.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.577     2.368    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y19         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y19         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]/C
                         clock pessimism             -0.324     1.670    
    ILOGIC_X0Y19         FDCE (Remov_fdce_C_CLR)     -0.261     1.409    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.148ns (18.782%)  route 0.640ns (81.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.640     2.431    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y20         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y20         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]/C
                         clock pessimism             -0.324     1.670    
    ILOGIC_X0Y20         FDCE (Remov_fdce_C_CLR)     -0.261     1.409    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.148ns (14.213%)  route 0.893ns (85.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.893     2.684    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y29         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y29         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/C
                         clock pessimism             -0.324     1.670    
    ILOGIC_X0Y29         FDCE (Remov_fdce_C_CLR)     -0.261     1.409    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.148ns (13.399%)  route 0.957ns (86.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.588     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y14         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     1.791 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2779, routed)        0.957     2.748    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y30         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=4841, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y30         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]/C
                         clock pessimism             -0.324     1.670    
    ILOGIC_X0Y30         FDCE (Remov_fdce_C_CLR)     -0.261     1.409    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  1.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.456ns (8.544%)  route 4.881ns (91.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.881     8.362    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X14Y63         FDCE                                         f  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X14Y63         FDCE                                         r  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[4]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.456ns (8.544%)  route 4.881ns (91.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.881     8.362    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X14Y63         FDCE                                         f  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X14Y63         FDCE                                         r  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.417%)  route 4.962ns (91.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.676 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.962     8.443    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X20Y63         FDCE                                         f  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.484    10.676    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X20Y63         FDCE                                         r  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[12]/C
                         clock pessimism              0.230    10.906    
                         clock uncertainty           -0.125    10.781    
    SLICE_X20Y63         FDCE (Recov_fdce_C_CLR)     -0.319    10.462    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.417%)  route 4.962ns (91.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.676 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.962     8.443    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X20Y63         FDCE                                         f  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.484    10.676    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X20Y63         FDCE                                         r  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[22]/C
                         clock pessimism              0.230    10.906    
                         clock uncertainty           -0.125    10.781    
    SLICE_X20Y63         FDCE (Recov_fdce_C_CLR)     -0.319    10.462    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[22]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.417%)  route 4.962ns (91.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.676 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.962     8.443    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X20Y63         FDCE                                         f  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.484    10.676    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X20Y63         FDCE                                         r  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]/C
                         clock pessimism              0.230    10.906    
                         clock uncertainty           -0.125    10.781    
    SLICE_X20Y63         FDCE (Recov_fdce_C_CLR)     -0.319    10.462    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.456ns (8.551%)  route 4.877ns (91.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.877     8.358    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X15Y63         FDCE                                         f  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X15Y63         FDCE                                         r  double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.456ns (8.573%)  route 4.863ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.863     8.344    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X17Y62         FDCE                                         f  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X17Y62         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.456ns (8.573%)  route 4.863ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.863     8.344    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X17Y62         FDCE                                         f  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X17Y62         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.456ns (8.573%)  route 4.863ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.863     8.344    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X17Y62         FDCE                                         f  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X17Y62         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[26]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.456ns (8.573%)  route 4.863ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.717     3.025    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        4.863     8.344    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X17Y62         FDCE                                         f  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        1.486    10.678    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X17Y62         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    10.378    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  2.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.669     1.734    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X23Y47         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.829     1.199    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X23Y47         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X23Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.926%)  route 0.744ns (84.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.744     1.809    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y48         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.829     1.199    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y48         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[27]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.103    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.926%)  route 0.744ns (84.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.744     1.809    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y48         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.829     1.199    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y48         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.103    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.753     1.818    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X30Y51         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.831     1.201    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X30Y51         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[37]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.753     1.818    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X30Y51         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.831     1.201    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X30Y51         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[37]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.753     1.818    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X30Y51         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.831     1.201    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X30Y51         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[45]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.753     1.818    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X30Y51         FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.831     1.201    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X30Y51         FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[45]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.584%)  route 0.764ns (84.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.764     1.828    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X28Y53         FDCE                                         f  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.830     1.200    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y53         FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[15]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X28Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.584%)  route 0.764ns (84.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.764     1.828    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X28Y53         FDCE                                         f  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.830     1.200    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y53         FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[20]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X28Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.584%)  route 0.764ns (84.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.583     0.924    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X3Y53          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2153, routed)        0.764     1.828    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X28Y53         FDCE                                         f  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3746, routed)        0.830     1.200    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y53         FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[23]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X28Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.729    





