/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [19:0] _02_;
  wire [14:0] _03_;
  wire [13:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_9z[0] ? celloutsig_1_11z[0] : celloutsig_1_12z[1];
  assign celloutsig_1_6z = ~(celloutsig_1_0z[7] & in_data[171]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z[10] & celloutsig_0_4z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[10]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z & in_data[90]);
  assign celloutsig_0_20z = ~(celloutsig_0_13z[0] & celloutsig_0_2z[9]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & in_data[62]);
  assign celloutsig_0_8z = ~(in_data[81] | celloutsig_0_7z[1]);
  assign celloutsig_1_10z = ~celloutsig_1_9z[2];
  assign celloutsig_0_6z = ~celloutsig_0_4z;
  assign celloutsig_0_14z = ~celloutsig_0_12z;
  assign celloutsig_0_19z = ~celloutsig_0_3z;
  assign celloutsig_1_13z = ~(celloutsig_1_0z[4] ^ celloutsig_1_6z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 20'h00000;
    else _02_ <= in_data[124:105];
  reg [14:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 15'h0000;
    else _19_ <= { in_data[38:27], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z };
  assign { _03_[14:9], _01_, _03_[7:0] } = _19_;
  reg [13:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _20_ <= 14'h0000;
    else _20_ <= celloutsig_0_16z[13:0];
  assign { _04_[13], _00_, _04_[11:0] } = _20_;
  assign celloutsig_1_19z = { celloutsig_1_7z[2:0], celloutsig_1_6z } & { celloutsig_1_0z[2:0], celloutsig_1_14z };
  assign celloutsig_0_35z = { _03_[12:11], celloutsig_0_30z } / { 1'h1, celloutsig_0_22z[4], celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[125:117] / { 1'h1, in_data[151:144] };
  assign celloutsig_1_16z = { _02_[17:5], celloutsig_1_13z } / { 1'h1, _02_[17:10], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_2z[9:7], celloutsig_0_0z } / { 1'h1, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[61:50] / { 1'h1, in_data[33:28], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_30z = { _03_[7:5], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_19z } && { celloutsig_0_11z[3:1], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_7z = { celloutsig_1_4z[2:0], celloutsig_1_5z } % { 1'h1, _02_[4:2] };
  assign celloutsig_0_34z = { celloutsig_0_16z[8:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, _03_[7:6], celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_27z };
  assign celloutsig_1_4z = { _02_[16:14], celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[6:5], in_data[96] };
  assign celloutsig_0_22z = { celloutsig_0_2z[8:0], celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_2z[7:6], celloutsig_0_9z, celloutsig_0_20z } % { 1'h1, _00_, _04_[11:10] };
  assign celloutsig_1_12z = { celloutsig_1_7z[3:2], celloutsig_1_10z, celloutsig_1_1z } * celloutsig_1_11z;
  assign celloutsig_1_8z = celloutsig_1_7z[2] ? { celloutsig_1_4z[1:0], celloutsig_1_6z, celloutsig_1_6z } : in_data[144:141];
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] !== celloutsig_1_0z[5:2];
  assign celloutsig_1_5z = { in_data[115:114], celloutsig_1_1z, celloutsig_1_1z } !== _02_[14:11];
  assign celloutsig_1_0z = ~ in_data[156:145];
  assign celloutsig_1_9z = ~ in_data[176:173];
  assign celloutsig_0_5z = celloutsig_0_2z[8] & celloutsig_0_2z[9];
  assign celloutsig_0_0z = ^ in_data[20:3];
  assign celloutsig_0_4z = ^ in_data[87:71];
  assign celloutsig_1_18z = ^ { celloutsig_1_16z[7:6], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[89:84] >> in_data[37:32];
  assign celloutsig_0_15z = { celloutsig_0_7z[5:2], celloutsig_0_4z, celloutsig_0_1z } >> { celloutsig_0_10z[1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[71:59], celloutsig_0_14z, celloutsig_0_12z } >> { in_data[38:36], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z } <<< celloutsig_0_10z;
  assign celloutsig_0_13z = in_data[50:47] <<< celloutsig_0_11z;
  assign celloutsig_1_11z = _02_[19:16] - celloutsig_1_3z[4:1];
  assign _03_[8] = _01_;
  assign _04_[12] = _00_;
  assign { out_data[128], out_data[99:96], out_data[45:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
