<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='568' ll='571' type='bool llvm::TargetLoweringBase::shouldFoldMaskToVariableShiftPair(llvm::SDValue X) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='563'>/// There are two ways to clear extreme bits (either low or high):
  /// Mask:    x &amp;  (-1 &lt;&lt; y)  (the instcombine canonical form)
  /// Shifts:  x &gt;&gt; y &lt;&lt; y
  /// Return true if the variant with 2 variable shifts is preferred.
  /// Return false if there is no preference.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4880' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner32unfoldExtremeBitClearingToShiftsEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4996' c='_ZNK4llvm17X86TargetLowering33shouldFoldMaskToVariableShiftPairENS_7SDValueE'/>
