;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 18-Jun-15 02:57:13 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x04990000  	1177
0x0008	0x039D0000  	925
0x000C	0x039D0000  	925
0x0010	0x039D0000  	925
0x0014	0x039D0000  	925
0x0018	0x039D0000  	925
0x001C	0x039D0000  	925
0x0020	0x039D0000  	925
0x0024	0x039D0000  	925
0x0028	0x039D0000  	925
0x002C	0x039D0000  	925
0x0030	0x039D0000  	925
0x0034	0x039D0000  	925
0x0038	0x039D0000  	925
0x003C	0x039D0000  	925
0x0040	0x039D0000  	925
0x0044	0x039D0000  	925
0x0048	0x039D0000  	925
0x004C	0x039D0000  	925
0x0050	0x039D0000  	925
0x0054	0x039D0000  	925
0x0058	0x039D0000  	925
0x005C	0x039D0000  	925
0x0060	0x039D0000  	925
0x0064	0x039D0000  	925
0x0068	0x039D0000  	925
0x006C	0x039D0000  	925
0x0070	0x039D0000  	925
0x0074	0x039D0000  	925
0x0078	0x039D0000  	925
0x007C	0x039D0000  	925
0x0080	0x039D0000  	925
0x0084	0x039D0000  	925
0x0088	0x039D0000  	925
0x008C	0x039D0000  	925
0x0090	0x039D0000  	925
0x0094	0x039D0000  	925
0x0098	0x039D0000  	925
0x009C	0x039D0000  	925
0x00A0	0x039D0000  	925
0x00A4	0x039D0000  	925
0x00A8	0x039D0000  	925
0x00AC	0x039D0000  	925
0x00B0	0x039D0000  	925
0x00B4	0x039D0000  	925
0x00B8	0x039D0000  	925
0x00BC	0x039D0000  	925
0x00C0	0x039D0000  	925
0x00C4	0x039D0000  	925
0x00C8	0x039D0000  	925
0x00CC	0x039D0000  	925
0x00D0	0x039D0000  	925
0x00D4	0x039D0000  	925
0x00D8	0x039D0000  	925
0x00DC	0x039D0000  	925
0x00E0	0x039D0000  	925
0x00E4	0x039D0000  	925
0x00E8	0x039D0000  	925
0x00EC	0x039D0000  	925
0x00F0	0x039D0000  	925
0x00F4	0x039D0000  	925
0x00F8	0x039D0000  	925
0x00FC	0x039D0000  	925
0x0100	0x039D0000  	925
0x0104	0x039D0000  	925
0x0108	0x039D0000  	925
0x010C	0x039D0000  	925
0x0110	0x039D0000  	925
0x0114	0x039D0000  	925
0x0118	0x039D0000  	925
0x011C	0x039D0000  	925
0x0120	0x039D0000  	925
0x0124	0x039D0000  	925
0x0128	0x039D0000  	925
0x012C	0x039D0000  	925
; end of ____SysVT
_main:
;DAC_ex2.c, 10 :: 		void main()
0x0498	0xB082    SUB	SP, SP, #8
0x049A	0xF7FFFF83  BL	932
0x049E	0xF000F891  BL	1476
0x04A2	0xF7FFFF71  BL	904
;DAC_ex2.c, 14 :: 		unsigned long peak = Triangle_Amplitude_equal_to_4095;
; peak start address is: 8 (R2)
0x04A6	0xF04F020B  MOV	R2, #11
;DAC_ex2.c, 16 :: 		setup();
0x04AA	0x9200    STR	R2, [SP, #0]
; peak end address is: 8 (R2)
0x04AC	0xF7FFFF60  BL	_setup+0
0x04B0	0x9A00    LDR	R2, [SP, #0]
;DAC_ex2.c, 18 :: 		while(1)
L_main0:
;DAC_ex2.c, 20 :: 		set_DAC1_software_trigger(enable);
; peak start address is: 8 (R2)
0x04B2	0x2101    MOVS	R1, #1
0x04B4	0xB249    SXTB	R1, R1
0x04B6	0x483D    LDR	R0, [PC, #244]
0x04B8	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 21 :: 		set_DAC2_software_trigger(enable);
0x04BA	0x483D    LDR	R0, [PC, #244]
0x04BC	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 23 :: 		if(get_input(GPIOF_IDR, 14) == 0)
0x04BE	0x483D    LDR	R0, [PC, #244]
0x04C0	0x6800    LDR	R0, [R0, #0]
0x04C2	0xF4004080  AND	R0, R0, #16384
0x04C6	0x2800    CMP	R0, #0
0x04C8	0xD135    BNE	L__main58
; peak end address is: 8 (R2)
0x04CA	0x4611    MOV	R1, R2
;DAC_ex2.c, 25 :: 		while(get_input(GPIOF_IDR, 14) == 0);
L_main3:
; peak start address is: 4 (R1)
0x04CC	0x4839    LDR	R0, [PC, #228]
0x04CE	0x6800    LDR	R0, [R0, #0]
0x04D0	0xF4004080  AND	R0, R0, #16384
0x04D4	0xB900    CBNZ	R0, L_main4
0x04D6	0xE7F9    B	L_main3
L_main4:
;DAC_ex2.c, 27 :: 		peak++;
0x04D8	0x1C48    ADDS	R0, R1, #1
; peak end address is: 4 (R1)
; peak start address is: 8 (R2)
0x04DA	0x4602    MOV	R2, R0
;DAC_ex2.c, 29 :: 		if(peak > Triangle_Amplitude_equal_to_4095)
0x04DC	0x280B    CMP	R0, #11
0x04DE	0xD901    BLS	L__main57
;DAC_ex2.c, 31 :: 		peak = Triangle_Amplitude_equal_to_1;
0x04E0	0x2200    MOVS	R2, #0
; peak end address is: 8 (R2)
;DAC_ex2.c, 32 :: 		}
0x04E2	0xE7FF    B	L_main5
L__main57:
;DAC_ex2.c, 29 :: 		if(peak > Triangle_Amplitude_equal_to_4095)
;DAC_ex2.c, 32 :: 		}
L_main5:
;DAC_ex2.c, 34 :: 		enable_DAC1_channel(false);
; peak start address is: 8 (R2)
0x04E4	0x2100    MOVS	R1, #0
0x04E6	0xB249    SXTB	R1, R1
0x04E8	0x4833    LDR	R0, [PC, #204]
0x04EA	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 35 :: 		enable_DAC2_channel(false);
0x04EC	0x4833    LDR	R0, [PC, #204]
0x04EE	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 37 :: 		set_DAC1_triangle_waveform_amplitude(peak);
0x04F0	0x4833    LDR	R0, [PC, #204]
0x04F2	0x6801    LDR	R1, [R0, #0]
0x04F4	0xF46F6070  MVN	R0, #3840
0x04F8	0x4001    ANDS	R1, R0
0x04FA	0x4831    LDR	R0, [PC, #196]
0x04FC	0x6001    STR	R1, [R0, #0]
0x04FE	0x0211    LSLS	R1, R2, #8
0x0500	0x482F    LDR	R0, [PC, #188]
0x0502	0x6800    LDR	R0, [R0, #0]
0x0504	0xEA400101  ORR	R1, R0, R1, LSL #0
0x0508	0x482D    LDR	R0, [PC, #180]
0x050A	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 38 :: 		set_DAC2_triangle_waveform_amplitude(peak);
0x050C	0x482C    LDR	R0, [PC, #176]
0x050E	0x6801    LDR	R1, [R0, #0]
0x0510	0xF06F6070  MVN	R0, #251658240
0x0514	0x4001    ANDS	R1, R0
0x0516	0x482A    LDR	R0, [PC, #168]
0x0518	0x6001    STR	R1, [R0, #0]
0x051A	0x0611    LSLS	R1, R2, #24
0x051C	0x4828    LDR	R0, [PC, #160]
0x051E	0x6800    LDR	R0, [R0, #0]
0x0520	0xEA400101  ORR	R1, R0, R1, LSL #0
0x0524	0x4826    LDR	R0, [PC, #152]
0x0526	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 40 :: 		enable_DAC1_channel(true);
0x0528	0x2101    MOVS	R1, #1
0x052A	0xB249    SXTB	R1, R1
0x052C	0x4822    LDR	R0, [PC, #136]
0x052E	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 41 :: 		enable_DAC2_channel(true);
0x0530	0x4822    LDR	R0, [PC, #136]
0x0532	0x6001    STR	R1, [R0, #0]
; peak end address is: 8 (R2)
;DAC_ex2.c, 42 :: 		}
0x0534	0xE7FF    B	L_main2
L__main58:
;DAC_ex2.c, 23 :: 		if(get_input(GPIOF_IDR, 14) == 0)
;DAC_ex2.c, 42 :: 		}
L_main2:
;DAC_ex2.c, 44 :: 		if(get_input(GPIOF_IDR, 13) == 0)
; peak start address is: 8 (R2)
0x0536	0x481F    LDR	R0, [PC, #124]
0x0538	0x6800    LDR	R0, [R0, #0]
0x053A	0xF4005000  AND	R0, R0, #8192
0x053E	0xB990    CBNZ	R0, L__main59
; peak end address is: 8 (R2)
;DAC_ex2.c, 46 :: 		while(get_input(GPIOF_IDR, 13) == 0);
L_main13:
; peak start address is: 8 (R2)
0x0540	0x481C    LDR	R0, [PC, #112]
0x0542	0x6800    LDR	R0, [R0, #0]
0x0544	0xF4005000  AND	R0, R0, #8192
0x0548	0xB900    CBNZ	R0, L_main14
0x054A	0xE7F9    B	L_main13
L_main14:
;DAC_ex2.c, 47 :: 		time = ~time;
0x054C	0xF89D0004  LDRB	R0, [SP, #4]
0x0550	0xF3C00000  UBFX	R0, R0, #0, #1
0x0554	0xF0800101  EOR	R1, R0, #1
0x0558	0xF89D0004  LDRB	R0, [SP, #4]
0x055C	0xF3610000  BFI	R0, R1, #0, #1
0x0560	0xF88D0004  STRB	R0, [SP, #4]
; peak end address is: 8 (R2)
;DAC_ex2.c, 48 :: 		}
0x0564	0xE7FF    B	L_main12
L__main59:
;DAC_ex2.c, 44 :: 		if(get_input(GPIOF_IDR, 13) == 0)
;DAC_ex2.c, 48 :: 		}
L_main12:
;DAC_ex2.c, 50 :: 		switch(time)
; peak start address is: 8 (R2)
0x0566	0xE017    B	L_main15
;DAC_ex2.c, 52 :: 		case 1:
L_main17:
;DAC_ex2.c, 54 :: 		delay_us(600);
0x0568	0xF641471F  MOVW	R7, #7199
0x056C	0xF2C00700  MOVT	R7, #0
L_main18:
0x0570	0x1E7F    SUBS	R7, R7, #1
0x0572	0xD1FD    BNE	L_main18
0x0574	0xBF00    NOP
0x0576	0xBF00    NOP
0x0578	0xBF00    NOP
0x057A	0xBF00    NOP
0x057C	0xBF00    NOP
;DAC_ex2.c, 55 :: 		break;
0x057E	0xE012    B	L_main16
;DAC_ex2.c, 57 :: 		default:
L_main20:
;DAC_ex2.c, 59 :: 		delay_us(60);
0x0580	0xF24027CF  MOVW	R7, #719
0x0584	0xF2C00700  MOVT	R7, #0
L_main21:
0x0588	0x1E7F    SUBS	R7, R7, #1
0x058A	0xD1FD    BNE	L_main21
0x058C	0xBF00    NOP
0x058E	0xBF00    NOP
0x0590	0xBF00    NOP
0x0592	0xBF00    NOP
0x0594	0xBF00    NOP
;DAC_ex2.c, 60 :: 		break;
0x0596	0xE006    B	L_main16
;DAC_ex2.c, 62 :: 		}
L_main15:
0x0598	0xF89D0004  LDRB	R0, [SP, #4]
0x059C	0xF3C00000  UBFX	R0, R0, #0, #1
0x05A0	0x2800    CMP	R0, #0
0x05A2	0xD1E1    BNE	L_main17
0x05A4	0xE7EC    B	L_main20
L_main16:
;DAC_ex2.c, 63 :: 		};
; peak end address is: 8 (R2)
0x05A6	0xE784    B	L_main0
;DAC_ex2.c, 64 :: 		}
L_end_main:
L__main_end_loop:
0x05A8	0xE7FE    B	L__main_end_loop
0x05AA	0xBF00    NOP
0x05AC	0x8080420E  	DAC_SWTRIGRbits+0
0x05B0	0x8084420E  	DAC_SWTRIGRbits+0
0x05B4	0x1C084001  	GPIOF_IDR+0
0x05B8	0x8000420E  	DAC_CRbits+0
0x05BC	0x8040420E  	DAC_CRbits+0
0x05C0	0x74004000  	DAC_CR+0
; end of _main
_setup:
;DAC_ex2.c, 67 :: 		void setup()
0x0370	0xB081    SUB	SP, SP, #4
0x0372	0xF8CDE000  STR	LR, [SP, #0]
;DAC_ex2.c, 69 :: 		GPIO_setup();
0x0376	0xF7FFFEDB  BL	_GPIO_setup+0
;DAC_ex2.c, 70 :: 		DAC_setup();
0x037A	0xF7FFFF27  BL	_DAC_setup+0
;DAC_ex2.c, 71 :: 		}
L_end_setup:
0x037E	0xF8DDE000  LDR	LR, [SP, #0]
0x0382	0xB001    ADD	SP, SP, #4
0x0384	0x4770    BX	LR
; end of _setup
_GPIO_setup:
;DAC_ex2.c, 95 :: 		void GPIO_setup()
;DAC_ex2.c, 97 :: 		enable_GPIOA(true);
0x0130	0x2101    MOVS	R1, #1
0x0132	0xB249    SXTB	R1, R1
0x0134	0x4820    LDR	R0, [PC, #128]
0x0136	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 98 :: 		enable_GPIOF(true);
0x0138	0x4820    LDR	R0, [PC, #128]
0x013A	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 100 :: 		pin_configure_low(GPIOA_CRL, 4, analog_input);
0x013C	0x4820    LDR	R0, [PC, #128]
0x013E	0x6801    LDR	R1, [R0, #0]
0x0140	0xF46F2070  MVN	R0, #983040
0x0144	0x4001    ANDS	R1, R0
0x0146	0x481E    LDR	R0, [PC, #120]
0x0148	0x6001    STR	R1, [R0, #0]
0x014A	0x481D    LDR	R0, [PC, #116]
0x014C	0x6801    LDR	R1, [R0, #0]
0x014E	0x481C    LDR	R0, [PC, #112]
0x0150	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 101 :: 		pin_configure_low(GPIOA_CRL, 5, analog_input);
0x0152	0x481B    LDR	R0, [PC, #108]
0x0154	0x6801    LDR	R1, [R0, #0]
0x0156	0xF46F0070  MVN	R0, #15728640
0x015A	0x4001    ANDS	R1, R0
0x015C	0x4818    LDR	R0, [PC, #96]
0x015E	0x6001    STR	R1, [R0, #0]
0x0160	0x4817    LDR	R0, [PC, #92]
0x0162	0x6801    LDR	R1, [R0, #0]
0x0164	0x4816    LDR	R0, [PC, #88]
0x0166	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 103 :: 		pin_configure_high(GPIOF_CRH, 13, digital_input);
0x0168	0x4816    LDR	R0, [PC, #88]
0x016A	0x6801    LDR	R1, [R0, #0]
0x016C	0xF46F0070  MVN	R0, #15728640
0x0170	0x4001    ANDS	R1, R0
0x0172	0x4814    LDR	R0, [PC, #80]
0x0174	0x6001    STR	R1, [R0, #0]
0x0176	0x4813    LDR	R0, [PC, #76]
0x0178	0x6800    LDR	R0, [R0, #0]
0x017A	0xF4400100  ORR	R1, R0, #8388608
0x017E	0x4811    LDR	R0, [PC, #68]
0x0180	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 104 :: 		pin_configure_high(GPIOF_CRH, 14, digital_input);
0x0182	0x4810    LDR	R0, [PC, #64]
0x0184	0x6801    LDR	R1, [R0, #0]
0x0186	0xF06F6070  MVN	R0, #251658240
0x018A	0x4001    ANDS	R1, R0
0x018C	0x480D    LDR	R0, [PC, #52]
0x018E	0x6001    STR	R1, [R0, #0]
0x0190	0x480C    LDR	R0, [PC, #48]
0x0192	0x6800    LDR	R0, [R0, #0]
0x0194	0xF0406100  ORR	R1, R0, #134217728
0x0198	0x480A    LDR	R0, [PC, #40]
0x019A	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 106 :: 		pull_up_enable(GPIOF_ODR, 13);
0x019C	0x480A    LDR	R0, [PC, #40]
0x019E	0x6800    LDR	R0, [R0, #0]
0x01A0	0xF4405100  ORR	R1, R0, #8192
0x01A4	0x4808    LDR	R0, [PC, #32]
0x01A6	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 107 :: 		pull_up_enable(GPIOF_ODR, 14);
0x01A8	0x4807    LDR	R0, [PC, #28]
0x01AA	0x6800    LDR	R0, [R0, #0]
0x01AC	0xF4404180  ORR	R1, R0, #16384
0x01B0	0x4805    LDR	R0, [PC, #20]
0x01B2	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 108 :: 		}
L_end_GPIO_setup:
0x01B4	0x4770    BX	LR
0x01B6	0xBF00    NOP
0x01B8	0x03084242  	RCC_APB2ENRbits+0
0x01BC	0x031C4242  	RCC_APB2ENRbits+0
0x01C0	0x08004001  	GPIOA_CRL+0
0x01C4	0x1C044001  	GPIOF_CRH+0
0x01C8	0x1C0C4001  	GPIOF_ODR+0
; end of _GPIO_setup
_DAC_setup:
;DAC_ex2.c, 74 :: 		void DAC_setup()
;DAC_ex2.c, 76 :: 		enable_DAC(true);
0x01CC	0x2201    MOVS	R2, #1
0x01CE	0xB252    SXTB	R2, R2
0x01D0	0x4837    LDR	R0, [PC, #220]
0x01D2	0x6002    STR	R2, [R0, #0]
;DAC_ex2.c, 77 :: 		DAC_reset();
0x01D4	0x2100    MOVS	R1, #0
0x01D6	0x4837    LDR	R0, [PC, #220]
0x01D8	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 79 :: 		set_DAC1_buffer(enable);
0x01DA	0x4837    LDR	R0, [PC, #220]
0x01DC	0x6002    STR	R2, [R0, #0]
;DAC_ex2.c, 80 :: 		enable_DAC1_trigger(true);
0x01DE	0x4837    LDR	R0, [PC, #220]
0x01E0	0x6002    STR	R2, [R0, #0]
;DAC_ex2.c, 81 :: 		select_DAC1_trigger_source(Software_trigger);
0x01E2	0x4936    LDR	R1, [PC, #216]
0x01E4	0x6808    LDR	R0, [R1, #0]
0x01E6	0xB160    CBZ	R0, L_DAC_setup26
0x01E8	0x4832    LDR	R0, [PC, #200]
0x01EA	0x6801    LDR	R1, [R0, #0]
0x01EC	0xF06F0038  MVN	R0, #56
0x01F0	0x4001    ANDS	R1, R0
0x01F2	0x4830    LDR	R0, [PC, #192]
0x01F4	0x6001    STR	R1, [R0, #0]
0x01F6	0x482F    LDR	R0, [PC, #188]
0x01F8	0x6800    LDR	R0, [R0, #0]
0x01FA	0xF0400138  ORR	R1, R0, #56
0x01FE	0x482D    LDR	R0, [PC, #180]
0x0200	0x6001    STR	R1, [R0, #0]
L_DAC_setup26:
;DAC_ex2.c, 82 :: 		select_DAC1_wave_type(triangle_wave_generation_enabled);
0x0202	0x492E    LDR	R1, [PC, #184]
0x0204	0x6808    LDR	R0, [R1, #0]
0x0206	0xB158    CBZ	R0, L_DAC_setup30
0x0208	0x482A    LDR	R0, [PC, #168]
0x020A	0x6800    LDR	R0, [R0, #0]
0x020C	0xF000013F  AND	R1, R0, #63
0x0210	0x4828    LDR	R0, [PC, #160]
0x0212	0x6001    STR	R1, [R0, #0]
0x0214	0x4827    LDR	R0, [PC, #156]
0x0216	0x6800    LDR	R0, [R0, #0]
0x0218	0xF0400180  ORR	R1, R0, #128
0x021C	0x4825    LDR	R0, [PC, #148]
0x021E	0x6001    STR	R1, [R0, #0]
L_DAC_setup30:
;DAC_ex2.c, 83 :: 		set_DAC1_triangle_waveform_amplitude(Triangle_Amplitude_equal_to_4095);
0x0220	0x4824    LDR	R0, [PC, #144]
0x0222	0x6801    LDR	R1, [R0, #0]
0x0224	0xF46F6070  MVN	R0, #3840
0x0228	0x4001    ANDS	R1, R0
0x022A	0x4822    LDR	R0, [PC, #136]
0x022C	0x6001    STR	R1, [R0, #0]
0x022E	0x4821    LDR	R0, [PC, #132]
0x0230	0x6800    LDR	R0, [R0, #0]
0x0232	0xF4406130  ORR	R1, R0, #2816
0x0236	0x481F    LDR	R0, [PC, #124]
0x0238	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 84 :: 		enable_DAC1_channel(true);
0x023A	0x2101    MOVS	R1, #1
0x023C	0xB249    SXTB	R1, R1
0x023E	0x4820    LDR	R0, [PC, #128]
0x0240	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 86 :: 		set_DAC2_buffer(enable);
0x0242	0x4820    LDR	R0, [PC, #128]
0x0244	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 87 :: 		enable_DAC2_trigger(true);
0x0246	0x4820    LDR	R0, [PC, #128]
0x0248	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 88 :: 		select_DAC2_trigger_source(Software_trigger);
0x024A	0x491F    LDR	R1, [PC, #124]
0x024C	0x6808    LDR	R0, [R1, #0]
0x024E	0xB160    CBZ	R0, L_DAC_setup37
0x0250	0x4818    LDR	R0, [PC, #96]
0x0252	0x6801    LDR	R1, [R0, #0]
0x0254	0xF46F1060  MVN	R0, #3670016
0x0258	0x4001    ANDS	R1, R0
0x025A	0x4816    LDR	R0, [PC, #88]
0x025C	0x6001    STR	R1, [R0, #0]
0x025E	0x4815    LDR	R0, [PC, #84]
0x0260	0x6800    LDR	R0, [R0, #0]
0x0262	0xF4401160  ORR	R1, R0, #3670016
0x0266	0x4813    LDR	R0, [PC, #76]
0x0268	0x6001    STR	R1, [R0, #0]
L_DAC_setup37:
;DAC_ex2.c, 89 :: 		select_DAC2_wave_type(triangle_wave_generation_enabled);
0x026A	0x4917    LDR	R1, [PC, #92]
0x026C	0x6808    LDR	R0, [R1, #0]
0x026E	0xB160    CBZ	R0, L_DAC_setup41
0x0270	0x4810    LDR	R0, [PC, #64]
0x0272	0x6801    LDR	R1, [R0, #0]
0x0274	0xF46F0040  MVN	R0, #12582912
0x0278	0x4001    ANDS	R1, R0
0x027A	0x480E    LDR	R0, [PC, #56]
0x027C	0x6001    STR	R1, [R0, #0]
0x027E	0x480D    LDR	R0, [PC, #52]
0x0280	0x6800    LDR	R0, [R0, #0]
0x0282	0xF4400100  ORR	R1, R0, #8388608
0x0286	0x480B    LDR	R0, [PC, #44]
0x0288	0x6001    STR	R1, [R0, #0]
L_DAC_setup41:
;DAC_ex2.c, 90 :: 		set_DAC2_triangle_waveform_amplitude(Triangle_Amplitude_equal_to_4095);
0x028A	0x480A    LDR	R0, [PC, #40]
0x028C	0x6801    LDR	R1, [R0, #0]
0x028E	0xF06F6070  MVN	R0, #251658240
0x0292	0x4001    ANDS	R1, R0
0x0294	0x4807    LDR	R0, [PC, #28]
0x0296	0x6001    STR	R1, [R0, #0]
0x0298	0x4806    LDR	R0, [PC, #24]
0x029A	0x6800    LDR	R0, [R0, #0]
0x029C	0xF0406130  ORR	R1, R0, #184549376
0x02A0	0x4804    LDR	R0, [PC, #16]
0x02A2	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 91 :: 		enable_DAC2_channel(true);
0x02A4	0x2101    MOVS	R1, #1
0x02A6	0xB249    SXTB	R1, R1
0x02A8	0x4808    LDR	R0, [PC, #32]
0x02AA	0x6001    STR	R1, [R0, #0]
;DAC_ex2.c, 92 :: 		}
L_end_DAC_setup:
0x02AC	0x4770    BX	LR
0x02AE	0xBF00    NOP
0x02B0	0x03F44242  	RCC_APB1ENRbits+0
0x02B4	0x74004000  	DAC_CR+0
0x02B8	0x8004420E  	DAC_CRbits+0
0x02BC	0x8008420E  	DAC_CRbits+0
0x02C0	0x8000420E  	DAC_CRbits+0
0x02C4	0x8044420E  	DAC_CRbits+0
0x02C8	0x8048420E  	DAC_CRbits+0
0x02CC	0x8040420E  	DAC_CRbits+0
; end of _DAC_setup
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x035C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x035E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0362	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0366	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x036A	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x036C	0xB001    ADD	SP, SP, #4
0x036E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0320	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0322	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0326	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x032A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x032E	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0330	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0334	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0336	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0338	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x033A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x033E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0342	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0344	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0348	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x034A	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x034C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0350	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0354	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0356	0xB001    ADD	SP, SP, #4
0x0358	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x03A4	0xB082    SUB	SP, SP, #8
0x03A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x03AA	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x03AC	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03AE	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x03B0	0xF64B3080  MOVW	R0, #48000
0x03B4	0x4281    CMP	R1, R0
0x03B6	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x03B8	0x4832    LDR	R0, [PC, #200]
0x03BA	0x6800    LDR	R0, [R0, #0]
0x03BC	0xF0400102  ORR	R1, R0, #2
0x03C0	0x4830    LDR	R0, [PC, #192]
0x03C2	0x6001    STR	R1, [R0, #0]
0x03C4	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03C6	0xF64550C0  MOVW	R0, #24000
0x03CA	0x4281    CMP	R1, R0
0x03CC	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x03CE	0x482D    LDR	R0, [PC, #180]
0x03D0	0x6800    LDR	R0, [R0, #0]
0x03D2	0xF0400101  ORR	R1, R0, #1
0x03D6	0x482B    LDR	R0, [PC, #172]
0x03D8	0x6001    STR	R1, [R0, #0]
0x03DA	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x03DC	0x4829    LDR	R0, [PC, #164]
0x03DE	0x6801    LDR	R1, [R0, #0]
0x03E0	0xF06F0007  MVN	R0, #7
0x03E4	0x4001    ANDS	R1, R0
0x03E6	0x4827    LDR	R0, [PC, #156]
0x03E8	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x03EA	0xF7FFFF71  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x03EE	0x4826    LDR	R0, [PC, #152]
0x03F0	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x03F2	0x4826    LDR	R0, [PC, #152]
0x03F4	0xEA020100  AND	R1, R2, R0, LSL #0
0x03F8	0x4825    LDR	R0, [PC, #148]
0x03FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x03FC	0xF0020001  AND	R0, R2, #1
0x0400	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0402	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0404	0x4822    LDR	R0, [PC, #136]
0x0406	0x6800    LDR	R0, [R0, #0]
0x0408	0xF0000002  AND	R0, R0, #2
0x040C	0x2800    CMP	R0, #0
0x040E	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0410	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0412	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0414	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0416	0xF4023080  AND	R0, R2, #65536
0x041A	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x041C	0x481C    LDR	R0, [PC, #112]
0x041E	0x6800    LDR	R0, [R0, #0]
0x0420	0xF4003000  AND	R0, R0, #131072
0x0424	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0426	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0428	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x042A	0x460A    MOV	R2, R1
0x042C	0x9901    LDR	R1, [SP, #4]
0x042E	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0430	0x9101    STR	R1, [SP, #4]
0x0432	0x4611    MOV	R1, R2
0x0434	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0436	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x043A	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x043C	0x4814    LDR	R0, [PC, #80]
0x043E	0x6800    LDR	R0, [R0, #0]
0x0440	0xF0407180  ORR	R1, R0, #16777216
0x0444	0x4812    LDR	R0, [PC, #72]
0x0446	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0448	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x044A	0x4811    LDR	R0, [PC, #68]
0x044C	0x6800    LDR	R0, [R0, #0]
0x044E	0xF0007000  AND	R0, R0, #33554432
0x0452	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0454	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0456	0x460A    MOV	R2, R1
0x0458	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x045A	0x480B    LDR	R0, [PC, #44]
0x045C	0x6800    LDR	R0, [R0, #0]
0x045E	0xF000010C  AND	R1, R0, #12
0x0462	0x0090    LSLS	R0, R2, #2
0x0464	0xF000000C  AND	R0, R0, #12
0x0468	0x4281    CMP	R1, R0
0x046A	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x046C	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x046E	0xF8DDE000  LDR	LR, [SP, #0]
0x0472	0xB002    ADD	SP, SP, #8
0x0474	0x4770    BX	LR
0x0476	0xBF00    NOP
0x0478	0x00810109  	#17367169
0x047C	0xC402005D  	#6145026
0x0480	0x19400001  	#72000
0x0484	0x20004002  	FLASH_ACR+0
0x0488	0x10044002  	RCC_CFGR+0
0x048C	0xFFFF000F  	#1048575
0x0490	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x02D0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x02D2	0x480F    LDR	R0, [PC, #60]
0x02D4	0x6800    LDR	R0, [R0, #0]
0x02D6	0xF0400101  ORR	R1, R0, #1
0x02DA	0x480D    LDR	R0, [PC, #52]
0x02DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x02DE	0x490D    LDR	R1, [PC, #52]
0x02E0	0x480D    LDR	R0, [PC, #52]
0x02E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x02E4	0x480A    LDR	R0, [PC, #40]
0x02E6	0x6801    LDR	R1, [R0, #0]
0x02E8	0x480C    LDR	R0, [PC, #48]
0x02EA	0x4001    ANDS	R1, R0
0x02EC	0x4808    LDR	R0, [PC, #32]
0x02EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x02F0	0x4807    LDR	R0, [PC, #28]
0x02F2	0x6801    LDR	R1, [R0, #0]
0x02F4	0xF46F2080  MVN	R0, #262144
0x02F8	0x4001    ANDS	R1, R0
0x02FA	0x4805    LDR	R0, [PC, #20]
0x02FC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x02FE	0x4806    LDR	R0, [PC, #24]
0x0300	0x6801    LDR	R1, [R0, #0]
0x0302	0xF46F00FE  MVN	R0, #8323072
0x0306	0x4001    ANDS	R1, R0
0x0308	0x4803    LDR	R0, [PC, #12]
0x030A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x030C	0xB001    ADD	SP, SP, #4
0x030E	0x4770    BX	LR
0x0310	0x10004002  	RCC_CR+0
0x0314	0x0000F8FF  	#-117506048
0x0318	0x10044002  	RCC_CFGR+0
0x031C	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0388	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x038A	0x4902    LDR	R1, [PC, #8]
0x038C	0x4802    LDR	R0, [PC, #8]
0x038E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0390	0xB001    ADD	SP, SP, #4
0x0392	0x4770    BX	LR
0x0394	0x19400001  	#72000
0x0398	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x039C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x039E	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
; end of ___GenExcept
0x05C4	0xB500    PUSH	(R14)
0x05C6	0xF8DFB010  LDR	R11, [PC, #16]
0x05CA	0xF8DFA010  LDR	R10, [PC, #16]
0x05CE	0xF7FFFEA7  BL	800
0x05D2	0xBD00    POP	(R15)
0x05D4	0x4770    BX	LR
0x05D6	0xBF00    NOP
0x05D8	0x00002000  	#536870912
0x05DC	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [156]    _GPIO_setup
0x01CC     [260]    _DAC_setup
0x02D0      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0320      [58]    ___FillZeros
0x035C      [20]    ___CC2DW
0x0370      [22]    _setup
0x0388      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x039C       [8]    ___GenExcept
0x03A4     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0498     [300]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
