
SWOTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030a4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080031b0  080031b0  000041b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003288  08003288  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003288  08003288  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003288  08003288  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003288  08003288  00004288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800328c  0800328c  0000428c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003290  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  20000068  080032f8  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  080032f8  00005208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005a4f  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000188f  00000000  00000000  0000aae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000660  00000000  00000000  0000c370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004a7  00000000  00000000  0000c9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f89  00000000  00000000  0000ce77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000077f1  00000000  00000000  00024e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086a5a  00000000  00000000  0002c5f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b304b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f04  00000000  00000000  000b3090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000b4f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003198 	.word	0x08003198

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003198 	.word	0x08003198

0800014c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000154:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000158:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800015c:	f003 0301 	and.w	r3, r3, #1
 8000160:	2b00      	cmp	r3, #0
 8000162:	d013      	beq.n	800018c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000164:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000168:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800016c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000170:	2b00      	cmp	r3, #0
 8000172:	d00b      	beq.n	800018c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000174:	e000      	b.n	8000178 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000176:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000178:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d0f9      	beq.n	8000176 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000182:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000186:	687a      	ldr	r2, [r7, #4]
 8000188:	b2d2      	uxtb	r2, r2
 800018a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800018c:	687b      	ldr	r3, [r7, #4]
}
 800018e:	4618      	mov	r0, r3
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <__io_putchar>:
/* USER CODE BEGIN PD */
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int __io_putchar(int ch){
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	4618      	mov	r0, r3
 80001a4:	f7ff ffd2 	bl	800014c <ITM_SendChar>
	return ch;
 80001a8:	687b      	ldr	r3, [r7, #4]
}
 80001aa:	4618      	mov	r0, r3
 80001ac:	3708      	adds	r7, #8
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bd80      	pop	{r7, pc}
	...

080001b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b08a      	sub	sp, #40	@ 0x28
 80001b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ba:	f000 fadf 	bl	800077c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001be:	f000 f859 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c2:	f000 f91d 	bl	8000400 <MX_GPIO_Init>
  MX_ADC1_Init();
 80001c6:	f000 f8b1 	bl	800032c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80001ca:	4826      	ldr	r0, [pc, #152]	@ (8000264 <main+0xb0>)
 80001cc:	f000 fcd0 	bl	8000b70 <HAL_ADCEx_Calibration_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADCEx_InjectedStart(&hadc1);
 80001d0:	4824      	ldr	r0, [pc, #144]	@ (8000264 <main+0xb0>)
 80001d2:	f000 fd7b 	bl	8000ccc <HAL_ADCEx_InjectedStart>
	  HAL_ADCEx_InjectedPollForConversion(&hadc1, 10);
 80001d6:	210a      	movs	r1, #10
 80001d8:	4822      	ldr	r0, [pc, #136]	@ (8000264 <main+0xb0>)
 80001da:	f000 fdfd 	bl	8000dd8 <HAL_ADCEx_InjectedPollForConversion>
	  uint32_t jA = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 80001de:	2101      	movs	r1, #1
 80001e0:	4820      	ldr	r0, [pc, #128]	@ (8000264 <main+0xb0>)
 80001e2:	f000 fef1 	bl	8000fc8 <HAL_ADCEx_InjectedGetValue>
 80001e6:	6178      	str	r0, [r7, #20]
	  HAL_ADCEx_InjectedStart(&hadc1);
 80001e8:	481e      	ldr	r0, [pc, #120]	@ (8000264 <main+0xb0>)
 80001ea:	f000 fd6f 	bl	8000ccc <HAL_ADCEx_InjectedStart>
	  HAL_ADCEx_InjectedPollForConversion(&hadc1, 10);
 80001ee:	210a      	movs	r1, #10
 80001f0:	481c      	ldr	r0, [pc, #112]	@ (8000264 <main+0xb0>)
 80001f2:	f000 fdf1 	bl	8000dd8 <HAL_ADCEx_InjectedPollForConversion>
	  uint32_t jB = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 80001f6:	2102      	movs	r1, #2
 80001f8:	481a      	ldr	r0, [pc, #104]	@ (8000264 <main+0xb0>)
 80001fa:	f000 fee5 	bl	8000fc8 <HAL_ADCEx_InjectedGetValue>
 80001fe:	6138      	str	r0, [r7, #16]
	  HAL_ADCEx_InjectedStart(&hadc1);
 8000200:	4818      	ldr	r0, [pc, #96]	@ (8000264 <main+0xb0>)
 8000202:	f000 fd63 	bl	8000ccc <HAL_ADCEx_InjectedStart>
	  HAL_ADCEx_InjectedPollForConversion(&hadc1, 10);
 8000206:	210a      	movs	r1, #10
 8000208:	4816      	ldr	r0, [pc, #88]	@ (8000264 <main+0xb0>)
 800020a:	f000 fde5 	bl	8000dd8 <HAL_ADCEx_InjectedPollForConversion>
	  uint32_t vBat = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 800020e:	2103      	movs	r1, #3
 8000210:	4814      	ldr	r0, [pc, #80]	@ (8000264 <main+0xb0>)
 8000212:	f000 fed9 	bl	8000fc8 <HAL_ADCEx_InjectedGetValue>
 8000216:	60f8      	str	r0, [r7, #12]
	  int btn1 = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 8000218:	2140      	movs	r1, #64	@ 0x40
 800021a:	4813      	ldr	r0, [pc, #76]	@ (8000268 <main+0xb4>)
 800021c:	f001 fb04 	bl	8001828 <HAL_GPIO_ReadPin>
 8000220:	4603      	mov	r3, r0
 8000222:	60bb      	str	r3, [r7, #8]
	  int btn2 = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 8000224:	2180      	movs	r1, #128	@ 0x80
 8000226:	4810      	ldr	r0, [pc, #64]	@ (8000268 <main+0xb4>)
 8000228:	f001 fafe 	bl	8001828 <HAL_GPIO_ReadPin>
 800022c:	4603      	mov	r3, r0
 800022e:	607b      	str	r3, [r7, #4]
	  int btn3 = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 8000230:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000234:	480d      	ldr	r0, [pc, #52]	@ (800026c <main+0xb8>)
 8000236:	f001 faf7 	bl	8001828 <HAL_GPIO_ReadPin>
 800023a:	4603      	mov	r3, r0
 800023c:	603b      	str	r3, [r7, #0]
	  printf("SWO Test, btn1: %i, btn2: %i, btn3: %i, Joystick Alpha 1: %lu, Joystick Beta 1: %lu, vBat: %lu \n", btn1, btn2, btn3, jA, jB, vBat);
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	9302      	str	r3, [sp, #8]
 8000242:	693b      	ldr	r3, [r7, #16]
 8000244:	9301      	str	r3, [sp, #4]
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	68b9      	ldr	r1, [r7, #8]
 8000250:	4807      	ldr	r0, [pc, #28]	@ (8000270 <main+0xbc>)
 8000252:	f002 f92b 	bl	80024ac <iprintf>
	  HAL_Delay(500);
 8000256:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800025a:	f000 faf1 	bl	8000840 <HAL_Delay>
  {
 800025e:	bf00      	nop
 8000260:	e7b6      	b.n	80001d0 <main+0x1c>
 8000262:	bf00      	nop
 8000264:	20000084 	.word	0x20000084
 8000268:	40010800 	.word	0x40010800
 800026c:	40010c00 	.word	0x40010c00
 8000270:	080031b0 	.word	0x080031b0

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b094      	sub	sp, #80	@ 0x50
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800027e:	2228      	movs	r2, #40	@ 0x28
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f002 f967 	bl	8002556 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	2200      	movs	r2, #0
 800028e:	601a      	str	r2, [r3, #0]
 8000290:	605a      	str	r2, [r3, #4]
 8000292:	609a      	str	r2, [r3, #8]
 8000294:	60da      	str	r2, [r3, #12]
 8000296:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002a4:	2301      	movs	r3, #1
 80002a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002ae:	2300      	movs	r3, #0
 80002b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b2:	2301      	movs	r3, #1
 80002b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b6:	2302      	movs	r3, #2
 80002b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002c0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002ca:	4618      	mov	r0, r3
 80002cc:	f001 fac4 	bl	8001858 <HAL_RCC_OscConfig>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002d6:	f000 f8e5 	bl	80004a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002da:	230f      	movs	r3, #15
 80002dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002de:	2302      	movs	r3, #2
 80002e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002f0:	f107 0314 	add.w	r3, r7, #20
 80002f4:	2102      	movs	r1, #2
 80002f6:	4618      	mov	r0, r3
 80002f8:	f001 fd30 	bl	8001d5c <HAL_RCC_ClockConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000302:	f000 f8cf 	bl	80004a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000306:	2302      	movs	r3, #2
 8000308:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800030a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800030e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	4618      	mov	r0, r3
 8000314:	f001 fe9c 	bl	8002050 <HAL_RCCEx_PeriphCLKConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800031e:	f000 f8c1 	bl	80004a4 <Error_Handler>
  }
}
 8000322:	bf00      	nop
 8000324:	3750      	adds	r7, #80	@ 0x50
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b088      	sub	sp, #32
 8000330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	2200      	movs	r2, #0
 8000336:	601a      	str	r2, [r3, #0]
 8000338:	605a      	str	r2, [r3, #4]
 800033a:	609a      	str	r2, [r3, #8]
 800033c:	60da      	str	r2, [r3, #12]
 800033e:	611a      	str	r2, [r3, #16]
 8000340:	615a      	str	r2, [r3, #20]
 8000342:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000344:	4b2c      	ldr	r3, [pc, #176]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 8000346:	4a2d      	ldr	r2, [pc, #180]	@ (80003fc <MX_ADC1_Init+0xd0>)
 8000348:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800034a:	4b2b      	ldr	r3, [pc, #172]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 800034c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000350:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000352:	4b29      	ldr	r3, [pc, #164]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 8000354:	2200      	movs	r2, #0
 8000356:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b27      	ldr	r3, [pc, #156]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 800035a:	2200      	movs	r2, #0
 800035c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800035e:	4b26      	ldr	r3, [pc, #152]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 8000360:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000364:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000366:	4b24      	ldr	r3, [pc, #144]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 8000368:	2200      	movs	r2, #0
 800036a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800036c:	4b22      	ldr	r3, [pc, #136]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 800036e:	2201      	movs	r2, #1
 8000370:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000372:	4821      	ldr	r0, [pc, #132]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 8000374:	f000 fa88 	bl	8000888 <HAL_ADC_Init>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 800037e:	f000 f891 	bl	80004a4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8000382:	2300      	movs	r3, #0
 8000384:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000386:	2301      	movs	r3, #1
 8000388:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 3;
 800038a:	2303      	movs	r3, #3
 800038c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 800038e:	2303      	movs	r3, #3
 8000390:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000392:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000396:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000398:	2300      	movs	r3, #0
 800039a:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800039c:	2300      	movs	r3, #0
 800039e:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	4619      	mov	r1, r3
 80003a8:	4813      	ldr	r0, [pc, #76]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 80003aa:	f000 fe3b 	bl	8001024 <HAL_ADCEx_InjectedConfigChannel>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003b4:	f000 f876 	bl	80004a4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80003b8:	2301      	movs	r3, #1
 80003ba:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80003bc:	2302      	movs	r3, #2
 80003be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	4619      	mov	r1, r3
 80003c4:	480c      	ldr	r0, [pc, #48]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 80003c6:	f000 fe2d 	bl	8001024 <HAL_ADCEx_InjectedConfigChannel>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80003d0:	f000 f868 	bl	80004a4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 80003d4:	2304      	movs	r3, #4
 80003d6:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80003d8:	2303      	movs	r3, #3
 80003da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80003dc:	1d3b      	adds	r3, r7, #4
 80003de:	4619      	mov	r1, r3
 80003e0:	4805      	ldr	r0, [pc, #20]	@ (80003f8 <MX_ADC1_Init+0xcc>)
 80003e2:	f000 fe1f 	bl	8001024 <HAL_ADCEx_InjectedConfigChannel>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003ec:	f000 f85a 	bl	80004a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f0:	bf00      	nop
 80003f2:	3720      	adds	r7, #32
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000084 	.word	0x20000084
 80003fc:	40012400 	.word	0x40012400

08000400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b088      	sub	sp, #32
 8000404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000406:	f107 0310 	add.w	r3, r7, #16
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
 8000412:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000414:	4b20      	ldr	r3, [pc, #128]	@ (8000498 <MX_GPIO_Init+0x98>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a1f      	ldr	r2, [pc, #124]	@ (8000498 <MX_GPIO_Init+0x98>)
 800041a:	f043 0320 	orr.w	r3, r3, #32
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b1d      	ldr	r3, [pc, #116]	@ (8000498 <MX_GPIO_Init+0x98>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0320 	and.w	r3, r3, #32
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	4b1a      	ldr	r3, [pc, #104]	@ (8000498 <MX_GPIO_Init+0x98>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	4a19      	ldr	r2, [pc, #100]	@ (8000498 <MX_GPIO_Init+0x98>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	6193      	str	r3, [r2, #24]
 8000438:	4b17      	ldr	r3, [pc, #92]	@ (8000498 <MX_GPIO_Init+0x98>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f003 0304 	and.w	r3, r3, #4
 8000440:	60bb      	str	r3, [r7, #8]
 8000442:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000444:	4b14      	ldr	r3, [pc, #80]	@ (8000498 <MX_GPIO_Init+0x98>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a13      	ldr	r2, [pc, #76]	@ (8000498 <MX_GPIO_Init+0x98>)
 800044a:	f043 0308 	orr.w	r3, r3, #8
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4b11      	ldr	r3, [pc, #68]	@ (8000498 <MX_GPIO_Init+0x98>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0308 	and.w	r3, r3, #8
 8000458:	607b      	str	r3, [r7, #4]
 800045a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 800045c:	23c0      	movs	r3, #192	@ 0xc0
 800045e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000464:	2302      	movs	r3, #2
 8000466:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000468:	f107 0310 	add.w	r3, r7, #16
 800046c:	4619      	mov	r1, r3
 800046e:	480b      	ldr	r0, [pc, #44]	@ (800049c <MX_GPIO_Init+0x9c>)
 8000470:	f001 f856 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN3_Pin */
  GPIO_InitStruct.Pin = BTN3_Pin;
 8000474:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800047a:	2300      	movs	r3, #0
 800047c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800047e:	2302      	movs	r3, #2
 8000480:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN3_GPIO_Port, &GPIO_InitStruct);
 8000482:	f107 0310 	add.w	r3, r7, #16
 8000486:	4619      	mov	r1, r3
 8000488:	4805      	ldr	r0, [pc, #20]	@ (80004a0 <MX_GPIO_Init+0xa0>)
 800048a:	f001 f849 	bl	8001520 <HAL_GPIO_Init>

}
 800048e:	bf00      	nop
 8000490:	3720      	adds	r7, #32
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000
 800049c:	40010800 	.word	0x40010800
 80004a0:	40010c00 	.word	0x40010c00

080004a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a8:	b672      	cpsid	i
}
 80004aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <Error_Handler+0x8>

080004b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004b6:	4b15      	ldr	r3, [pc, #84]	@ (800050c <HAL_MspInit+0x5c>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	4a14      	ldr	r2, [pc, #80]	@ (800050c <HAL_MspInit+0x5c>)
 80004bc:	f043 0301 	orr.w	r3, r3, #1
 80004c0:	6193      	str	r3, [r2, #24]
 80004c2:	4b12      	ldr	r3, [pc, #72]	@ (800050c <HAL_MspInit+0x5c>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	60bb      	str	r3, [r7, #8]
 80004cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ce:	4b0f      	ldr	r3, [pc, #60]	@ (800050c <HAL_MspInit+0x5c>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	4a0e      	ldr	r2, [pc, #56]	@ (800050c <HAL_MspInit+0x5c>)
 80004d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004d8:	61d3      	str	r3, [r2, #28]
 80004da:	4b0c      	ldr	r3, [pc, #48]	@ (800050c <HAL_MspInit+0x5c>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004e2:	607b      	str	r3, [r7, #4]
 80004e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000510 <HAL_MspInit+0x60>)
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	4a04      	ldr	r2, [pc, #16]	@ (8000510 <HAL_MspInit+0x60>)
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000502:	bf00      	nop
 8000504:	3714      	adds	r7, #20
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr
 800050c:	40021000 	.word	0x40021000
 8000510:	40010000 	.word	0x40010000

08000514 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051c:	f107 0310 	add.w	r3, r7, #16
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a14      	ldr	r2, [pc, #80]	@ (8000580 <HAL_ADC_MspInit+0x6c>)
 8000530:	4293      	cmp	r3, r2
 8000532:	d121      	bne.n	8000578 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000534:	4b13      	ldr	r3, [pc, #76]	@ (8000584 <HAL_ADC_MspInit+0x70>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a12      	ldr	r2, [pc, #72]	@ (8000584 <HAL_ADC_MspInit+0x70>)
 800053a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b10      	ldr	r3, [pc, #64]	@ (8000584 <HAL_ADC_MspInit+0x70>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800054c:	4b0d      	ldr	r3, [pc, #52]	@ (8000584 <HAL_ADC_MspInit+0x70>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a0c      	ldr	r2, [pc, #48]	@ (8000584 <HAL_ADC_MspInit+0x70>)
 8000552:	f043 0304 	orr.w	r3, r3, #4
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <HAL_ADC_MspInit+0x70>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0304 	and.w	r3, r3, #4
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = A1_Pin|GPIO_PIN_1|GPIO_PIN_4;
 8000564:	2313      	movs	r3, #19
 8000566:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000568:	2303      	movs	r3, #3
 800056a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056c:	f107 0310 	add.w	r3, r7, #16
 8000570:	4619      	mov	r1, r3
 8000572:	4805      	ldr	r0, [pc, #20]	@ (8000588 <HAL_ADC_MspInit+0x74>)
 8000574:	f000 ffd4 	bl	8001520 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000578:	bf00      	nop
 800057a:	3720      	adds	r7, #32
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	40012400 	.word	0x40012400
 8000584:	40021000 	.word	0x40021000
 8000588:	40010800 	.word	0x40010800

0800058c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <NMI_Handler+0x4>

08000594 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <HardFault_Handler+0x4>

0800059c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <MemManage_Handler+0x4>

080005a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <BusFault_Handler+0x4>

080005ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <UsageFault_Handler+0x4>

080005b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bc80      	pop	{r7}
 80005be:	4770      	bx	lr

080005c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr

080005cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005dc:	f000 f914 	bl	8000808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b086      	sub	sp, #24
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
 80005f4:	e00a      	b.n	800060c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80005f6:	f3af 8000 	nop.w
 80005fa:	4601      	mov	r1, r0
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	1c5a      	adds	r2, r3, #1
 8000600:	60ba      	str	r2, [r7, #8]
 8000602:	b2ca      	uxtb	r2, r1
 8000604:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	3301      	adds	r3, #1
 800060a:	617b      	str	r3, [r7, #20]
 800060c:	697a      	ldr	r2, [r7, #20]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	429a      	cmp	r2, r3
 8000612:	dbf0      	blt.n	80005f6 <_read+0x12>
	}

return len;
 8000614:	687b      	ldr	r3, [r7, #4]
}
 8000616:	4618      	mov	r0, r3
 8000618:	3718      	adds	r7, #24
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b086      	sub	sp, #24
 8000622:	af00      	add	r7, sp, #0
 8000624:	60f8      	str	r0, [r7, #12]
 8000626:	60b9      	str	r1, [r7, #8]
 8000628:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	e009      	b.n	8000644 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	1c5a      	adds	r2, r3, #1
 8000634:	60ba      	str	r2, [r7, #8]
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff fdad 	bl	8000198 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	3301      	adds	r3, #1
 8000642:	617b      	str	r3, [r7, #20]
 8000644:	697a      	ldr	r2, [r7, #20]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	429a      	cmp	r2, r3
 800064a:	dbf1      	blt.n	8000630 <_write+0x12>
	}
	return len;
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3718      	adds	r7, #24
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <_close>:

int _close(int file)
{
 8000656:	b480      	push	{r7}
 8000658:	b083      	sub	sp, #12
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
	return -1;
 800065e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000662:	4618      	mov	r0, r3
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800067c:	605a      	str	r2, [r3, #4]
	return 0;
 800067e:	2300      	movs	r3, #0
}
 8000680:	4618      	mov	r0, r3
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <_isatty>:

int _isatty(int file)
{
 800068a:	b480      	push	{r7}
 800068c:	b083      	sub	sp, #12
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
	return 1;
 8000692:	2301      	movs	r3, #1
}
 8000694:	4618      	mov	r0, r3
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr

0800069e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800069e:	b480      	push	{r7}
 80006a0:	b085      	sub	sp, #20
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	60f8      	str	r0, [r7, #12]
 80006a6:	60b9      	str	r1, [r7, #8]
 80006a8:	607a      	str	r2, [r7, #4]
	return 0;
 80006aa:	2300      	movs	r3, #0
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3714      	adds	r7, #20
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr
	...

080006b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006c0:	4a14      	ldr	r2, [pc, #80]	@ (8000714 <_sbrk+0x5c>)
 80006c2:	4b15      	ldr	r3, [pc, #84]	@ (8000718 <_sbrk+0x60>)
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006cc:	4b13      	ldr	r3, [pc, #76]	@ (800071c <_sbrk+0x64>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d102      	bne.n	80006da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006d4:	4b11      	ldr	r3, [pc, #68]	@ (800071c <_sbrk+0x64>)
 80006d6:	4a12      	ldr	r2, [pc, #72]	@ (8000720 <_sbrk+0x68>)
 80006d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <_sbrk+0x64>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d207      	bcs.n	80006f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006e8:	f001 ff84 	bl	80025f4 <__errno>
 80006ec:	4603      	mov	r3, r0
 80006ee:	220c      	movs	r2, #12
 80006f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006f6:	e009      	b.n	800070c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006f8:	4b08      	ldr	r3, [pc, #32]	@ (800071c <_sbrk+0x64>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006fe:	4b07      	ldr	r3, [pc, #28]	@ (800071c <_sbrk+0x64>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4413      	add	r3, r2
 8000706:	4a05      	ldr	r2, [pc, #20]	@ (800071c <_sbrk+0x64>)
 8000708:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800070a:	68fb      	ldr	r3, [r7, #12]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20005000 	.word	0x20005000
 8000718:	00000400 	.word	0x00000400
 800071c:	200000b4 	.word	0x200000b4
 8000720:	20000208 	.word	0x20000208

08000724 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr

08000730 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000730:	f7ff fff8 	bl	8000724 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000734:	480b      	ldr	r0, [pc, #44]	@ (8000764 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000736:	490c      	ldr	r1, [pc, #48]	@ (8000768 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000738:	4a0c      	ldr	r2, [pc, #48]	@ (800076c <LoopFillZerobss+0x16>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800073c:	e002      	b.n	8000744 <LoopCopyDataInit>

0800073e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800073e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000742:	3304      	adds	r3, #4

08000744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000748:	d3f9      	bcc.n	800073e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800074a:	4a09      	ldr	r2, [pc, #36]	@ (8000770 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800074c:	4c09      	ldr	r4, [pc, #36]	@ (8000774 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800074e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000750:	e001      	b.n	8000756 <LoopFillZerobss>

08000752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000754:	3204      	adds	r2, #4

08000756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000758:	d3fb      	bcc.n	8000752 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800075a:	f001 ff51 	bl	8002600 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075e:	f7ff fd29 	bl	80001b4 <main>
  bx lr
 8000762:	4770      	bx	lr
  ldr r0, =_sdata
 8000764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000768:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800076c:	08003290 	.word	0x08003290
  ldr r2, =_sbss
 8000770:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000774:	20000208 	.word	0x20000208

08000778 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000778:	e7fe      	b.n	8000778 <ADC1_2_IRQHandler>
	...

0800077c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <HAL_Init+0x28>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <HAL_Init+0x28>)
 8000786:	f043 0310 	orr.w	r3, r3, #16
 800078a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800078c:	2003      	movs	r0, #3
 800078e:	f000 fe93 	bl	80014b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000792:	200f      	movs	r0, #15
 8000794:	f000 f808 	bl	80007a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000798:	f7ff fe8a 	bl	80004b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800079c:	2300      	movs	r3, #0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40022000 	.word	0x40022000

080007a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <HAL_InitTick+0x54>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_InitTick+0x58>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	4619      	mov	r1, r3
 80007ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007be:	fbb3 f3f1 	udiv	r3, r3, r1
 80007c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 fe9d 	bl	8001506 <HAL_SYSTICK_Config>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	e00e      	b.n	80007f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b0f      	cmp	r3, #15
 80007da:	d80a      	bhi.n	80007f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007dc:	2200      	movs	r2, #0
 80007de:	6879      	ldr	r1, [r7, #4]
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007e4:	f000 fe73 	bl	80014ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e8:	4a06      	ldr	r2, [pc, #24]	@ (8000804 <HAL_InitTick+0x5c>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007ee:	2300      	movs	r3, #0
 80007f0:	e000      	b.n	80007f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007f2:	2301      	movs	r3, #1
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000000 	.word	0x20000000
 8000800:	20000008 	.word	0x20000008
 8000804:	20000004 	.word	0x20000004

08000808 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <HAL_IncTick+0x1c>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <HAL_IncTick+0x20>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4413      	add	r3, r2
 8000818:	4a03      	ldr	r2, [pc, #12]	@ (8000828 <HAL_IncTick+0x20>)
 800081a:	6013      	str	r3, [r2, #0]
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr
 8000824:	20000008 	.word	0x20000008
 8000828:	200000b8 	.word	0x200000b8

0800082c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return uwTick;
 8000830:	4b02      	ldr	r3, [pc, #8]	@ (800083c <HAL_GetTick+0x10>)
 8000832:	681b      	ldr	r3, [r3, #0]
}
 8000834:	4618      	mov	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	200000b8 	.word	0x200000b8

08000840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000848:	f7ff fff0 	bl	800082c <HAL_GetTick>
 800084c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000858:	d005      	beq.n	8000866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <HAL_Delay+0x44>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	4413      	add	r3, r2
 8000864:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000866:	bf00      	nop
 8000868:	f7ff ffe0 	bl	800082c <HAL_GetTick>
 800086c:	4602      	mov	r2, r0
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	429a      	cmp	r2, r3
 8000876:	d8f7      	bhi.n	8000868 <HAL_Delay+0x28>
  {
  }
}
 8000878:	bf00      	nop
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000008 	.word	0x20000008

08000888 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000890:	2300      	movs	r3, #0
 8000892:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000894:	2300      	movs	r3, #0
 8000896:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800089c:	2300      	movs	r3, #0
 800089e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d101      	bne.n	80008aa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	e0be      	b.n	8000a28 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d109      	bne.n	80008cc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2200      	movs	r2, #0
 80008bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2200      	movs	r2, #0
 80008c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff fe24 	bl	8000514 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f000 f90d 	bl	8000aec <ADC_ConversionStop_Disable>
 80008d2:	4603      	mov	r3, r0
 80008d4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008da:	f003 0310 	and.w	r3, r3, #16
 80008de:	2b00      	cmp	r3, #0
 80008e0:	f040 8099 	bne.w	8000a16 <HAL_ADC_Init+0x18e>
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	f040 8095 	bne.w	8000a16 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80008f4:	f023 0302 	bic.w	r3, r3, #2
 80008f8:	f043 0202 	orr.w	r2, r3, #2
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000908:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	7b1b      	ldrb	r3, [r3, #12]
 800090e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000910:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000912:	68ba      	ldr	r2, [r7, #8]
 8000914:	4313      	orrs	r3, r2
 8000916:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000920:	d003      	beq.n	800092a <HAL_ADC_Init+0xa2>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d102      	bne.n	8000930 <HAL_ADC_Init+0xa8>
 800092a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800092e:	e000      	b.n	8000932 <HAL_ADC_Init+0xaa>
 8000930:	2300      	movs	r3, #0
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	4313      	orrs	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	7d1b      	ldrb	r3, [r3, #20]
 800093c:	2b01      	cmp	r3, #1
 800093e:	d119      	bne.n	8000974 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	7b1b      	ldrb	r3, [r3, #12]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d109      	bne.n	800095c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	3b01      	subs	r3, #1
 800094e:	035a      	lsls	r2, r3, #13
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	4313      	orrs	r3, r2
 8000954:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000958:	613b      	str	r3, [r7, #16]
 800095a:	e00b      	b.n	8000974 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000960:	f043 0220 	orr.w	r2, r3, #32
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800096c:	f043 0201 	orr.w	r2, r3, #1
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	430a      	orrs	r2, r1
 8000986:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	689a      	ldr	r2, [r3, #8]
 800098e:	4b28      	ldr	r3, [pc, #160]	@ (8000a30 <HAL_ADC_Init+0x1a8>)
 8000990:	4013      	ands	r3, r2
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	6812      	ldr	r2, [r2, #0]
 8000996:	68b9      	ldr	r1, [r7, #8]
 8000998:	430b      	orrs	r3, r1
 800099a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80009a4:	d003      	beq.n	80009ae <HAL_ADC_Init+0x126>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d104      	bne.n	80009b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	691b      	ldr	r3, [r3, #16]
 80009b2:	3b01      	subs	r3, #1
 80009b4:	051b      	lsls	r3, r3, #20
 80009b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009be:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	430a      	orrs	r2, r1
 80009ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	689a      	ldr	r2, [r3, #8]
 80009d2:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <HAL_ADC_Init+0x1ac>)
 80009d4:	4013      	ands	r3, r2
 80009d6:	68ba      	ldr	r2, [r7, #8]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d10b      	bne.n	80009f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2200      	movs	r2, #0
 80009e0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009e6:	f023 0303 	bic.w	r3, r3, #3
 80009ea:	f043 0201 	orr.w	r2, r3, #1
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80009f2:	e018      	b.n	8000a26 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f8:	f023 0312 	bic.w	r3, r3, #18
 80009fc:	f043 0210 	orr.w	r2, r3, #16
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a08:	f043 0201 	orr.w	r2, r3, #1
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000a10:	2301      	movs	r3, #1
 8000a12:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a14:	e007      	b.n	8000a26 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a1a:	f043 0210 	orr.w	r2, r3, #16
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a26:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	ffe1f7fd 	.word	0xffe1f7fd
 8000a34:	ff1f0efe 	.word	0xff1f0efe

08000a38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d040      	beq.n	8000ad8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	689a      	ldr	r2, [r3, #8]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f042 0201 	orr.w	r2, r2, #1
 8000a64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000a66:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <ADC_Enable+0xac>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae8 <ADC_Enable+0xb0>)
 8000a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a70:	0c9b      	lsrs	r3, r3, #18
 8000a72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000a74:	e002      	b.n	8000a7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d1f9      	bne.n	8000a76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000a82:	f7ff fed3 	bl	800082c <HAL_GetTick>
 8000a86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000a88:	e01f      	b.n	8000aca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000a8a:	f7ff fecf 	bl	800082c <HAL_GetTick>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d918      	bls.n	8000aca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d011      	beq.n	8000aca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000aaa:	f043 0210 	orr.w	r2, r3, #16
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ab6:	f043 0201 	orr.w	r2, r3, #1
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e007      	b.n	8000ada <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	689b      	ldr	r3, [r3, #8]
 8000ad0:	f003 0301 	and.w	r3, r3, #1
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d1d8      	bne.n	8000a8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000000 	.word	0x20000000
 8000ae8:	431bde83 	.word	0x431bde83

08000aec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d12e      	bne.n	8000b64 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	689a      	ldr	r2, [r3, #8]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f022 0201 	bic.w	r2, r2, #1
 8000b14:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b16:	f7ff fe89 	bl	800082c <HAL_GetTick>
 8000b1a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b1c:	e01b      	b.n	8000b56 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000b1e:	f7ff fe85 	bl	800082c <HAL_GetTick>
 8000b22:	4602      	mov	r2, r0
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d914      	bls.n	8000b56 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d10d      	bne.n	8000b56 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b3e:	f043 0210 	orr.w	r2, r3, #16
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b4a:	f043 0201 	orr.w	r2, r3, #1
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	e007      	b.n	8000b66 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d0dc      	beq.n	8000b1e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b087      	sub	sp, #28
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d101      	bne.n	8000b8e <HAL_ADCEx_Calibration_Start+0x1e>
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	e097      	b.n	8000cbe <HAL_ADCEx_Calibration_Start+0x14e>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2201      	movs	r2, #1
 8000b92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffa8 	bl	8000aec <ADC_ConversionStop_Disable>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff ff49 	bl	8000a38 <ADC_Enable>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8000baa:	7dfb      	ldrb	r3, [r7, #23]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	f040 8081 	bne.w	8000cb4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bb6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000bba:	f023 0302 	bic.w	r3, r3, #2
 8000bbe:	f043 0202 	orr.w	r2, r3, #2
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000bc6:	4b40      	ldr	r3, [pc, #256]	@ (8000cc8 <HAL_ADCEx_Calibration_Start+0x158>)
 8000bc8:	681c      	ldr	r4, [r3, #0]
 8000bca:	2002      	movs	r0, #2
 8000bcc:	f001 faf6 	bl	80021bc <HAL_RCCEx_GetPeriphCLKFreq>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000bd6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8000bd8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8000bda:	e002      	b.n	8000be2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1f9      	bne.n	8000bdc <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	689a      	ldr	r2, [r3, #8]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f042 0208 	orr.w	r2, r2, #8
 8000bf6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000bf8:	f7ff fe18 	bl	800082c <HAL_GetTick>
 8000bfc:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000bfe:	e01b      	b.n	8000c38 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000c00:	f7ff fe14 	bl	800082c <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	2b0a      	cmp	r3, #10
 8000c0c:	d914      	bls.n	8000c38 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	f003 0308 	and.w	r3, r3, #8
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d00d      	beq.n	8000c38 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c20:	f023 0312 	bic.w	r3, r3, #18
 8000c24:	f043 0210 	orr.w	r2, r3, #16
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8000c34:	2301      	movs	r3, #1
 8000c36:	e042      	b.n	8000cbe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	f003 0308 	and.w	r3, r3, #8
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1dc      	bne.n	8000c00 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	689a      	ldr	r2, [r3, #8]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f042 0204 	orr.w	r2, r2, #4
 8000c54:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000c56:	f7ff fde9 	bl	800082c <HAL_GetTick>
 8000c5a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000c5c:	e01b      	b.n	8000c96 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000c5e:	f7ff fde5 	bl	800082c <HAL_GetTick>
 8000c62:	4602      	mov	r2, r0
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	1ad3      	subs	r3, r2, r3
 8000c68:	2b0a      	cmp	r3, #10
 8000c6a:	d914      	bls.n	8000c96 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	689b      	ldr	r3, [r3, #8]
 8000c72:	f003 0304 	and.w	r3, r3, #4
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d00d      	beq.n	8000c96 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c7e:	f023 0312 	bic.w	r3, r3, #18
 8000c82:	f043 0210 	orr.w	r2, r3, #16
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e013      	b.n	8000cbe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1dc      	bne.n	8000c5e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ca8:	f023 0303 	bic.w	r3, r3, #3
 8000cac:	f043 0201 	orr.w	r2, r3, #1
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	371c      	adds	r7, #28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd90      	pop	{r4, r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000000 	.word	0x20000000

08000ccc <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d101      	bne.n	8000ce6 <HAL_ADCEx_InjectedStart+0x1a>
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	e070      	b.n	8000dc8 <HAL_ADCEx_InjectedStart+0xfc>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fea2 	bl	8000a38 <ADC_Enable>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d15f      	bne.n	8000dbe <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d02:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000d06:	f023 0301 	bic.w	r3, r3, #1
 8000d0a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a2e      	ldr	r2, [pc, #184]	@ (8000dd0 <HAL_ADCEx_InjectedStart+0x104>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d105      	bne.n	8000d28 <HAL_ADCEx_InjectedStart+0x5c>
 8000d1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000dd4 <HAL_ADCEx_InjectedStart+0x108>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d106      	bne.n	8000d36 <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d2c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d34:	e005      	b.n	8000d42 <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d3a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d102      	bne.n	8000d54 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2200      	movs	r2, #0
 8000d58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f06f 0204 	mvn.w	r2, #4
 8000d64:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d128      	bne.n	8000dc6 <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8000d7e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8000d82:	d113      	bne.n	8000dac <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8000d88:	4a11      	ldr	r2, [pc, #68]	@ (8000dd0 <HAL_ADCEx_InjectedStart+0x104>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d105      	bne.n	8000d9a <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <HAL_ADCEx_InjectedStart+0x108>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d108      	bne.n	8000dac <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	689a      	ldr	r2, [r3, #8]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f442 1202 	orr.w	r2, r2, #2129920	@ 0x208000
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	e00c      	b.n	8000dc6 <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	689a      	ldr	r2, [r3, #8]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	e003      	b.n	8000dc6 <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40012800 	.word	0x40012800
 8000dd4:	40012400 	.word	0x40012400

08000dd8 <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000dd8:	b590      	push	{r4, r7, lr}
 8000dda:	b087      	sub	sp, #28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 8000dea:	f7ff fd1f 	bl	800082c <HAL_GetTick>
 8000dee:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000df6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d12a      	bne.n	8000e54 <HAL_ADCEx_InjectedPollForConversion+0x7c>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8000dfe:	e021      	b.n	8000e44 <HAL_ADCEx_InjectedPollForConversion+0x6c>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e06:	d01d      	beq.n	8000e44 <HAL_ADCEx_InjectedPollForConversion+0x6c>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d007      	beq.n	8000e1e <HAL_ADCEx_InjectedPollForConversion+0x46>
 8000e0e:	f7ff fd0d 	bl	800082c <HAL_GetTick>
 8000e12:	4602      	mov	r2, r0
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d212      	bcs.n	8000e44 <HAL_ADCEx_InjectedPollForConversion+0x6c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d10b      	bne.n	8000e44 <HAL_ADCEx_InjectedPollForConversion+0x6c>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e30:	f043 0204 	orr.w	r2, r3, #4
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000e40:	2303      	movs	r3, #3
 8000e42:	e0b1      	b.n	8000fa8 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0304 	and.w	r3, r3, #4
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d0d6      	beq.n	8000e00 <HAL_ADCEx_InjectedPollForConversion+0x28>
 8000e52:	e070      	b.n	8000f36 <HAL_ADCEx_InjectedPollForConversion+0x15e>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000e54:	4b56      	ldr	r3, [pc, #344]	@ (8000fb0 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8000e56:	681c      	ldr	r4, [r3, #0]
 8000e58:	2002      	movs	r0, #2
 8000e5a:	f001 f9af 	bl	80021bc <HAL_RCCEx_GetPeriphCLKFreq>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6919      	ldr	r1, [r3, #16]
 8000e6a:	4b52      	ldr	r3, [pc, #328]	@ (8000fb4 <HAL_ADCEx_InjectedPollForConversion+0x1dc>)
 8000e6c:	400b      	ands	r3, r1
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d118      	bne.n	8000ea4 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	68d9      	ldr	r1, [r3, #12]
 8000e78:	4b4f      	ldr	r3, [pc, #316]	@ (8000fb8 <HAL_ADCEx_InjectedPollForConversion+0x1e0>)
 8000e7a:	400b      	ands	r3, r1
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d111      	bne.n	8000ea4 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	6919      	ldr	r1, [r3, #16]
 8000e86:	4b4d      	ldr	r3, [pc, #308]	@ (8000fbc <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 8000e88:	400b      	ands	r3, r1
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d108      	bne.n	8000ea0 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	68d9      	ldr	r1, [r3, #12]
 8000e94:	4b4a      	ldr	r3, [pc, #296]	@ (8000fc0 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 8000e96:	400b      	ands	r3, r1
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d101      	bne.n	8000ea0 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 8000e9c:	2314      	movs	r3, #20
 8000e9e:	e020      	b.n	8000ee2 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8000ea0:	2329      	movs	r3, #41	@ 0x29
 8000ea2:	e01e      	b.n	8000ee2 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6919      	ldr	r1, [r3, #16]
 8000eaa:	4b44      	ldr	r3, [pc, #272]	@ (8000fbc <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 8000eac:	400b      	ands	r3, r1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d106      	bne.n	8000ec0 <HAL_ADCEx_InjectedPollForConversion+0xe8>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	68d9      	ldr	r1, [r3, #12]
 8000eb8:	4b41      	ldr	r3, [pc, #260]	@ (8000fc0 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 8000eba:	400b      	ands	r3, r1
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d00d      	beq.n	8000edc <HAL_ADCEx_InjectedPollForConversion+0x104>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6919      	ldr	r1, [r3, #16]
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc4 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 8000ec8:	400b      	ands	r3, r1
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d108      	bne.n	8000ee0 <HAL_ADCEx_InjectedPollForConversion+0x108>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	68d9      	ldr	r1, [r3, #12]
 8000ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc4 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 8000ed6:	400b      	ands	r3, r1
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d101      	bne.n	8000ee0 <HAL_ADCEx_InjectedPollForConversion+0x108>
 8000edc:	2354      	movs	r3, #84	@ 0x54
 8000ede:	e000      	b.n	8000ee2 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8000ee0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000ee2:	fb02 f303 	mul.w	r3, r2, r3
 8000ee6:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ee8:	e021      	b.n	8000f2e <HAL_ADCEx_InjectedPollForConversion+0x156>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ef0:	d01a      	beq.n	8000f28 <HAL_ADCEx_InjectedPollForConversion+0x150>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d007      	beq.n	8000f08 <HAL_ADCEx_InjectedPollForConversion+0x130>
 8000ef8:	f7ff fc98 	bl	800082c <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d20f      	bcs.n	8000f28 <HAL_ADCEx_InjectedPollForConversion+0x150>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d90b      	bls.n	8000f28 <HAL_ADCEx_InjectedPollForConversion+0x150>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f14:	f043 0204 	orr.w	r2, r3, #4
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000f24:	2303      	movs	r3, #3
 8000f26:	e03f      	b.n	8000fa8 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d8d9      	bhi.n	8000eea <HAL_ADCEx_InjectedPollForConversion+0x112>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f06f 020e 	mvn.w	r2, #14
 8000f3e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f44:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8000f56:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8000f5a:	d012      	beq.n	8000f82 <HAL_ADCEx_InjectedPollForConversion+0x1aa>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d11d      	bne.n	8000fa6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000f74:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000f78:	d115      	bne.n	8000fa6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	7b1b      	ldrb	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d111      	bne.n	8000fa6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d105      	bne.n	8000fa6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f9e:	f043 0201 	orr.w	r2, r3, #1
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000fa6:	2300      	movs	r3, #0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	371c      	adds	r7, #28
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd90      	pop	{r4, r7, pc}
 8000fb0:	20000000 	.word	0x20000000
 8000fb4:	24924924 	.word	0x24924924
 8000fb8:	00924924 	.word	0x00924924
 8000fbc:	12492492 	.word	0x12492492
 8000fc0:	00492492 	.word	0x00492492
 8000fc4:	00249249 	.word	0x00249249

08000fc8 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	2b04      	cmp	r3, #4
 8000fda:	d009      	beq.n	8000ff0 <HAL_ADCEx_InjectedGetValue+0x28>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	2b04      	cmp	r3, #4
 8000fe0:	d815      	bhi.n	800100e <HAL_ADCEx_InjectedGetValue+0x46>
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d00d      	beq.n	8001004 <HAL_ADCEx_InjectedGetValue+0x3c>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d005      	beq.n	8000ffa <HAL_ADCEx_InjectedGetValue+0x32>
 8000fee:	e00e      	b.n	800100e <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ff6:	60fb      	str	r3, [r7, #12]
      break;
 8000ff8:	e00e      	b.n	8001018 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001000:	60fb      	str	r3, [r7, #12]
      break;
 8001002:	e009      	b.n	8001018 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800100a:	60fb      	str	r3, [r7, #12]
      break;
 800100c:	e004      	b.n	8001018 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001014:	60fb      	str	r3, [r7, #12]
      break;
 8001016:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8001018:	68fb      	ldr	r3, [r7, #12]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001024:	b490      	push	{r4, r7}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800102e:	2300      	movs	r3, #0
 8001030:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001032:	2300      	movs	r3, #0
 8001034:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800103c:	2b01      	cmp	r3, #1
 800103e:	d101      	bne.n	8001044 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8001040:	2302      	movs	r3, #2
 8001042:	e17d      	b.n	8001340 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2201      	movs	r2, #1
 8001048:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d119      	bne.n	8001088 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d10c      	bne.n	8001076 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001062:	0d9b      	lsrs	r3, r3, #22
 8001064:	059b      	lsls	r3, r3, #22
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	03d1      	lsls	r1, r2, #15
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	6812      	ldr	r2, [r2, #0]
 8001070:	430b      	orrs	r3, r1
 8001072:	6393      	str	r3, [r2, #56]	@ 0x38
 8001074:	e04f      	b.n	8001116 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800107a:	f043 0220 	orr.w	r2, r3, #32
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	73fb      	strb	r3, [r7, #15]
 8001086:	e046      	b.n	8001116 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	691b      	ldr	r3, [r3, #16]
 8001090:	429a      	cmp	r2, r3
 8001092:	d82a      	bhi.n	80010ea <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685a      	ldr	r2, [r3, #4]
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	691b      	ldr	r3, [r3, #16]
 80010a2:	1ad2      	subs	r2, r2, r3
 80010a4:	4613      	mov	r3, r2
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	4413      	add	r3, r2
 80010aa:	330f      	adds	r3, #15
 80010ac:	221f      	movs	r2, #31
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80010b6:	43db      	mvns	r3, r3
 80010b8:	4019      	ands	r1, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	691b      	ldr	r3, [r3, #16]
 80010be:	3b01      	subs	r3, #1
 80010c0:	0518      	lsls	r0, r3, #20
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	681c      	ldr	r4, [r3, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685a      	ldr	r2, [r3, #4]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	1ad2      	subs	r2, r2, r3
 80010d0:	4613      	mov	r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	4413      	add	r3, r2
 80010d6:	330f      	adds	r3, #15
 80010d8:	fa04 f303 	lsl.w	r3, r4, r3
 80010dc:	ea40 0203 	orr.w	r2, r0, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	430a      	orrs	r2, r1
 80010e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80010e8:	e015      	b.n	8001116 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	1ad2      	subs	r2, r2, r3
 80010fa:	4613      	mov	r3, r2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4413      	add	r3, r2
 8001100:	330f      	adds	r3, #15
 8001102:	221f      	movs	r2, #31
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800110c:	43da      	mvns	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	400a      	ands	r2, r1
 8001114:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b01      	cmp	r3, #1
 8001122:	d00c      	beq.n	800113e <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800112e:	f023 0301 	bic.w	r3, r3, #1
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	6991      	ldr	r1, [r2, #24]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	6812      	ldr	r2, [r2, #0]
 800113a:	430b      	orrs	r3, r1
 800113c:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	7d5b      	ldrb	r3, [r3, #21]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d115      	bne.n	8001172 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800114e:	d108      	bne.n	8001162 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	685a      	ldr	r2, [r3, #4]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	e007      	b.n	8001172 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001166:	f043 0220 	orr.w	r2, r3, #32
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	7d1b      	ldrb	r3, [r3, #20]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d114      	bne.n	80011a4 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	7d5b      	ldrb	r3, [r3, #21]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d108      	bne.n	8001194 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	e007      	b.n	80011a4 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001198:	f043 0220 	orr.w	r2, r3, #32
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b09      	cmp	r3, #9
 80011aa:	d91c      	bls.n	80011e6 <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	68d9      	ldr	r1, [r3, #12]
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	4613      	mov	r3, r2
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	4413      	add	r3, r2
 80011bc:	3b1e      	subs	r3, #30
 80011be:	2207      	movs	r2, #7
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	43db      	mvns	r3, r3
 80011c6:	4019      	ands	r1, r3
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	6898      	ldr	r0, [r3, #8]
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4613      	mov	r3, r2
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	4413      	add	r3, r2
 80011d6:	3b1e      	subs	r3, #30
 80011d8:	fa00 f203 	lsl.w	r2, r0, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	430a      	orrs	r2, r1
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	e019      	b.n	800121a <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6919      	ldr	r1, [r3, #16]
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4613      	mov	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4413      	add	r3, r2
 80011f6:	2207      	movs	r2, #7
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	4019      	ands	r1, r3
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	6898      	ldr	r0, [r3, #8]
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4613      	mov	r3, r2
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4413      	add	r3, r2
 800120e:	fa00 f203 	lsl.w	r2, r0, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	430a      	orrs	r2, r1
 8001218:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b10      	cmp	r3, #16
 8001220:	d003      	beq.n	800122a <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001226:	2b11      	cmp	r3, #17
 8001228:	d107      	bne.n	800123a <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	689a      	ldr	r2, [r3, #8]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001238:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2b03      	cmp	r3, #3
 8001240:	d022      	beq.n	8001288 <HAL_ADCEx_InjectedConfigChannel+0x264>
 8001242:	2b03      	cmp	r3, #3
 8001244:	d82e      	bhi.n	80012a4 <HAL_ADCEx_InjectedConfigChannel+0x280>
 8001246:	2b01      	cmp	r3, #1
 8001248:	d002      	beq.n	8001250 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 800124a:	2b02      	cmp	r3, #2
 800124c:	d00e      	beq.n	800126c <HAL_ADCEx_InjectedConfigChannel+0x248>
 800124e:	e029      	b.n	80012a4 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800125a:	f023 030f 	bic.w	r3, r3, #15
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	68d1      	ldr	r1, [r2, #12]
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	6812      	ldr	r2, [r2, #0]
 8001266:	430b      	orrs	r3, r1
 8001268:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 800126a:	e029      	b.n	80012c0 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001276:	f023 030f 	bic.w	r3, r3, #15
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	68d1      	ldr	r1, [r2, #12]
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6812      	ldr	r2, [r2, #0]
 8001282:	430b      	orrs	r3, r1
 8001284:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8001286:	e01b      	b.n	80012c0 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001292:	f023 030f 	bic.w	r3, r3, #15
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	68d1      	ldr	r1, [r2, #12]
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	6812      	ldr	r2, [r2, #0]
 800129e:	430b      	orrs	r3, r1
 80012a0:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 80012a2:	e00d      	b.n	80012c0 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80012ae:	f023 030f 	bic.w	r3, r3, #15
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	68d1      	ldr	r1, [r2, #12]
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	6812      	ldr	r2, [r2, #0]
 80012ba:	430b      	orrs	r3, r1
 80012bc:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 80012be:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b10      	cmp	r3, #16
 80012c6:	d003      	beq.n	80012d0 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80012cc:	2b11      	cmp	r3, #17
 80012ce:	d132      	bne.n	8001336 <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a1d      	ldr	r2, [pc, #116]	@ (800134c <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d125      	bne.n	8001326 <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d126      	bne.n	8001336 <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	689a      	ldr	r2, [r3, #8]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80012f6:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b10      	cmp	r3, #16
 80012fe:	d11a      	bne.n	8001336 <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001300:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a13      	ldr	r2, [pc, #76]	@ (8001354 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8001306:	fba2 2303 	umull	r2, r3, r2, r3
 800130a:	0c9a      	lsrs	r2, r3, #18
 800130c:	4613      	mov	r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001316:	e002      	b.n	800131e <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	3b01      	subs	r3, #1
 800131c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1f9      	bne.n	8001318 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8001324:	e007      	b.n	8001336 <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800132a:	f043 0220 	orr.w	r2, r3, #32
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800133e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001340:	4618      	mov	r0, r3
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bc90      	pop	{r4, r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40012400 	.word	0x40012400
 8001350:	20000000 	.word	0x20000000
 8001354:	431bde83 	.word	0x431bde83

08001358 <__NVIC_SetPriorityGrouping>:
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <__NVIC_SetPriorityGrouping+0x44>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001374:	4013      	ands	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001380:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001384:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138a:	4a04      	ldr	r2, [pc, #16]	@ (800139c <__NVIC_SetPriorityGrouping+0x44>)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	60d3      	str	r3, [r2, #12]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <__NVIC_GetPriorityGrouping>:
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a4:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <__NVIC_GetPriorityGrouping+0x18>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	0a1b      	lsrs	r3, r3, #8
 80013aa:	f003 0307 	and.w	r3, r3, #7
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <__NVIC_SetPriority>:
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	6039      	str	r1, [r7, #0]
 80013c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	db0a      	blt.n	80013e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	490c      	ldr	r1, [pc, #48]	@ (8001408 <__NVIC_SetPriority+0x4c>)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	0112      	lsls	r2, r2, #4
 80013dc:	b2d2      	uxtb	r2, r2
 80013de:	440b      	add	r3, r1
 80013e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80013e4:	e00a      	b.n	80013fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	4908      	ldr	r1, [pc, #32]	@ (800140c <__NVIC_SetPriority+0x50>)
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	3b04      	subs	r3, #4
 80013f4:	0112      	lsls	r2, r2, #4
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	440b      	add	r3, r1
 80013fa:	761a      	strb	r2, [r3, #24]
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000e100 	.word	0xe000e100
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <NVIC_EncodePriority>:
{
 8001410:	b480      	push	{r7}
 8001412:	b089      	sub	sp, #36	@ 0x24
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f1c3 0307 	rsb	r3, r3, #7
 800142a:	2b04      	cmp	r3, #4
 800142c:	bf28      	it	cs
 800142e:	2304      	movcs	r3, #4
 8001430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	3304      	adds	r3, #4
 8001436:	2b06      	cmp	r3, #6
 8001438:	d902      	bls.n	8001440 <NVIC_EncodePriority+0x30>
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3b03      	subs	r3, #3
 800143e:	e000      	b.n	8001442 <NVIC_EncodePriority+0x32>
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001444:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43da      	mvns	r2, r3
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	401a      	ands	r2, r3
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001458:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	fa01 f303 	lsl.w	r3, r1, r3
 8001462:	43d9      	mvns	r1, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001468:	4313      	orrs	r3, r2
}
 800146a:	4618      	mov	r0, r3
 800146c:	3724      	adds	r7, #36	@ 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <SysTick_Config>:
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001484:	d301      	bcc.n	800148a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001486:	2301      	movs	r3, #1
 8001488:	e00f      	b.n	80014aa <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148a:	4a0a      	ldr	r2, [pc, #40]	@ (80014b4 <SysTick_Config+0x40>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3b01      	subs	r3, #1
 8001490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001492:	210f      	movs	r1, #15
 8001494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001498:	f7ff ff90 	bl	80013bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <SysTick_Config+0x40>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a2:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <SysTick_Config+0x40>)
 80014a4:	2207      	movs	r2, #7
 80014a6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	e000e010 	.word	0xe000e010

080014b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ff49 	bl	8001358 <__NVIC_SetPriorityGrouping>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b086      	sub	sp, #24
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	4603      	mov	r3, r0
 80014d6:	60b9      	str	r1, [r7, #8]
 80014d8:	607a      	str	r2, [r7, #4]
 80014da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014e0:	f7ff ff5e 	bl	80013a0 <__NVIC_GetPriorityGrouping>
 80014e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	6978      	ldr	r0, [r7, #20]
 80014ec:	f7ff ff90 	bl	8001410 <NVIC_EncodePriority>
 80014f0:	4602      	mov	r2, r0
 80014f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f6:	4611      	mov	r1, r2
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff5f 	bl	80013bc <__NVIC_SetPriority>
}
 80014fe:	bf00      	nop
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffb0 	bl	8001474 <SysTick_Config>
 8001514:	4603      	mov	r3, r0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001520:	b480      	push	{r7}
 8001522:	b08b      	sub	sp, #44	@ 0x2c
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800152e:	2300      	movs	r3, #0
 8001530:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001532:	e169      	b.n	8001808 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001534:	2201      	movs	r2, #1
 8001536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	69fa      	ldr	r2, [r7, #28]
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	429a      	cmp	r2, r3
 800154e:	f040 8158 	bne.w	8001802 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	4a9a      	ldr	r2, [pc, #616]	@ (80017c0 <HAL_GPIO_Init+0x2a0>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d05e      	beq.n	800161a <HAL_GPIO_Init+0xfa>
 800155c:	4a98      	ldr	r2, [pc, #608]	@ (80017c0 <HAL_GPIO_Init+0x2a0>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d875      	bhi.n	800164e <HAL_GPIO_Init+0x12e>
 8001562:	4a98      	ldr	r2, [pc, #608]	@ (80017c4 <HAL_GPIO_Init+0x2a4>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d058      	beq.n	800161a <HAL_GPIO_Init+0xfa>
 8001568:	4a96      	ldr	r2, [pc, #600]	@ (80017c4 <HAL_GPIO_Init+0x2a4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d86f      	bhi.n	800164e <HAL_GPIO_Init+0x12e>
 800156e:	4a96      	ldr	r2, [pc, #600]	@ (80017c8 <HAL_GPIO_Init+0x2a8>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d052      	beq.n	800161a <HAL_GPIO_Init+0xfa>
 8001574:	4a94      	ldr	r2, [pc, #592]	@ (80017c8 <HAL_GPIO_Init+0x2a8>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d869      	bhi.n	800164e <HAL_GPIO_Init+0x12e>
 800157a:	4a94      	ldr	r2, [pc, #592]	@ (80017cc <HAL_GPIO_Init+0x2ac>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d04c      	beq.n	800161a <HAL_GPIO_Init+0xfa>
 8001580:	4a92      	ldr	r2, [pc, #584]	@ (80017cc <HAL_GPIO_Init+0x2ac>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d863      	bhi.n	800164e <HAL_GPIO_Init+0x12e>
 8001586:	4a92      	ldr	r2, [pc, #584]	@ (80017d0 <HAL_GPIO_Init+0x2b0>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d046      	beq.n	800161a <HAL_GPIO_Init+0xfa>
 800158c:	4a90      	ldr	r2, [pc, #576]	@ (80017d0 <HAL_GPIO_Init+0x2b0>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d85d      	bhi.n	800164e <HAL_GPIO_Init+0x12e>
 8001592:	2b12      	cmp	r3, #18
 8001594:	d82a      	bhi.n	80015ec <HAL_GPIO_Init+0xcc>
 8001596:	2b12      	cmp	r3, #18
 8001598:	d859      	bhi.n	800164e <HAL_GPIO_Init+0x12e>
 800159a:	a201      	add	r2, pc, #4	@ (adr r2, 80015a0 <HAL_GPIO_Init+0x80>)
 800159c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a0:	0800161b 	.word	0x0800161b
 80015a4:	080015f5 	.word	0x080015f5
 80015a8:	08001607 	.word	0x08001607
 80015ac:	08001649 	.word	0x08001649
 80015b0:	0800164f 	.word	0x0800164f
 80015b4:	0800164f 	.word	0x0800164f
 80015b8:	0800164f 	.word	0x0800164f
 80015bc:	0800164f 	.word	0x0800164f
 80015c0:	0800164f 	.word	0x0800164f
 80015c4:	0800164f 	.word	0x0800164f
 80015c8:	0800164f 	.word	0x0800164f
 80015cc:	0800164f 	.word	0x0800164f
 80015d0:	0800164f 	.word	0x0800164f
 80015d4:	0800164f 	.word	0x0800164f
 80015d8:	0800164f 	.word	0x0800164f
 80015dc:	0800164f 	.word	0x0800164f
 80015e0:	0800164f 	.word	0x0800164f
 80015e4:	080015fd 	.word	0x080015fd
 80015e8:	08001611 	.word	0x08001611
 80015ec:	4a79      	ldr	r2, [pc, #484]	@ (80017d4 <HAL_GPIO_Init+0x2b4>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d013      	beq.n	800161a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015f2:	e02c      	b.n	800164e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	623b      	str	r3, [r7, #32]
          break;
 80015fa:	e029      	b.n	8001650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	3304      	adds	r3, #4
 8001602:	623b      	str	r3, [r7, #32]
          break;
 8001604:	e024      	b.n	8001650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	3308      	adds	r3, #8
 800160c:	623b      	str	r3, [r7, #32]
          break;
 800160e:	e01f      	b.n	8001650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	330c      	adds	r3, #12
 8001616:	623b      	str	r3, [r7, #32]
          break;
 8001618:	e01a      	b.n	8001650 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d102      	bne.n	8001628 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001622:	2304      	movs	r3, #4
 8001624:	623b      	str	r3, [r7, #32]
          break;
 8001626:	e013      	b.n	8001650 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d105      	bne.n	800163c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001630:	2308      	movs	r3, #8
 8001632:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	69fa      	ldr	r2, [r7, #28]
 8001638:	611a      	str	r2, [r3, #16]
          break;
 800163a:	e009      	b.n	8001650 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800163c:	2308      	movs	r3, #8
 800163e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	615a      	str	r2, [r3, #20]
          break;
 8001646:	e003      	b.n	8001650 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001648:	2300      	movs	r3, #0
 800164a:	623b      	str	r3, [r7, #32]
          break;
 800164c:	e000      	b.n	8001650 <HAL_GPIO_Init+0x130>
          break;
 800164e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	2bff      	cmp	r3, #255	@ 0xff
 8001654:	d801      	bhi.n	800165a <HAL_GPIO_Init+0x13a>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	e001      	b.n	800165e <HAL_GPIO_Init+0x13e>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3304      	adds	r3, #4
 800165e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d802      	bhi.n	800166c <HAL_GPIO_Init+0x14c>
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	e002      	b.n	8001672 <HAL_GPIO_Init+0x152>
 800166c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166e:	3b08      	subs	r3, #8
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	210f      	movs	r1, #15
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	fa01 f303 	lsl.w	r3, r1, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	401a      	ands	r2, r3
 8001684:	6a39      	ldr	r1, [r7, #32]
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	431a      	orrs	r2, r3
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 80b1 	beq.w	8001802 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016a0:	4b4d      	ldr	r3, [pc, #308]	@ (80017d8 <HAL_GPIO_Init+0x2b8>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a4c      	ldr	r2, [pc, #304]	@ (80017d8 <HAL_GPIO_Init+0x2b8>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b4a      	ldr	r3, [pc, #296]	@ (80017d8 <HAL_GPIO_Init+0x2b8>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	60bb      	str	r3, [r7, #8]
 80016b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016b8:	4a48      	ldr	r2, [pc, #288]	@ (80017dc <HAL_GPIO_Init+0x2bc>)
 80016ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016bc:	089b      	lsrs	r3, r3, #2
 80016be:	3302      	adds	r3, #2
 80016c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	f003 0303 	and.w	r3, r3, #3
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	220f      	movs	r2, #15
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	4013      	ands	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4a40      	ldr	r2, [pc, #256]	@ (80017e0 <HAL_GPIO_Init+0x2c0>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d013      	beq.n	800170c <HAL_GPIO_Init+0x1ec>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a3f      	ldr	r2, [pc, #252]	@ (80017e4 <HAL_GPIO_Init+0x2c4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d00d      	beq.n	8001708 <HAL_GPIO_Init+0x1e8>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4a3e      	ldr	r2, [pc, #248]	@ (80017e8 <HAL_GPIO_Init+0x2c8>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d007      	beq.n	8001704 <HAL_GPIO_Init+0x1e4>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4a3d      	ldr	r2, [pc, #244]	@ (80017ec <HAL_GPIO_Init+0x2cc>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d101      	bne.n	8001700 <HAL_GPIO_Init+0x1e0>
 80016fc:	2303      	movs	r3, #3
 80016fe:	e006      	b.n	800170e <HAL_GPIO_Init+0x1ee>
 8001700:	2304      	movs	r3, #4
 8001702:	e004      	b.n	800170e <HAL_GPIO_Init+0x1ee>
 8001704:	2302      	movs	r3, #2
 8001706:	e002      	b.n	800170e <HAL_GPIO_Init+0x1ee>
 8001708:	2301      	movs	r3, #1
 800170a:	e000      	b.n	800170e <HAL_GPIO_Init+0x1ee>
 800170c:	2300      	movs	r3, #0
 800170e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001710:	f002 0203 	and.w	r2, r2, #3
 8001714:	0092      	lsls	r2, r2, #2
 8001716:	4093      	lsls	r3, r2
 8001718:	68fa      	ldr	r2, [r7, #12]
 800171a:	4313      	orrs	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800171e:	492f      	ldr	r1, [pc, #188]	@ (80017dc <HAL_GPIO_Init+0x2bc>)
 8001720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001722:	089b      	lsrs	r3, r3, #2
 8001724:	3302      	adds	r3, #2
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d006      	beq.n	8001746 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001738:	4b2d      	ldr	r3, [pc, #180]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	492c      	ldr	r1, [pc, #176]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	608b      	str	r3, [r1, #8]
 8001744:	e006      	b.n	8001754 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001746:	4b2a      	ldr	r3, [pc, #168]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	43db      	mvns	r3, r3
 800174e:	4928      	ldr	r1, [pc, #160]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001750:	4013      	ands	r3, r2
 8001752:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001760:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	4922      	ldr	r1, [pc, #136]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	60cb      	str	r3, [r1, #12]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800176e:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	491e      	ldr	r1, [pc, #120]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001778:	4013      	ands	r3, r2
 800177a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001788:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	4918      	ldr	r1, [pc, #96]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	604b      	str	r3, [r1, #4]
 8001794:	e006      	b.n	80017a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001796:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	43db      	mvns	r3, r3
 800179e:	4914      	ldr	r1, [pc, #80]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 80017a0:	4013      	ands	r3, r2
 80017a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d021      	beq.n	80017f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	490e      	ldr	r1, [pc, #56]	@ (80017f0 <HAL_GPIO_Init+0x2d0>)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	600b      	str	r3, [r1, #0]
 80017bc:	e021      	b.n	8001802 <HAL_GPIO_Init+0x2e2>
 80017be:	bf00      	nop
 80017c0:	10320000 	.word	0x10320000
 80017c4:	10310000 	.word	0x10310000
 80017c8:	10220000 	.word	0x10220000
 80017cc:	10210000 	.word	0x10210000
 80017d0:	10120000 	.word	0x10120000
 80017d4:	10110000 	.word	0x10110000
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40010000 	.word	0x40010000
 80017e0:	40010800 	.word	0x40010800
 80017e4:	40010c00 	.word	0x40010c00
 80017e8:	40011000 	.word	0x40011000
 80017ec:	40011400 	.word	0x40011400
 80017f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <HAL_GPIO_Init+0x304>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	43db      	mvns	r3, r3
 80017fc:	4909      	ldr	r1, [pc, #36]	@ (8001824 <HAL_GPIO_Init+0x304>)
 80017fe:	4013      	ands	r3, r2
 8001800:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001804:	3301      	adds	r3, #1
 8001806:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180e:	fa22 f303 	lsr.w	r3, r2, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	f47f ae8e 	bne.w	8001534 <HAL_GPIO_Init+0x14>
  }
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	372c      	adds	r7, #44	@ 0x2c
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	40010400 	.word	0x40010400

08001828 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	460b      	mov	r3, r1
 8001832:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	887b      	ldrh	r3, [r7, #2]
 800183a:	4013      	ands	r3, r2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d002      	beq.n	8001846 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001840:	2301      	movs	r3, #1
 8001842:	73fb      	strb	r3, [r7, #15]
 8001844:	e001      	b.n	800184a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001846:	2300      	movs	r3, #0
 8001848:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800184a:	7bfb      	ldrb	r3, [r7, #15]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
	...

08001858 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e272      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 8087 	beq.w	8001986 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001878:	4b92      	ldr	r3, [pc, #584]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 030c 	and.w	r3, r3, #12
 8001880:	2b04      	cmp	r3, #4
 8001882:	d00c      	beq.n	800189e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001884:	4b8f      	ldr	r3, [pc, #572]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f003 030c 	and.w	r3, r3, #12
 800188c:	2b08      	cmp	r3, #8
 800188e:	d112      	bne.n	80018b6 <HAL_RCC_OscConfig+0x5e>
 8001890:	4b8c      	ldr	r3, [pc, #560]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800189c:	d10b      	bne.n	80018b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189e:	4b89      	ldr	r3, [pc, #548]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d06c      	beq.n	8001984 <HAL_RCC_OscConfig+0x12c>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d168      	bne.n	8001984 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e24c      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018be:	d106      	bne.n	80018ce <HAL_RCC_OscConfig+0x76>
 80018c0:	4b80      	ldr	r3, [pc, #512]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a7f      	ldr	r2, [pc, #508]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018ca:	6013      	str	r3, [r2, #0]
 80018cc:	e02e      	b.n	800192c <HAL_RCC_OscConfig+0xd4>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10c      	bne.n	80018f0 <HAL_RCC_OscConfig+0x98>
 80018d6:	4b7b      	ldr	r3, [pc, #492]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a7a      	ldr	r2, [pc, #488]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	4b78      	ldr	r3, [pc, #480]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a77      	ldr	r2, [pc, #476]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	e01d      	b.n	800192c <HAL_RCC_OscConfig+0xd4>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018f8:	d10c      	bne.n	8001914 <HAL_RCC_OscConfig+0xbc>
 80018fa:	4b72      	ldr	r3, [pc, #456]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a71      	ldr	r2, [pc, #452]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	4b6f      	ldr	r3, [pc, #444]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a6e      	ldr	r2, [pc, #440]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 800190c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	e00b      	b.n	800192c <HAL_RCC_OscConfig+0xd4>
 8001914:	4b6b      	ldr	r3, [pc, #428]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a6a      	ldr	r2, [pc, #424]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 800191a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800191e:	6013      	str	r3, [r2, #0]
 8001920:	4b68      	ldr	r3, [pc, #416]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a67      	ldr	r2, [pc, #412]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800192a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d013      	beq.n	800195c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7fe ff7a 	bl	800082c <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800193c:	f7fe ff76 	bl	800082c <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	@ 0x64
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e200      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f0      	beq.n	800193c <HAL_RCC_OscConfig+0xe4>
 800195a:	e014      	b.n	8001986 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195c:	f7fe ff66 	bl	800082c <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001964:	f7fe ff62 	bl	800082c <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b64      	cmp	r3, #100	@ 0x64
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e1ec      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001976:	4b53      	ldr	r3, [pc, #332]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x10c>
 8001982:	e000      	b.n	8001986 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d063      	beq.n	8001a5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001992:	4b4c      	ldr	r3, [pc, #304]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00b      	beq.n	80019b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800199e:	4b49      	ldr	r3, [pc, #292]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d11c      	bne.n	80019e4 <HAL_RCC_OscConfig+0x18c>
 80019aa:	4b46      	ldr	r3, [pc, #280]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d116      	bne.n	80019e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b6:	4b43      	ldr	r3, [pc, #268]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <HAL_RCC_OscConfig+0x176>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	691b      	ldr	r3, [r3, #16]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e1c0      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ce:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	4939      	ldr	r1, [pc, #228]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	e03a      	b.n	8001a5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d020      	beq.n	8001a2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ec:	4b36      	ldr	r3, [pc, #216]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f2:	f7fe ff1b 	bl	800082c <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019fa:	f7fe ff17 	bl	800082c <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e1a1      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a18:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	695b      	ldr	r3, [r3, #20]
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4927      	ldr	r1, [pc, #156]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]
 8001a2c:	e015      	b.n	8001a5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a2e:	4b26      	ldr	r3, [pc, #152]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a34:	f7fe fefa 	bl	800082c <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a3c:	f7fe fef6 	bl	800082c <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e180      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d03a      	beq.n	8001adc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d019      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a6e:	4b17      	ldr	r3, [pc, #92]	@ (8001acc <HAL_RCC_OscConfig+0x274>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a74:	f7fe feda 	bl	800082c <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a7c:	f7fe fed6 	bl	800082c <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e160      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	f000 faba 	bl	8002014 <RCC_Delay>
 8001aa0:	e01c      	b.n	8001adc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <HAL_RCC_OscConfig+0x274>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa8:	f7fe fec0 	bl	800082c <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aae:	e00f      	b.n	8001ad0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ab0:	f7fe febc 	bl	800082c <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d908      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e146      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	42420000 	.word	0x42420000
 8001acc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ad0:	4b92      	ldr	r3, [pc, #584]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1e9      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 80a6 	beq.w	8001c36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aee:	4b8b      	ldr	r3, [pc, #556]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10d      	bne.n	8001b16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	4b88      	ldr	r3, [pc, #544]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	4a87      	ldr	r2, [pc, #540]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b04:	61d3      	str	r3, [r2, #28]
 8001b06:	4b85      	ldr	r3, [pc, #532]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b12:	2301      	movs	r3, #1
 8001b14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b16:	4b82      	ldr	r3, [pc, #520]	@ (8001d20 <HAL_RCC_OscConfig+0x4c8>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d118      	bne.n	8001b54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b22:	4b7f      	ldr	r3, [pc, #508]	@ (8001d20 <HAL_RCC_OscConfig+0x4c8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a7e      	ldr	r2, [pc, #504]	@ (8001d20 <HAL_RCC_OscConfig+0x4c8>)
 8001b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b2e:	f7fe fe7d 	bl	800082c <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b36:	f7fe fe79 	bl	800082c <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b64      	cmp	r3, #100	@ 0x64
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e103      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b48:	4b75      	ldr	r3, [pc, #468]	@ (8001d20 <HAL_RCC_OscConfig+0x4c8>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d106      	bne.n	8001b6a <HAL_RCC_OscConfig+0x312>
 8001b5c:	4b6f      	ldr	r3, [pc, #444]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	4a6e      	ldr	r2, [pc, #440]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6213      	str	r3, [r2, #32]
 8001b68:	e02d      	b.n	8001bc6 <HAL_RCC_OscConfig+0x36e>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d10c      	bne.n	8001b8c <HAL_RCC_OscConfig+0x334>
 8001b72:	4b6a      	ldr	r3, [pc, #424]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b74:	6a1b      	ldr	r3, [r3, #32]
 8001b76:	4a69      	ldr	r2, [pc, #420]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	f023 0301 	bic.w	r3, r3, #1
 8001b7c:	6213      	str	r3, [r2, #32]
 8001b7e:	4b67      	ldr	r3, [pc, #412]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	4a66      	ldr	r2, [pc, #408]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b84:	f023 0304 	bic.w	r3, r3, #4
 8001b88:	6213      	str	r3, [r2, #32]
 8001b8a:	e01c      	b.n	8001bc6 <HAL_RCC_OscConfig+0x36e>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	2b05      	cmp	r3, #5
 8001b92:	d10c      	bne.n	8001bae <HAL_RCC_OscConfig+0x356>
 8001b94:	4b61      	ldr	r3, [pc, #388]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	4a60      	ldr	r2, [pc, #384]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	f043 0304 	orr.w	r3, r3, #4
 8001b9e:	6213      	str	r3, [r2, #32]
 8001ba0:	4b5e      	ldr	r3, [pc, #376]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	4a5d      	ldr	r2, [pc, #372]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	6213      	str	r3, [r2, #32]
 8001bac:	e00b      	b.n	8001bc6 <HAL_RCC_OscConfig+0x36e>
 8001bae:	4b5b      	ldr	r3, [pc, #364]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	4a5a      	ldr	r2, [pc, #360]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	f023 0301 	bic.w	r3, r3, #1
 8001bb8:	6213      	str	r3, [r2, #32]
 8001bba:	4b58      	ldr	r3, [pc, #352]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	6a1b      	ldr	r3, [r3, #32]
 8001bbe:	4a57      	ldr	r2, [pc, #348]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001bc0:	f023 0304 	bic.w	r3, r3, #4
 8001bc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d015      	beq.n	8001bfa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bce:	f7fe fe2d 	bl	800082c <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd4:	e00a      	b.n	8001bec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd6:	f7fe fe29 	bl	800082c <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e0b1      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bec:	4b4b      	ldr	r3, [pc, #300]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0ee      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x37e>
 8001bf8:	e014      	b.n	8001c24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfa:	f7fe fe17 	bl	800082c <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c00:	e00a      	b.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c02:	f7fe fe13 	bl	800082c <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e09b      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c18:	4b40      	ldr	r3, [pc, #256]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1ee      	bne.n	8001c02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c24:	7dfb      	ldrb	r3, [r7, #23]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d105      	bne.n	8001c36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c2a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	4a3b      	ldr	r2, [pc, #236]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 8087 	beq.w	8001d4e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c40:	4b36      	ldr	r3, [pc, #216]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 030c 	and.w	r3, r3, #12
 8001c48:	2b08      	cmp	r3, #8
 8001c4a:	d061      	beq.n	8001d10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	69db      	ldr	r3, [r3, #28]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d146      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c54:	4b33      	ldr	r3, [pc, #204]	@ (8001d24 <HAL_RCC_OscConfig+0x4cc>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7fe fde7 	bl	800082c <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c62:	f7fe fde3 	bl	800082c <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e06d      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c74:	4b29      	ldr	r3, [pc, #164]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1f0      	bne.n	8001c62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c88:	d108      	bne.n	8001c9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c8a:	4b24      	ldr	r3, [pc, #144]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	4921      	ldr	r1, [pc, #132]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a19      	ldr	r1, [r3, #32]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	430b      	orrs	r3, r1
 8001cae:	491b      	ldr	r1, [pc, #108]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d24 <HAL_RCC_OscConfig+0x4cc>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cba:	f7fe fdb7 	bl	800082c <HAL_GetTick>
 8001cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc0:	e008      	b.n	8001cd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc2:	f7fe fdb3 	bl	800082c <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e03d      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cd4:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0f0      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x46a>
 8001ce0:	e035      	b.n	8001d4e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce2:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <HAL_RCC_OscConfig+0x4cc>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7fe fda0 	bl	800082c <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf0:	f7fe fd9c 	bl	800082c <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e026      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d02:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f0      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x498>
 8001d0e:	e01e      	b.n	8001d4e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69db      	ldr	r3, [r3, #28]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d107      	bne.n	8001d28 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e019      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	40007000 	.word	0x40007000
 8001d24:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d28:	4b0b      	ldr	r3, [pc, #44]	@ (8001d58 <HAL_RCC_OscConfig+0x500>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d106      	bne.n	8001d4a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d001      	beq.n	8001d4e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e000      	b.n	8001d50 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40021000 	.word	0x40021000

08001d5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e0d0      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d70:	4b6a      	ldr	r3, [pc, #424]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d910      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d7e:	4b67      	ldr	r3, [pc, #412]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f023 0207 	bic.w	r2, r3, #7
 8001d86:	4965      	ldr	r1, [pc, #404]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8e:	4b63      	ldr	r3, [pc, #396]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0b8      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001db8:	4b59      	ldr	r3, [pc, #356]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	4a58      	ldr	r2, [pc, #352]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dc2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd0:	4b53      	ldr	r3, [pc, #332]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4a52      	ldr	r2, [pc, #328]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001dda:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ddc:	4b50      	ldr	r3, [pc, #320]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	494d      	ldr	r1, [pc, #308]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d040      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d107      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	4b47      	ldr	r3, [pc, #284]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d115      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e07f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d107      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e1a:	4b41      	ldr	r3, [pc, #260]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d109      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e073      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e06b      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e3a:	4b39      	ldr	r3, [pc, #228]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f023 0203 	bic.w	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	4936      	ldr	r1, [pc, #216]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e4c:	f7fe fcee 	bl	800082c <HAL_GetTick>
 8001e50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e52:	e00a      	b.n	8001e6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e54:	f7fe fcea 	bl	800082c <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e053      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 020c 	and.w	r2, r3, #12
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d1eb      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e7c:	4b27      	ldr	r3, [pc, #156]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0307 	and.w	r3, r3, #7
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d210      	bcs.n	8001eac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8a:	4b24      	ldr	r3, [pc, #144]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f023 0207 	bic.w	r2, r3, #7
 8001e92:	4922      	ldr	r1, [pc, #136]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e032      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb8:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4916      	ldr	r1, [pc, #88]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ed6:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	490e      	ldr	r1, [pc, #56]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eea:	f000 f821 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	091b      	lsrs	r3, r3, #4
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	490a      	ldr	r1, [pc, #40]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c8>)
 8001efc:	5ccb      	ldrb	r3, [r1, r3]
 8001efe:	fa22 f303 	lsr.w	r3, r2, r3
 8001f02:	4a09      	ldr	r2, [pc, #36]	@ (8001f28 <HAL_RCC_ClockConfig+0x1cc>)
 8001f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_RCC_ClockConfig+0x1d0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe fc4c 	bl	80007a8 <HAL_InitTick>

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40022000 	.word	0x40022000
 8001f20:	40021000 	.word	0x40021000
 8001f24:	08003214 	.word	0x08003214
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	20000004 	.word	0x20000004

08001f30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b087      	sub	sp, #28
 8001f34:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	2300      	movs	r3, #0
 8001f44:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 030c 	and.w	r3, r3, #12
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d002      	beq.n	8001f60 <HAL_RCC_GetSysClockFreq+0x30>
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d003      	beq.n	8001f66 <HAL_RCC_GetSysClockFreq+0x36>
 8001f5e:	e027      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f60:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f62:	613b      	str	r3, [r7, #16]
      break;
 8001f64:	e027      	b.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	0c9b      	lsrs	r3, r3, #18
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	4a17      	ldr	r2, [pc, #92]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f70:	5cd3      	ldrb	r3, [r2, r3]
 8001f72:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d010      	beq.n	8001fa0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f7e:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	0c5b      	lsrs	r3, r3, #17
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	4a11      	ldr	r2, [pc, #68]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f8a:	5cd3      	ldrb	r3, [r2, r3]
 8001f8c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f92:	fb03 f202 	mul.w	r2, r3, r2
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	e004      	b.n	8001faa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fa4:	fb02 f303 	mul.w	r3, r2, r3
 8001fa8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	613b      	str	r3, [r7, #16]
      break;
 8001fae:	e002      	b.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fb2:	613b      	str	r3, [r7, #16]
      break;
 8001fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fb6:	693b      	ldr	r3, [r7, #16]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	371c      	adds	r7, #28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	007a1200 	.word	0x007a1200
 8001fcc:	0800322c 	.word	0x0800322c
 8001fd0:	0800323c 	.word	0x0800323c
 8001fd4:	003d0900 	.word	0x003d0900

08001fd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fdc:	4b02      	ldr	r3, [pc, #8]	@ (8001fe8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fde:	681b      	ldr	r3, [r3, #0]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	20000000 	.word	0x20000000

08001fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ff0:	f7ff fff2 	bl	8001fd8 <HAL_RCC_GetHCLKFreq>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	4b05      	ldr	r3, [pc, #20]	@ (800200c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	0adb      	lsrs	r3, r3, #11
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	4903      	ldr	r1, [pc, #12]	@ (8002010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002002:	5ccb      	ldrb	r3, [r1, r3]
 8002004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002008:	4618      	mov	r0, r3
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	08003224 	.word	0x08003224

08002014 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800201c:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <RCC_Delay+0x34>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <RCC_Delay+0x38>)
 8002022:	fba2 2303 	umull	r2, r3, r2, r3
 8002026:	0a5b      	lsrs	r3, r3, #9
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	fb02 f303 	mul.w	r3, r2, r3
 800202e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002030:	bf00      	nop
  }
  while (Delay --);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1e5a      	subs	r2, r3, #1
 8002036:	60fa      	str	r2, [r7, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1f9      	bne.n	8002030 <RCC_Delay+0x1c>
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	20000000 	.word	0x20000000
 800204c:	10624dd3 	.word	0x10624dd3

08002050 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002058:	2300      	movs	r3, #0
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	2b00      	cmp	r3, #0
 800206a:	d07d      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800206c:	2300      	movs	r3, #0
 800206e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002070:	4b4f      	ldr	r3, [pc, #316]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10d      	bne.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800207c:	4b4c      	ldr	r3, [pc, #304]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	4a4b      	ldr	r2, [pc, #300]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002082:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002086:	61d3      	str	r3, [r2, #28]
 8002088:	4b49      	ldr	r3, [pc, #292]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002094:	2301      	movs	r3, #1
 8002096:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002098:	4b46      	ldr	r3, [pc, #280]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d118      	bne.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020a4:	4b43      	ldr	r3, [pc, #268]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a42      	ldr	r2, [pc, #264]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020b0:	f7fe fbbc 	bl	800082c <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b6:	e008      	b.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020b8:	f7fe fbb8 	bl	800082c <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b64      	cmp	r3, #100	@ 0x64
 80020c4:	d901      	bls.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e06d      	b.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ca:	4b3a      	ldr	r3, [pc, #232]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f0      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020d6:	4b36      	ldr	r3, [pc, #216]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020de:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d02e      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d027      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020f4:	4b2e      	ldr	r3, [pc, #184]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020fe:	4b2e      	ldr	r3, [pc, #184]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002100:	2201      	movs	r2, #1
 8002102:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002104:	4b2c      	ldr	r3, [pc, #176]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800210a:	4a29      	ldr	r2, [pc, #164]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d014      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7fe fb87 	bl	800082c <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002120:	e00a      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002122:	f7fe fb83 	bl	800082c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002130:	4293      	cmp	r3, r2
 8002132:	d901      	bls.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e036      	b.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002138:	4b1d      	ldr	r3, [pc, #116]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0ee      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002144:	4b1a      	ldr	r3, [pc, #104]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	4917      	ldr	r1, [pc, #92]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002152:	4313      	orrs	r3, r2
 8002154:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002156:	7dfb      	ldrb	r3, [r7, #23]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d105      	bne.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800215c:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	4a13      	ldr	r2, [pc, #76]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002162:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002166:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d008      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002174:	4b0e      	ldr	r3, [pc, #56]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	490b      	ldr	r1, [pc, #44]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002182:	4313      	orrs	r3, r2
 8002184:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0310 	and.w	r3, r3, #16
 800218e:	2b00      	cmp	r3, #0
 8002190:	d008      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002192:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	4904      	ldr	r1, [pc, #16]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3718      	adds	r7, #24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000
 80021b4:	40007000 	.word	0x40007000
 80021b8:	42420440 	.word	0x42420440

080021bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
 80021c8:	2300      	movs	r3, #0
 80021ca:	61fb      	str	r3, [r7, #28]
 80021cc:	2300      	movs	r3, #0
 80021ce:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	2300      	movs	r3, #0
 80021d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b10      	cmp	r3, #16
 80021dc:	d00a      	beq.n	80021f4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b10      	cmp	r3, #16
 80021e2:	f200 808a 	bhi.w	80022fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d045      	beq.n	8002278 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d075      	beq.n	80022de <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80021f2:	e082      	b.n	80022fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80021f4:	4b46      	ldr	r3, [pc, #280]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80021fa:	4b45      	ldr	r3, [pc, #276]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d07b      	beq.n	80022fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	0c9b      	lsrs	r3, r3, #18
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	4a41      	ldr	r2, [pc, #260]	@ (8002314 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002210:	5cd3      	ldrb	r3, [r2, r3]
 8002212:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d015      	beq.n	800224a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800221e:	4b3c      	ldr	r3, [pc, #240]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	0c5b      	lsrs	r3, r3, #17
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	4a3b      	ldr	r2, [pc, #236]	@ (8002318 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800222a:	5cd3      	ldrb	r3, [r2, r3]
 800222c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00d      	beq.n	8002254 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002238:	4a38      	ldr	r2, [pc, #224]	@ (800231c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	61fb      	str	r3, [r7, #28]
 8002248:	e004      	b.n	8002254 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4a34      	ldr	r2, [pc, #208]	@ (8002320 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002254:	4b2e      	ldr	r3, [pc, #184]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800225c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002260:	d102      	bne.n	8002268 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	61bb      	str	r3, [r7, #24]
      break;
 8002266:	e04a      	b.n	80022fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4a2d      	ldr	r2, [pc, #180]	@ (8002324 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800226e:	fba2 2303 	umull	r2, r3, r2, r3
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	61bb      	str	r3, [r7, #24]
      break;
 8002276:	e042      	b.n	80022fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002278:	4b25      	ldr	r3, [pc, #148]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002288:	d108      	bne.n	800229c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002294:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002298:	61bb      	str	r3, [r7, #24]
 800229a:	e01f      	b.n	80022dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022a6:	d109      	bne.n	80022bc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80022a8:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80022b4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80022b8:	61bb      	str	r3, [r7, #24]
 80022ba:	e00f      	b.n	80022dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80022c6:	d11c      	bne.n	8002302 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d016      	beq.n	8002302 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80022d4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80022d8:	61bb      	str	r3, [r7, #24]
      break;
 80022da:	e012      	b.n	8002302 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80022dc:	e011      	b.n	8002302 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80022de:	f7ff fe85 	bl	8001fec <HAL_RCC_GetPCLK2Freq>
 80022e2:	4602      	mov	r2, r0
 80022e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002310 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	0b9b      	lsrs	r3, r3, #14
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	3301      	adds	r3, #1
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f6:	61bb      	str	r3, [r7, #24]
      break;
 80022f8:	e004      	b.n	8002304 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80022fa:	bf00      	nop
 80022fc:	e002      	b.n	8002304 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80022fe:	bf00      	nop
 8002300:	e000      	b.n	8002304 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002302:	bf00      	nop
    }
  }
  return (frequency);
 8002304:	69bb      	ldr	r3, [r7, #24]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3720      	adds	r7, #32
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40021000 	.word	0x40021000
 8002314:	08003240 	.word	0x08003240
 8002318:	08003250 	.word	0x08003250
 800231c:	007a1200 	.word	0x007a1200
 8002320:	003d0900 	.word	0x003d0900
 8002324:	aaaaaaab 	.word	0xaaaaaaab

08002328 <std>:
 8002328:	2300      	movs	r3, #0
 800232a:	b510      	push	{r4, lr}
 800232c:	4604      	mov	r4, r0
 800232e:	e9c0 3300 	strd	r3, r3, [r0]
 8002332:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002336:	6083      	str	r3, [r0, #8]
 8002338:	8181      	strh	r1, [r0, #12]
 800233a:	6643      	str	r3, [r0, #100]	@ 0x64
 800233c:	81c2      	strh	r2, [r0, #14]
 800233e:	6183      	str	r3, [r0, #24]
 8002340:	4619      	mov	r1, r3
 8002342:	2208      	movs	r2, #8
 8002344:	305c      	adds	r0, #92	@ 0x5c
 8002346:	f000 f906 	bl	8002556 <memset>
 800234a:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <std+0x58>)
 800234c:	6224      	str	r4, [r4, #32]
 800234e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002350:	4b0c      	ldr	r3, [pc, #48]	@ (8002384 <std+0x5c>)
 8002352:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002354:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <std+0x60>)
 8002356:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002358:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <std+0x64>)
 800235a:	6323      	str	r3, [r4, #48]	@ 0x30
 800235c:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <std+0x68>)
 800235e:	429c      	cmp	r4, r3
 8002360:	d006      	beq.n	8002370 <std+0x48>
 8002362:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002366:	4294      	cmp	r4, r2
 8002368:	d002      	beq.n	8002370 <std+0x48>
 800236a:	33d0      	adds	r3, #208	@ 0xd0
 800236c:	429c      	cmp	r4, r3
 800236e:	d105      	bne.n	800237c <std+0x54>
 8002370:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002378:	f000 b966 	b.w	8002648 <__retarget_lock_init_recursive>
 800237c:	bd10      	pop	{r4, pc}
 800237e:	bf00      	nop
 8002380:	080024d1 	.word	0x080024d1
 8002384:	080024f3 	.word	0x080024f3
 8002388:	0800252b 	.word	0x0800252b
 800238c:	0800254f 	.word	0x0800254f
 8002390:	200000bc 	.word	0x200000bc

08002394 <stdio_exit_handler>:
 8002394:	4a02      	ldr	r2, [pc, #8]	@ (80023a0 <stdio_exit_handler+0xc>)
 8002396:	4903      	ldr	r1, [pc, #12]	@ (80023a4 <stdio_exit_handler+0x10>)
 8002398:	4803      	ldr	r0, [pc, #12]	@ (80023a8 <stdio_exit_handler+0x14>)
 800239a:	f000 b869 	b.w	8002470 <_fwalk_sglue>
 800239e:	bf00      	nop
 80023a0:	2000000c 	.word	0x2000000c
 80023a4:	08002edd 	.word	0x08002edd
 80023a8:	2000001c 	.word	0x2000001c

080023ac <cleanup_stdio>:
 80023ac:	6841      	ldr	r1, [r0, #4]
 80023ae:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <cleanup_stdio+0x34>)
 80023b0:	b510      	push	{r4, lr}
 80023b2:	4299      	cmp	r1, r3
 80023b4:	4604      	mov	r4, r0
 80023b6:	d001      	beq.n	80023bc <cleanup_stdio+0x10>
 80023b8:	f000 fd90 	bl	8002edc <_fflush_r>
 80023bc:	68a1      	ldr	r1, [r4, #8]
 80023be:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <cleanup_stdio+0x38>)
 80023c0:	4299      	cmp	r1, r3
 80023c2:	d002      	beq.n	80023ca <cleanup_stdio+0x1e>
 80023c4:	4620      	mov	r0, r4
 80023c6:	f000 fd89 	bl	8002edc <_fflush_r>
 80023ca:	68e1      	ldr	r1, [r4, #12]
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <cleanup_stdio+0x3c>)
 80023ce:	4299      	cmp	r1, r3
 80023d0:	d004      	beq.n	80023dc <cleanup_stdio+0x30>
 80023d2:	4620      	mov	r0, r4
 80023d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023d8:	f000 bd80 	b.w	8002edc <_fflush_r>
 80023dc:	bd10      	pop	{r4, pc}
 80023de:	bf00      	nop
 80023e0:	200000bc 	.word	0x200000bc
 80023e4:	20000124 	.word	0x20000124
 80023e8:	2000018c 	.word	0x2000018c

080023ec <global_stdio_init.part.0>:
 80023ec:	b510      	push	{r4, lr}
 80023ee:	4b0b      	ldr	r3, [pc, #44]	@ (800241c <global_stdio_init.part.0+0x30>)
 80023f0:	4c0b      	ldr	r4, [pc, #44]	@ (8002420 <global_stdio_init.part.0+0x34>)
 80023f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002424 <global_stdio_init.part.0+0x38>)
 80023f4:	4620      	mov	r0, r4
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	2104      	movs	r1, #4
 80023fa:	2200      	movs	r2, #0
 80023fc:	f7ff ff94 	bl	8002328 <std>
 8002400:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002404:	2201      	movs	r2, #1
 8002406:	2109      	movs	r1, #9
 8002408:	f7ff ff8e 	bl	8002328 <std>
 800240c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002410:	2202      	movs	r2, #2
 8002412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002416:	2112      	movs	r1, #18
 8002418:	f7ff bf86 	b.w	8002328 <std>
 800241c:	200001f4 	.word	0x200001f4
 8002420:	200000bc 	.word	0x200000bc
 8002424:	08002395 	.word	0x08002395

08002428 <__sfp_lock_acquire>:
 8002428:	4801      	ldr	r0, [pc, #4]	@ (8002430 <__sfp_lock_acquire+0x8>)
 800242a:	f000 b90e 	b.w	800264a <__retarget_lock_acquire_recursive>
 800242e:	bf00      	nop
 8002430:	200001fd 	.word	0x200001fd

08002434 <__sfp_lock_release>:
 8002434:	4801      	ldr	r0, [pc, #4]	@ (800243c <__sfp_lock_release+0x8>)
 8002436:	f000 b909 	b.w	800264c <__retarget_lock_release_recursive>
 800243a:	bf00      	nop
 800243c:	200001fd 	.word	0x200001fd

08002440 <__sinit>:
 8002440:	b510      	push	{r4, lr}
 8002442:	4604      	mov	r4, r0
 8002444:	f7ff fff0 	bl	8002428 <__sfp_lock_acquire>
 8002448:	6a23      	ldr	r3, [r4, #32]
 800244a:	b11b      	cbz	r3, 8002454 <__sinit+0x14>
 800244c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002450:	f7ff bff0 	b.w	8002434 <__sfp_lock_release>
 8002454:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <__sinit+0x28>)
 8002456:	6223      	str	r3, [r4, #32]
 8002458:	4b04      	ldr	r3, [pc, #16]	@ (800246c <__sinit+0x2c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1f5      	bne.n	800244c <__sinit+0xc>
 8002460:	f7ff ffc4 	bl	80023ec <global_stdio_init.part.0>
 8002464:	e7f2      	b.n	800244c <__sinit+0xc>
 8002466:	bf00      	nop
 8002468:	080023ad 	.word	0x080023ad
 800246c:	200001f4 	.word	0x200001f4

08002470 <_fwalk_sglue>:
 8002470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002474:	4607      	mov	r7, r0
 8002476:	4688      	mov	r8, r1
 8002478:	4614      	mov	r4, r2
 800247a:	2600      	movs	r6, #0
 800247c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002480:	f1b9 0901 	subs.w	r9, r9, #1
 8002484:	d505      	bpl.n	8002492 <_fwalk_sglue+0x22>
 8002486:	6824      	ldr	r4, [r4, #0]
 8002488:	2c00      	cmp	r4, #0
 800248a:	d1f7      	bne.n	800247c <_fwalk_sglue+0xc>
 800248c:	4630      	mov	r0, r6
 800248e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002492:	89ab      	ldrh	r3, [r5, #12]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d907      	bls.n	80024a8 <_fwalk_sglue+0x38>
 8002498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800249c:	3301      	adds	r3, #1
 800249e:	d003      	beq.n	80024a8 <_fwalk_sglue+0x38>
 80024a0:	4629      	mov	r1, r5
 80024a2:	4638      	mov	r0, r7
 80024a4:	47c0      	blx	r8
 80024a6:	4306      	orrs	r6, r0
 80024a8:	3568      	adds	r5, #104	@ 0x68
 80024aa:	e7e9      	b.n	8002480 <_fwalk_sglue+0x10>

080024ac <iprintf>:
 80024ac:	b40f      	push	{r0, r1, r2, r3}
 80024ae:	b507      	push	{r0, r1, r2, lr}
 80024b0:	4906      	ldr	r1, [pc, #24]	@ (80024cc <iprintf+0x20>)
 80024b2:	ab04      	add	r3, sp, #16
 80024b4:	6808      	ldr	r0, [r1, #0]
 80024b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80024ba:	6881      	ldr	r1, [r0, #8]
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	f000 f9e5 	bl	800288c <_vfiprintf_r>
 80024c2:	b003      	add	sp, #12
 80024c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80024c8:	b004      	add	sp, #16
 80024ca:	4770      	bx	lr
 80024cc:	20000018 	.word	0x20000018

080024d0 <__sread>:
 80024d0:	b510      	push	{r4, lr}
 80024d2:	460c      	mov	r4, r1
 80024d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024d8:	f000 f868 	bl	80025ac <_read_r>
 80024dc:	2800      	cmp	r0, #0
 80024de:	bfab      	itete	ge
 80024e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80024e2:	89a3      	ldrhlt	r3, [r4, #12]
 80024e4:	181b      	addge	r3, r3, r0
 80024e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80024ea:	bfac      	ite	ge
 80024ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80024ee:	81a3      	strhlt	r3, [r4, #12]
 80024f0:	bd10      	pop	{r4, pc}

080024f2 <__swrite>:
 80024f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024f6:	461f      	mov	r7, r3
 80024f8:	898b      	ldrh	r3, [r1, #12]
 80024fa:	4605      	mov	r5, r0
 80024fc:	05db      	lsls	r3, r3, #23
 80024fe:	460c      	mov	r4, r1
 8002500:	4616      	mov	r6, r2
 8002502:	d505      	bpl.n	8002510 <__swrite+0x1e>
 8002504:	2302      	movs	r3, #2
 8002506:	2200      	movs	r2, #0
 8002508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800250c:	f000 f83c 	bl	8002588 <_lseek_r>
 8002510:	89a3      	ldrh	r3, [r4, #12]
 8002512:	4632      	mov	r2, r6
 8002514:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002518:	81a3      	strh	r3, [r4, #12]
 800251a:	4628      	mov	r0, r5
 800251c:	463b      	mov	r3, r7
 800251e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002526:	f000 b853 	b.w	80025d0 <_write_r>

0800252a <__sseek>:
 800252a:	b510      	push	{r4, lr}
 800252c:	460c      	mov	r4, r1
 800252e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002532:	f000 f829 	bl	8002588 <_lseek_r>
 8002536:	1c43      	adds	r3, r0, #1
 8002538:	89a3      	ldrh	r3, [r4, #12]
 800253a:	bf15      	itete	ne
 800253c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800253e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002542:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002546:	81a3      	strheq	r3, [r4, #12]
 8002548:	bf18      	it	ne
 800254a:	81a3      	strhne	r3, [r4, #12]
 800254c:	bd10      	pop	{r4, pc}

0800254e <__sclose>:
 800254e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002552:	f000 b809 	b.w	8002568 <_close_r>

08002556 <memset>:
 8002556:	4603      	mov	r3, r0
 8002558:	4402      	add	r2, r0
 800255a:	4293      	cmp	r3, r2
 800255c:	d100      	bne.n	8002560 <memset+0xa>
 800255e:	4770      	bx	lr
 8002560:	f803 1b01 	strb.w	r1, [r3], #1
 8002564:	e7f9      	b.n	800255a <memset+0x4>
	...

08002568 <_close_r>:
 8002568:	b538      	push	{r3, r4, r5, lr}
 800256a:	2300      	movs	r3, #0
 800256c:	4d05      	ldr	r5, [pc, #20]	@ (8002584 <_close_r+0x1c>)
 800256e:	4604      	mov	r4, r0
 8002570:	4608      	mov	r0, r1
 8002572:	602b      	str	r3, [r5, #0]
 8002574:	f7fe f86f 	bl	8000656 <_close>
 8002578:	1c43      	adds	r3, r0, #1
 800257a:	d102      	bne.n	8002582 <_close_r+0x1a>
 800257c:	682b      	ldr	r3, [r5, #0]
 800257e:	b103      	cbz	r3, 8002582 <_close_r+0x1a>
 8002580:	6023      	str	r3, [r4, #0]
 8002582:	bd38      	pop	{r3, r4, r5, pc}
 8002584:	200001f8 	.word	0x200001f8

08002588 <_lseek_r>:
 8002588:	b538      	push	{r3, r4, r5, lr}
 800258a:	4604      	mov	r4, r0
 800258c:	4608      	mov	r0, r1
 800258e:	4611      	mov	r1, r2
 8002590:	2200      	movs	r2, #0
 8002592:	4d05      	ldr	r5, [pc, #20]	@ (80025a8 <_lseek_r+0x20>)
 8002594:	602a      	str	r2, [r5, #0]
 8002596:	461a      	mov	r2, r3
 8002598:	f7fe f881 	bl	800069e <_lseek>
 800259c:	1c43      	adds	r3, r0, #1
 800259e:	d102      	bne.n	80025a6 <_lseek_r+0x1e>
 80025a0:	682b      	ldr	r3, [r5, #0]
 80025a2:	b103      	cbz	r3, 80025a6 <_lseek_r+0x1e>
 80025a4:	6023      	str	r3, [r4, #0]
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
 80025a8:	200001f8 	.word	0x200001f8

080025ac <_read_r>:
 80025ac:	b538      	push	{r3, r4, r5, lr}
 80025ae:	4604      	mov	r4, r0
 80025b0:	4608      	mov	r0, r1
 80025b2:	4611      	mov	r1, r2
 80025b4:	2200      	movs	r2, #0
 80025b6:	4d05      	ldr	r5, [pc, #20]	@ (80025cc <_read_r+0x20>)
 80025b8:	602a      	str	r2, [r5, #0]
 80025ba:	461a      	mov	r2, r3
 80025bc:	f7fe f812 	bl	80005e4 <_read>
 80025c0:	1c43      	adds	r3, r0, #1
 80025c2:	d102      	bne.n	80025ca <_read_r+0x1e>
 80025c4:	682b      	ldr	r3, [r5, #0]
 80025c6:	b103      	cbz	r3, 80025ca <_read_r+0x1e>
 80025c8:	6023      	str	r3, [r4, #0]
 80025ca:	bd38      	pop	{r3, r4, r5, pc}
 80025cc:	200001f8 	.word	0x200001f8

080025d0 <_write_r>:
 80025d0:	b538      	push	{r3, r4, r5, lr}
 80025d2:	4604      	mov	r4, r0
 80025d4:	4608      	mov	r0, r1
 80025d6:	4611      	mov	r1, r2
 80025d8:	2200      	movs	r2, #0
 80025da:	4d05      	ldr	r5, [pc, #20]	@ (80025f0 <_write_r+0x20>)
 80025dc:	602a      	str	r2, [r5, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	f7fe f81d 	bl	800061e <_write>
 80025e4:	1c43      	adds	r3, r0, #1
 80025e6:	d102      	bne.n	80025ee <_write_r+0x1e>
 80025e8:	682b      	ldr	r3, [r5, #0]
 80025ea:	b103      	cbz	r3, 80025ee <_write_r+0x1e>
 80025ec:	6023      	str	r3, [r4, #0]
 80025ee:	bd38      	pop	{r3, r4, r5, pc}
 80025f0:	200001f8 	.word	0x200001f8

080025f4 <__errno>:
 80025f4:	4b01      	ldr	r3, [pc, #4]	@ (80025fc <__errno+0x8>)
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000018 	.word	0x20000018

08002600 <__libc_init_array>:
 8002600:	b570      	push	{r4, r5, r6, lr}
 8002602:	2600      	movs	r6, #0
 8002604:	4d0c      	ldr	r5, [pc, #48]	@ (8002638 <__libc_init_array+0x38>)
 8002606:	4c0d      	ldr	r4, [pc, #52]	@ (800263c <__libc_init_array+0x3c>)
 8002608:	1b64      	subs	r4, r4, r5
 800260a:	10a4      	asrs	r4, r4, #2
 800260c:	42a6      	cmp	r6, r4
 800260e:	d109      	bne.n	8002624 <__libc_init_array+0x24>
 8002610:	f000 fdc2 	bl	8003198 <_init>
 8002614:	2600      	movs	r6, #0
 8002616:	4d0a      	ldr	r5, [pc, #40]	@ (8002640 <__libc_init_array+0x40>)
 8002618:	4c0a      	ldr	r4, [pc, #40]	@ (8002644 <__libc_init_array+0x44>)
 800261a:	1b64      	subs	r4, r4, r5
 800261c:	10a4      	asrs	r4, r4, #2
 800261e:	42a6      	cmp	r6, r4
 8002620:	d105      	bne.n	800262e <__libc_init_array+0x2e>
 8002622:	bd70      	pop	{r4, r5, r6, pc}
 8002624:	f855 3b04 	ldr.w	r3, [r5], #4
 8002628:	4798      	blx	r3
 800262a:	3601      	adds	r6, #1
 800262c:	e7ee      	b.n	800260c <__libc_init_array+0xc>
 800262e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002632:	4798      	blx	r3
 8002634:	3601      	adds	r6, #1
 8002636:	e7f2      	b.n	800261e <__libc_init_array+0x1e>
 8002638:	08003288 	.word	0x08003288
 800263c:	08003288 	.word	0x08003288
 8002640:	08003288 	.word	0x08003288
 8002644:	0800328c 	.word	0x0800328c

08002648 <__retarget_lock_init_recursive>:
 8002648:	4770      	bx	lr

0800264a <__retarget_lock_acquire_recursive>:
 800264a:	4770      	bx	lr

0800264c <__retarget_lock_release_recursive>:
 800264c:	4770      	bx	lr
	...

08002650 <_free_r>:
 8002650:	b538      	push	{r3, r4, r5, lr}
 8002652:	4605      	mov	r5, r0
 8002654:	2900      	cmp	r1, #0
 8002656:	d040      	beq.n	80026da <_free_r+0x8a>
 8002658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800265c:	1f0c      	subs	r4, r1, #4
 800265e:	2b00      	cmp	r3, #0
 8002660:	bfb8      	it	lt
 8002662:	18e4      	addlt	r4, r4, r3
 8002664:	f000 f8de 	bl	8002824 <__malloc_lock>
 8002668:	4a1c      	ldr	r2, [pc, #112]	@ (80026dc <_free_r+0x8c>)
 800266a:	6813      	ldr	r3, [r2, #0]
 800266c:	b933      	cbnz	r3, 800267c <_free_r+0x2c>
 800266e:	6063      	str	r3, [r4, #4]
 8002670:	6014      	str	r4, [r2, #0]
 8002672:	4628      	mov	r0, r5
 8002674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002678:	f000 b8da 	b.w	8002830 <__malloc_unlock>
 800267c:	42a3      	cmp	r3, r4
 800267e:	d908      	bls.n	8002692 <_free_r+0x42>
 8002680:	6820      	ldr	r0, [r4, #0]
 8002682:	1821      	adds	r1, r4, r0
 8002684:	428b      	cmp	r3, r1
 8002686:	bf01      	itttt	eq
 8002688:	6819      	ldreq	r1, [r3, #0]
 800268a:	685b      	ldreq	r3, [r3, #4]
 800268c:	1809      	addeq	r1, r1, r0
 800268e:	6021      	streq	r1, [r4, #0]
 8002690:	e7ed      	b.n	800266e <_free_r+0x1e>
 8002692:	461a      	mov	r2, r3
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	b10b      	cbz	r3, 800269c <_free_r+0x4c>
 8002698:	42a3      	cmp	r3, r4
 800269a:	d9fa      	bls.n	8002692 <_free_r+0x42>
 800269c:	6811      	ldr	r1, [r2, #0]
 800269e:	1850      	adds	r0, r2, r1
 80026a0:	42a0      	cmp	r0, r4
 80026a2:	d10b      	bne.n	80026bc <_free_r+0x6c>
 80026a4:	6820      	ldr	r0, [r4, #0]
 80026a6:	4401      	add	r1, r0
 80026a8:	1850      	adds	r0, r2, r1
 80026aa:	4283      	cmp	r3, r0
 80026ac:	6011      	str	r1, [r2, #0]
 80026ae:	d1e0      	bne.n	8002672 <_free_r+0x22>
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	4408      	add	r0, r1
 80026b6:	6010      	str	r0, [r2, #0]
 80026b8:	6053      	str	r3, [r2, #4]
 80026ba:	e7da      	b.n	8002672 <_free_r+0x22>
 80026bc:	d902      	bls.n	80026c4 <_free_r+0x74>
 80026be:	230c      	movs	r3, #12
 80026c0:	602b      	str	r3, [r5, #0]
 80026c2:	e7d6      	b.n	8002672 <_free_r+0x22>
 80026c4:	6820      	ldr	r0, [r4, #0]
 80026c6:	1821      	adds	r1, r4, r0
 80026c8:	428b      	cmp	r3, r1
 80026ca:	bf01      	itttt	eq
 80026cc:	6819      	ldreq	r1, [r3, #0]
 80026ce:	685b      	ldreq	r3, [r3, #4]
 80026d0:	1809      	addeq	r1, r1, r0
 80026d2:	6021      	streq	r1, [r4, #0]
 80026d4:	6063      	str	r3, [r4, #4]
 80026d6:	6054      	str	r4, [r2, #4]
 80026d8:	e7cb      	b.n	8002672 <_free_r+0x22>
 80026da:	bd38      	pop	{r3, r4, r5, pc}
 80026dc:	20000204 	.word	0x20000204

080026e0 <sbrk_aligned>:
 80026e0:	b570      	push	{r4, r5, r6, lr}
 80026e2:	4e0f      	ldr	r6, [pc, #60]	@ (8002720 <sbrk_aligned+0x40>)
 80026e4:	460c      	mov	r4, r1
 80026e6:	6831      	ldr	r1, [r6, #0]
 80026e8:	4605      	mov	r5, r0
 80026ea:	b911      	cbnz	r1, 80026f2 <sbrk_aligned+0x12>
 80026ec:	f000 fcb2 	bl	8003054 <_sbrk_r>
 80026f0:	6030      	str	r0, [r6, #0]
 80026f2:	4621      	mov	r1, r4
 80026f4:	4628      	mov	r0, r5
 80026f6:	f000 fcad 	bl	8003054 <_sbrk_r>
 80026fa:	1c43      	adds	r3, r0, #1
 80026fc:	d103      	bne.n	8002706 <sbrk_aligned+0x26>
 80026fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002702:	4620      	mov	r0, r4
 8002704:	bd70      	pop	{r4, r5, r6, pc}
 8002706:	1cc4      	adds	r4, r0, #3
 8002708:	f024 0403 	bic.w	r4, r4, #3
 800270c:	42a0      	cmp	r0, r4
 800270e:	d0f8      	beq.n	8002702 <sbrk_aligned+0x22>
 8002710:	1a21      	subs	r1, r4, r0
 8002712:	4628      	mov	r0, r5
 8002714:	f000 fc9e 	bl	8003054 <_sbrk_r>
 8002718:	3001      	adds	r0, #1
 800271a:	d1f2      	bne.n	8002702 <sbrk_aligned+0x22>
 800271c:	e7ef      	b.n	80026fe <sbrk_aligned+0x1e>
 800271e:	bf00      	nop
 8002720:	20000200 	.word	0x20000200

08002724 <_malloc_r>:
 8002724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002728:	1ccd      	adds	r5, r1, #3
 800272a:	f025 0503 	bic.w	r5, r5, #3
 800272e:	3508      	adds	r5, #8
 8002730:	2d0c      	cmp	r5, #12
 8002732:	bf38      	it	cc
 8002734:	250c      	movcc	r5, #12
 8002736:	2d00      	cmp	r5, #0
 8002738:	4606      	mov	r6, r0
 800273a:	db01      	blt.n	8002740 <_malloc_r+0x1c>
 800273c:	42a9      	cmp	r1, r5
 800273e:	d904      	bls.n	800274a <_malloc_r+0x26>
 8002740:	230c      	movs	r3, #12
 8002742:	6033      	str	r3, [r6, #0]
 8002744:	2000      	movs	r0, #0
 8002746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800274a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002820 <_malloc_r+0xfc>
 800274e:	f000 f869 	bl	8002824 <__malloc_lock>
 8002752:	f8d8 3000 	ldr.w	r3, [r8]
 8002756:	461c      	mov	r4, r3
 8002758:	bb44      	cbnz	r4, 80027ac <_malloc_r+0x88>
 800275a:	4629      	mov	r1, r5
 800275c:	4630      	mov	r0, r6
 800275e:	f7ff ffbf 	bl	80026e0 <sbrk_aligned>
 8002762:	1c43      	adds	r3, r0, #1
 8002764:	4604      	mov	r4, r0
 8002766:	d158      	bne.n	800281a <_malloc_r+0xf6>
 8002768:	f8d8 4000 	ldr.w	r4, [r8]
 800276c:	4627      	mov	r7, r4
 800276e:	2f00      	cmp	r7, #0
 8002770:	d143      	bne.n	80027fa <_malloc_r+0xd6>
 8002772:	2c00      	cmp	r4, #0
 8002774:	d04b      	beq.n	800280e <_malloc_r+0xea>
 8002776:	6823      	ldr	r3, [r4, #0]
 8002778:	4639      	mov	r1, r7
 800277a:	4630      	mov	r0, r6
 800277c:	eb04 0903 	add.w	r9, r4, r3
 8002780:	f000 fc68 	bl	8003054 <_sbrk_r>
 8002784:	4581      	cmp	r9, r0
 8002786:	d142      	bne.n	800280e <_malloc_r+0xea>
 8002788:	6821      	ldr	r1, [r4, #0]
 800278a:	4630      	mov	r0, r6
 800278c:	1a6d      	subs	r5, r5, r1
 800278e:	4629      	mov	r1, r5
 8002790:	f7ff ffa6 	bl	80026e0 <sbrk_aligned>
 8002794:	3001      	adds	r0, #1
 8002796:	d03a      	beq.n	800280e <_malloc_r+0xea>
 8002798:	6823      	ldr	r3, [r4, #0]
 800279a:	442b      	add	r3, r5
 800279c:	6023      	str	r3, [r4, #0]
 800279e:	f8d8 3000 	ldr.w	r3, [r8]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	bb62      	cbnz	r2, 8002800 <_malloc_r+0xdc>
 80027a6:	f8c8 7000 	str.w	r7, [r8]
 80027aa:	e00f      	b.n	80027cc <_malloc_r+0xa8>
 80027ac:	6822      	ldr	r2, [r4, #0]
 80027ae:	1b52      	subs	r2, r2, r5
 80027b0:	d420      	bmi.n	80027f4 <_malloc_r+0xd0>
 80027b2:	2a0b      	cmp	r2, #11
 80027b4:	d917      	bls.n	80027e6 <_malloc_r+0xc2>
 80027b6:	1961      	adds	r1, r4, r5
 80027b8:	42a3      	cmp	r3, r4
 80027ba:	6025      	str	r5, [r4, #0]
 80027bc:	bf18      	it	ne
 80027be:	6059      	strne	r1, [r3, #4]
 80027c0:	6863      	ldr	r3, [r4, #4]
 80027c2:	bf08      	it	eq
 80027c4:	f8c8 1000 	streq.w	r1, [r8]
 80027c8:	5162      	str	r2, [r4, r5]
 80027ca:	604b      	str	r3, [r1, #4]
 80027cc:	4630      	mov	r0, r6
 80027ce:	f000 f82f 	bl	8002830 <__malloc_unlock>
 80027d2:	f104 000b 	add.w	r0, r4, #11
 80027d6:	1d23      	adds	r3, r4, #4
 80027d8:	f020 0007 	bic.w	r0, r0, #7
 80027dc:	1ac2      	subs	r2, r0, r3
 80027de:	bf1c      	itt	ne
 80027e0:	1a1b      	subne	r3, r3, r0
 80027e2:	50a3      	strne	r3, [r4, r2]
 80027e4:	e7af      	b.n	8002746 <_malloc_r+0x22>
 80027e6:	6862      	ldr	r2, [r4, #4]
 80027e8:	42a3      	cmp	r3, r4
 80027ea:	bf0c      	ite	eq
 80027ec:	f8c8 2000 	streq.w	r2, [r8]
 80027f0:	605a      	strne	r2, [r3, #4]
 80027f2:	e7eb      	b.n	80027cc <_malloc_r+0xa8>
 80027f4:	4623      	mov	r3, r4
 80027f6:	6864      	ldr	r4, [r4, #4]
 80027f8:	e7ae      	b.n	8002758 <_malloc_r+0x34>
 80027fa:	463c      	mov	r4, r7
 80027fc:	687f      	ldr	r7, [r7, #4]
 80027fe:	e7b6      	b.n	800276e <_malloc_r+0x4a>
 8002800:	461a      	mov	r2, r3
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	42a3      	cmp	r3, r4
 8002806:	d1fb      	bne.n	8002800 <_malloc_r+0xdc>
 8002808:	2300      	movs	r3, #0
 800280a:	6053      	str	r3, [r2, #4]
 800280c:	e7de      	b.n	80027cc <_malloc_r+0xa8>
 800280e:	230c      	movs	r3, #12
 8002810:	4630      	mov	r0, r6
 8002812:	6033      	str	r3, [r6, #0]
 8002814:	f000 f80c 	bl	8002830 <__malloc_unlock>
 8002818:	e794      	b.n	8002744 <_malloc_r+0x20>
 800281a:	6005      	str	r5, [r0, #0]
 800281c:	e7d6      	b.n	80027cc <_malloc_r+0xa8>
 800281e:	bf00      	nop
 8002820:	20000204 	.word	0x20000204

08002824 <__malloc_lock>:
 8002824:	4801      	ldr	r0, [pc, #4]	@ (800282c <__malloc_lock+0x8>)
 8002826:	f7ff bf10 	b.w	800264a <__retarget_lock_acquire_recursive>
 800282a:	bf00      	nop
 800282c:	200001fc 	.word	0x200001fc

08002830 <__malloc_unlock>:
 8002830:	4801      	ldr	r0, [pc, #4]	@ (8002838 <__malloc_unlock+0x8>)
 8002832:	f7ff bf0b 	b.w	800264c <__retarget_lock_release_recursive>
 8002836:	bf00      	nop
 8002838:	200001fc 	.word	0x200001fc

0800283c <__sfputc_r>:
 800283c:	6893      	ldr	r3, [r2, #8]
 800283e:	b410      	push	{r4}
 8002840:	3b01      	subs	r3, #1
 8002842:	2b00      	cmp	r3, #0
 8002844:	6093      	str	r3, [r2, #8]
 8002846:	da07      	bge.n	8002858 <__sfputc_r+0x1c>
 8002848:	6994      	ldr	r4, [r2, #24]
 800284a:	42a3      	cmp	r3, r4
 800284c:	db01      	blt.n	8002852 <__sfputc_r+0x16>
 800284e:	290a      	cmp	r1, #10
 8002850:	d102      	bne.n	8002858 <__sfputc_r+0x1c>
 8002852:	bc10      	pop	{r4}
 8002854:	f000 bb6a 	b.w	8002f2c <__swbuf_r>
 8002858:	6813      	ldr	r3, [r2, #0]
 800285a:	1c58      	adds	r0, r3, #1
 800285c:	6010      	str	r0, [r2, #0]
 800285e:	7019      	strb	r1, [r3, #0]
 8002860:	4608      	mov	r0, r1
 8002862:	bc10      	pop	{r4}
 8002864:	4770      	bx	lr

08002866 <__sfputs_r>:
 8002866:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002868:	4606      	mov	r6, r0
 800286a:	460f      	mov	r7, r1
 800286c:	4614      	mov	r4, r2
 800286e:	18d5      	adds	r5, r2, r3
 8002870:	42ac      	cmp	r4, r5
 8002872:	d101      	bne.n	8002878 <__sfputs_r+0x12>
 8002874:	2000      	movs	r0, #0
 8002876:	e007      	b.n	8002888 <__sfputs_r+0x22>
 8002878:	463a      	mov	r2, r7
 800287a:	4630      	mov	r0, r6
 800287c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002880:	f7ff ffdc 	bl	800283c <__sfputc_r>
 8002884:	1c43      	adds	r3, r0, #1
 8002886:	d1f3      	bne.n	8002870 <__sfputs_r+0xa>
 8002888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800288c <_vfiprintf_r>:
 800288c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002890:	460d      	mov	r5, r1
 8002892:	4614      	mov	r4, r2
 8002894:	4698      	mov	r8, r3
 8002896:	4606      	mov	r6, r0
 8002898:	b09d      	sub	sp, #116	@ 0x74
 800289a:	b118      	cbz	r0, 80028a4 <_vfiprintf_r+0x18>
 800289c:	6a03      	ldr	r3, [r0, #32]
 800289e:	b90b      	cbnz	r3, 80028a4 <_vfiprintf_r+0x18>
 80028a0:	f7ff fdce 	bl	8002440 <__sinit>
 80028a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80028a6:	07d9      	lsls	r1, r3, #31
 80028a8:	d405      	bmi.n	80028b6 <_vfiprintf_r+0x2a>
 80028aa:	89ab      	ldrh	r3, [r5, #12]
 80028ac:	059a      	lsls	r2, r3, #22
 80028ae:	d402      	bmi.n	80028b6 <_vfiprintf_r+0x2a>
 80028b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028b2:	f7ff feca 	bl	800264a <__retarget_lock_acquire_recursive>
 80028b6:	89ab      	ldrh	r3, [r5, #12]
 80028b8:	071b      	lsls	r3, r3, #28
 80028ba:	d501      	bpl.n	80028c0 <_vfiprintf_r+0x34>
 80028bc:	692b      	ldr	r3, [r5, #16]
 80028be:	b99b      	cbnz	r3, 80028e8 <_vfiprintf_r+0x5c>
 80028c0:	4629      	mov	r1, r5
 80028c2:	4630      	mov	r0, r6
 80028c4:	f000 fb70 	bl	8002fa8 <__swsetup_r>
 80028c8:	b170      	cbz	r0, 80028e8 <_vfiprintf_r+0x5c>
 80028ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80028cc:	07dc      	lsls	r4, r3, #31
 80028ce:	d504      	bpl.n	80028da <_vfiprintf_r+0x4e>
 80028d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028d4:	b01d      	add	sp, #116	@ 0x74
 80028d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028da:	89ab      	ldrh	r3, [r5, #12]
 80028dc:	0598      	lsls	r0, r3, #22
 80028de:	d4f7      	bmi.n	80028d0 <_vfiprintf_r+0x44>
 80028e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028e2:	f7ff feb3 	bl	800264c <__retarget_lock_release_recursive>
 80028e6:	e7f3      	b.n	80028d0 <_vfiprintf_r+0x44>
 80028e8:	2300      	movs	r3, #0
 80028ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80028ec:	2320      	movs	r3, #32
 80028ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028f2:	2330      	movs	r3, #48	@ 0x30
 80028f4:	f04f 0901 	mov.w	r9, #1
 80028f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80028fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002aa8 <_vfiprintf_r+0x21c>
 8002900:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002904:	4623      	mov	r3, r4
 8002906:	469a      	mov	sl, r3
 8002908:	f813 2b01 	ldrb.w	r2, [r3], #1
 800290c:	b10a      	cbz	r2, 8002912 <_vfiprintf_r+0x86>
 800290e:	2a25      	cmp	r2, #37	@ 0x25
 8002910:	d1f9      	bne.n	8002906 <_vfiprintf_r+0x7a>
 8002912:	ebba 0b04 	subs.w	fp, sl, r4
 8002916:	d00b      	beq.n	8002930 <_vfiprintf_r+0xa4>
 8002918:	465b      	mov	r3, fp
 800291a:	4622      	mov	r2, r4
 800291c:	4629      	mov	r1, r5
 800291e:	4630      	mov	r0, r6
 8002920:	f7ff ffa1 	bl	8002866 <__sfputs_r>
 8002924:	3001      	adds	r0, #1
 8002926:	f000 80a7 	beq.w	8002a78 <_vfiprintf_r+0x1ec>
 800292a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800292c:	445a      	add	r2, fp
 800292e:	9209      	str	r2, [sp, #36]	@ 0x24
 8002930:	f89a 3000 	ldrb.w	r3, [sl]
 8002934:	2b00      	cmp	r3, #0
 8002936:	f000 809f 	beq.w	8002a78 <_vfiprintf_r+0x1ec>
 800293a:	2300      	movs	r3, #0
 800293c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002940:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002944:	f10a 0a01 	add.w	sl, sl, #1
 8002948:	9304      	str	r3, [sp, #16]
 800294a:	9307      	str	r3, [sp, #28]
 800294c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002950:	931a      	str	r3, [sp, #104]	@ 0x68
 8002952:	4654      	mov	r4, sl
 8002954:	2205      	movs	r2, #5
 8002956:	f814 1b01 	ldrb.w	r1, [r4], #1
 800295a:	4853      	ldr	r0, [pc, #332]	@ (8002aa8 <_vfiprintf_r+0x21c>)
 800295c:	f000 fb8a 	bl	8003074 <memchr>
 8002960:	9a04      	ldr	r2, [sp, #16]
 8002962:	b9d8      	cbnz	r0, 800299c <_vfiprintf_r+0x110>
 8002964:	06d1      	lsls	r1, r2, #27
 8002966:	bf44      	itt	mi
 8002968:	2320      	movmi	r3, #32
 800296a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800296e:	0713      	lsls	r3, r2, #28
 8002970:	bf44      	itt	mi
 8002972:	232b      	movmi	r3, #43	@ 0x2b
 8002974:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002978:	f89a 3000 	ldrb.w	r3, [sl]
 800297c:	2b2a      	cmp	r3, #42	@ 0x2a
 800297e:	d015      	beq.n	80029ac <_vfiprintf_r+0x120>
 8002980:	4654      	mov	r4, sl
 8002982:	2000      	movs	r0, #0
 8002984:	f04f 0c0a 	mov.w	ip, #10
 8002988:	9a07      	ldr	r2, [sp, #28]
 800298a:	4621      	mov	r1, r4
 800298c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002990:	3b30      	subs	r3, #48	@ 0x30
 8002992:	2b09      	cmp	r3, #9
 8002994:	d94b      	bls.n	8002a2e <_vfiprintf_r+0x1a2>
 8002996:	b1b0      	cbz	r0, 80029c6 <_vfiprintf_r+0x13a>
 8002998:	9207      	str	r2, [sp, #28]
 800299a:	e014      	b.n	80029c6 <_vfiprintf_r+0x13a>
 800299c:	eba0 0308 	sub.w	r3, r0, r8
 80029a0:	fa09 f303 	lsl.w	r3, r9, r3
 80029a4:	4313      	orrs	r3, r2
 80029a6:	46a2      	mov	sl, r4
 80029a8:	9304      	str	r3, [sp, #16]
 80029aa:	e7d2      	b.n	8002952 <_vfiprintf_r+0xc6>
 80029ac:	9b03      	ldr	r3, [sp, #12]
 80029ae:	1d19      	adds	r1, r3, #4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	9103      	str	r1, [sp, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bfbb      	ittet	lt
 80029b8:	425b      	neglt	r3, r3
 80029ba:	f042 0202 	orrlt.w	r2, r2, #2
 80029be:	9307      	strge	r3, [sp, #28]
 80029c0:	9307      	strlt	r3, [sp, #28]
 80029c2:	bfb8      	it	lt
 80029c4:	9204      	strlt	r2, [sp, #16]
 80029c6:	7823      	ldrb	r3, [r4, #0]
 80029c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80029ca:	d10a      	bne.n	80029e2 <_vfiprintf_r+0x156>
 80029cc:	7863      	ldrb	r3, [r4, #1]
 80029ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80029d0:	d132      	bne.n	8002a38 <_vfiprintf_r+0x1ac>
 80029d2:	9b03      	ldr	r3, [sp, #12]
 80029d4:	3402      	adds	r4, #2
 80029d6:	1d1a      	adds	r2, r3, #4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	9203      	str	r2, [sp, #12]
 80029dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80029e0:	9305      	str	r3, [sp, #20]
 80029e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002aac <_vfiprintf_r+0x220>
 80029e6:	2203      	movs	r2, #3
 80029e8:	4650      	mov	r0, sl
 80029ea:	7821      	ldrb	r1, [r4, #0]
 80029ec:	f000 fb42 	bl	8003074 <memchr>
 80029f0:	b138      	cbz	r0, 8002a02 <_vfiprintf_r+0x176>
 80029f2:	2240      	movs	r2, #64	@ 0x40
 80029f4:	9b04      	ldr	r3, [sp, #16]
 80029f6:	eba0 000a 	sub.w	r0, r0, sl
 80029fa:	4082      	lsls	r2, r0
 80029fc:	4313      	orrs	r3, r2
 80029fe:	3401      	adds	r4, #1
 8002a00:	9304      	str	r3, [sp, #16]
 8002a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a06:	2206      	movs	r2, #6
 8002a08:	4829      	ldr	r0, [pc, #164]	@ (8002ab0 <_vfiprintf_r+0x224>)
 8002a0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002a0e:	f000 fb31 	bl	8003074 <memchr>
 8002a12:	2800      	cmp	r0, #0
 8002a14:	d03f      	beq.n	8002a96 <_vfiprintf_r+0x20a>
 8002a16:	4b27      	ldr	r3, [pc, #156]	@ (8002ab4 <_vfiprintf_r+0x228>)
 8002a18:	bb1b      	cbnz	r3, 8002a62 <_vfiprintf_r+0x1d6>
 8002a1a:	9b03      	ldr	r3, [sp, #12]
 8002a1c:	3307      	adds	r3, #7
 8002a1e:	f023 0307 	bic.w	r3, r3, #7
 8002a22:	3308      	adds	r3, #8
 8002a24:	9303      	str	r3, [sp, #12]
 8002a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a28:	443b      	add	r3, r7
 8002a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a2c:	e76a      	b.n	8002904 <_vfiprintf_r+0x78>
 8002a2e:	460c      	mov	r4, r1
 8002a30:	2001      	movs	r0, #1
 8002a32:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a36:	e7a8      	b.n	800298a <_vfiprintf_r+0xfe>
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f04f 0c0a 	mov.w	ip, #10
 8002a3e:	4619      	mov	r1, r3
 8002a40:	3401      	adds	r4, #1
 8002a42:	9305      	str	r3, [sp, #20]
 8002a44:	4620      	mov	r0, r4
 8002a46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a4a:	3a30      	subs	r2, #48	@ 0x30
 8002a4c:	2a09      	cmp	r2, #9
 8002a4e:	d903      	bls.n	8002a58 <_vfiprintf_r+0x1cc>
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0c6      	beq.n	80029e2 <_vfiprintf_r+0x156>
 8002a54:	9105      	str	r1, [sp, #20]
 8002a56:	e7c4      	b.n	80029e2 <_vfiprintf_r+0x156>
 8002a58:	4604      	mov	r4, r0
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a60:	e7f0      	b.n	8002a44 <_vfiprintf_r+0x1b8>
 8002a62:	ab03      	add	r3, sp, #12
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	462a      	mov	r2, r5
 8002a68:	4630      	mov	r0, r6
 8002a6a:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <_vfiprintf_r+0x22c>)
 8002a6c:	a904      	add	r1, sp, #16
 8002a6e:	f3af 8000 	nop.w
 8002a72:	4607      	mov	r7, r0
 8002a74:	1c78      	adds	r0, r7, #1
 8002a76:	d1d6      	bne.n	8002a26 <_vfiprintf_r+0x19a>
 8002a78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a7a:	07d9      	lsls	r1, r3, #31
 8002a7c:	d405      	bmi.n	8002a8a <_vfiprintf_r+0x1fe>
 8002a7e:	89ab      	ldrh	r3, [r5, #12]
 8002a80:	059a      	lsls	r2, r3, #22
 8002a82:	d402      	bmi.n	8002a8a <_vfiprintf_r+0x1fe>
 8002a84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a86:	f7ff fde1 	bl	800264c <__retarget_lock_release_recursive>
 8002a8a:	89ab      	ldrh	r3, [r5, #12]
 8002a8c:	065b      	lsls	r3, r3, #25
 8002a8e:	f53f af1f 	bmi.w	80028d0 <_vfiprintf_r+0x44>
 8002a92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a94:	e71e      	b.n	80028d4 <_vfiprintf_r+0x48>
 8002a96:	ab03      	add	r3, sp, #12
 8002a98:	9300      	str	r3, [sp, #0]
 8002a9a:	462a      	mov	r2, r5
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <_vfiprintf_r+0x22c>)
 8002aa0:	a904      	add	r1, sp, #16
 8002aa2:	f000 f87d 	bl	8002ba0 <_printf_i>
 8002aa6:	e7e4      	b.n	8002a72 <_vfiprintf_r+0x1e6>
 8002aa8:	08003252 	.word	0x08003252
 8002aac:	08003258 	.word	0x08003258
 8002ab0:	0800325c 	.word	0x0800325c
 8002ab4:	00000000 	.word	0x00000000
 8002ab8:	08002867 	.word	0x08002867

08002abc <_printf_common>:
 8002abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ac0:	4616      	mov	r6, r2
 8002ac2:	4698      	mov	r8, r3
 8002ac4:	688a      	ldr	r2, [r1, #8]
 8002ac6:	690b      	ldr	r3, [r1, #16]
 8002ac8:	4607      	mov	r7, r0
 8002aca:	4293      	cmp	r3, r2
 8002acc:	bfb8      	it	lt
 8002ace:	4613      	movlt	r3, r2
 8002ad0:	6033      	str	r3, [r6, #0]
 8002ad2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ad6:	460c      	mov	r4, r1
 8002ad8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002adc:	b10a      	cbz	r2, 8002ae2 <_printf_common+0x26>
 8002ade:	3301      	adds	r3, #1
 8002ae0:	6033      	str	r3, [r6, #0]
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	0699      	lsls	r1, r3, #26
 8002ae6:	bf42      	ittt	mi
 8002ae8:	6833      	ldrmi	r3, [r6, #0]
 8002aea:	3302      	addmi	r3, #2
 8002aec:	6033      	strmi	r3, [r6, #0]
 8002aee:	6825      	ldr	r5, [r4, #0]
 8002af0:	f015 0506 	ands.w	r5, r5, #6
 8002af4:	d106      	bne.n	8002b04 <_printf_common+0x48>
 8002af6:	f104 0a19 	add.w	sl, r4, #25
 8002afa:	68e3      	ldr	r3, [r4, #12]
 8002afc:	6832      	ldr	r2, [r6, #0]
 8002afe:	1a9b      	subs	r3, r3, r2
 8002b00:	42ab      	cmp	r3, r5
 8002b02:	dc2b      	bgt.n	8002b5c <_printf_common+0xa0>
 8002b04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002b08:	6822      	ldr	r2, [r4, #0]
 8002b0a:	3b00      	subs	r3, #0
 8002b0c:	bf18      	it	ne
 8002b0e:	2301      	movne	r3, #1
 8002b10:	0692      	lsls	r2, r2, #26
 8002b12:	d430      	bmi.n	8002b76 <_printf_common+0xba>
 8002b14:	4641      	mov	r1, r8
 8002b16:	4638      	mov	r0, r7
 8002b18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002b1c:	47c8      	blx	r9
 8002b1e:	3001      	adds	r0, #1
 8002b20:	d023      	beq.n	8002b6a <_printf_common+0xae>
 8002b22:	6823      	ldr	r3, [r4, #0]
 8002b24:	6922      	ldr	r2, [r4, #16]
 8002b26:	f003 0306 	and.w	r3, r3, #6
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	bf14      	ite	ne
 8002b2e:	2500      	movne	r5, #0
 8002b30:	6833      	ldreq	r3, [r6, #0]
 8002b32:	f04f 0600 	mov.w	r6, #0
 8002b36:	bf08      	it	eq
 8002b38:	68e5      	ldreq	r5, [r4, #12]
 8002b3a:	f104 041a 	add.w	r4, r4, #26
 8002b3e:	bf08      	it	eq
 8002b40:	1aed      	subeq	r5, r5, r3
 8002b42:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002b46:	bf08      	it	eq
 8002b48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	bfc4      	itt	gt
 8002b50:	1a9b      	subgt	r3, r3, r2
 8002b52:	18ed      	addgt	r5, r5, r3
 8002b54:	42b5      	cmp	r5, r6
 8002b56:	d11a      	bne.n	8002b8e <_printf_common+0xd2>
 8002b58:	2000      	movs	r0, #0
 8002b5a:	e008      	b.n	8002b6e <_printf_common+0xb2>
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	4652      	mov	r2, sl
 8002b60:	4641      	mov	r1, r8
 8002b62:	4638      	mov	r0, r7
 8002b64:	47c8      	blx	r9
 8002b66:	3001      	adds	r0, #1
 8002b68:	d103      	bne.n	8002b72 <_printf_common+0xb6>
 8002b6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b72:	3501      	adds	r5, #1
 8002b74:	e7c1      	b.n	8002afa <_printf_common+0x3e>
 8002b76:	2030      	movs	r0, #48	@ 0x30
 8002b78:	18e1      	adds	r1, r4, r3
 8002b7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002b84:	4422      	add	r2, r4
 8002b86:	3302      	adds	r3, #2
 8002b88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002b8c:	e7c2      	b.n	8002b14 <_printf_common+0x58>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	4622      	mov	r2, r4
 8002b92:	4641      	mov	r1, r8
 8002b94:	4638      	mov	r0, r7
 8002b96:	47c8      	blx	r9
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d0e6      	beq.n	8002b6a <_printf_common+0xae>
 8002b9c:	3601      	adds	r6, #1
 8002b9e:	e7d9      	b.n	8002b54 <_printf_common+0x98>

08002ba0 <_printf_i>:
 8002ba0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ba4:	7e0f      	ldrb	r7, [r1, #24]
 8002ba6:	4691      	mov	r9, r2
 8002ba8:	2f78      	cmp	r7, #120	@ 0x78
 8002baa:	4680      	mov	r8, r0
 8002bac:	460c      	mov	r4, r1
 8002bae:	469a      	mov	sl, r3
 8002bb0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002bb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002bb6:	d807      	bhi.n	8002bc8 <_printf_i+0x28>
 8002bb8:	2f62      	cmp	r7, #98	@ 0x62
 8002bba:	d80a      	bhi.n	8002bd2 <_printf_i+0x32>
 8002bbc:	2f00      	cmp	r7, #0
 8002bbe:	f000 80d1 	beq.w	8002d64 <_printf_i+0x1c4>
 8002bc2:	2f58      	cmp	r7, #88	@ 0x58
 8002bc4:	f000 80b8 	beq.w	8002d38 <_printf_i+0x198>
 8002bc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002bcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002bd0:	e03a      	b.n	8002c48 <_printf_i+0xa8>
 8002bd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002bd6:	2b15      	cmp	r3, #21
 8002bd8:	d8f6      	bhi.n	8002bc8 <_printf_i+0x28>
 8002bda:	a101      	add	r1, pc, #4	@ (adr r1, 8002be0 <_printf_i+0x40>)
 8002bdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002be0:	08002c39 	.word	0x08002c39
 8002be4:	08002c4d 	.word	0x08002c4d
 8002be8:	08002bc9 	.word	0x08002bc9
 8002bec:	08002bc9 	.word	0x08002bc9
 8002bf0:	08002bc9 	.word	0x08002bc9
 8002bf4:	08002bc9 	.word	0x08002bc9
 8002bf8:	08002c4d 	.word	0x08002c4d
 8002bfc:	08002bc9 	.word	0x08002bc9
 8002c00:	08002bc9 	.word	0x08002bc9
 8002c04:	08002bc9 	.word	0x08002bc9
 8002c08:	08002bc9 	.word	0x08002bc9
 8002c0c:	08002d4b 	.word	0x08002d4b
 8002c10:	08002c77 	.word	0x08002c77
 8002c14:	08002d05 	.word	0x08002d05
 8002c18:	08002bc9 	.word	0x08002bc9
 8002c1c:	08002bc9 	.word	0x08002bc9
 8002c20:	08002d6d 	.word	0x08002d6d
 8002c24:	08002bc9 	.word	0x08002bc9
 8002c28:	08002c77 	.word	0x08002c77
 8002c2c:	08002bc9 	.word	0x08002bc9
 8002c30:	08002bc9 	.word	0x08002bc9
 8002c34:	08002d0d 	.word	0x08002d0d
 8002c38:	6833      	ldr	r3, [r6, #0]
 8002c3a:	1d1a      	adds	r2, r3, #4
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6032      	str	r2, [r6, #0]
 8002c40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e09c      	b.n	8002d86 <_printf_i+0x1e6>
 8002c4c:	6833      	ldr	r3, [r6, #0]
 8002c4e:	6820      	ldr	r0, [r4, #0]
 8002c50:	1d19      	adds	r1, r3, #4
 8002c52:	6031      	str	r1, [r6, #0]
 8002c54:	0606      	lsls	r6, r0, #24
 8002c56:	d501      	bpl.n	8002c5c <_printf_i+0xbc>
 8002c58:	681d      	ldr	r5, [r3, #0]
 8002c5a:	e003      	b.n	8002c64 <_printf_i+0xc4>
 8002c5c:	0645      	lsls	r5, r0, #25
 8002c5e:	d5fb      	bpl.n	8002c58 <_printf_i+0xb8>
 8002c60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002c64:	2d00      	cmp	r5, #0
 8002c66:	da03      	bge.n	8002c70 <_printf_i+0xd0>
 8002c68:	232d      	movs	r3, #45	@ 0x2d
 8002c6a:	426d      	negs	r5, r5
 8002c6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c70:	230a      	movs	r3, #10
 8002c72:	4858      	ldr	r0, [pc, #352]	@ (8002dd4 <_printf_i+0x234>)
 8002c74:	e011      	b.n	8002c9a <_printf_i+0xfa>
 8002c76:	6821      	ldr	r1, [r4, #0]
 8002c78:	6833      	ldr	r3, [r6, #0]
 8002c7a:	0608      	lsls	r0, r1, #24
 8002c7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002c80:	d402      	bmi.n	8002c88 <_printf_i+0xe8>
 8002c82:	0649      	lsls	r1, r1, #25
 8002c84:	bf48      	it	mi
 8002c86:	b2ad      	uxthmi	r5, r5
 8002c88:	2f6f      	cmp	r7, #111	@ 0x6f
 8002c8a:	6033      	str	r3, [r6, #0]
 8002c8c:	bf14      	ite	ne
 8002c8e:	230a      	movne	r3, #10
 8002c90:	2308      	moveq	r3, #8
 8002c92:	4850      	ldr	r0, [pc, #320]	@ (8002dd4 <_printf_i+0x234>)
 8002c94:	2100      	movs	r1, #0
 8002c96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c9a:	6866      	ldr	r6, [r4, #4]
 8002c9c:	2e00      	cmp	r6, #0
 8002c9e:	60a6      	str	r6, [r4, #8]
 8002ca0:	db05      	blt.n	8002cae <_printf_i+0x10e>
 8002ca2:	6821      	ldr	r1, [r4, #0]
 8002ca4:	432e      	orrs	r6, r5
 8002ca6:	f021 0104 	bic.w	r1, r1, #4
 8002caa:	6021      	str	r1, [r4, #0]
 8002cac:	d04b      	beq.n	8002d46 <_printf_i+0x1a6>
 8002cae:	4616      	mov	r6, r2
 8002cb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8002cb4:	fb03 5711 	mls	r7, r3, r1, r5
 8002cb8:	5dc7      	ldrb	r7, [r0, r7]
 8002cba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002cbe:	462f      	mov	r7, r5
 8002cc0:	42bb      	cmp	r3, r7
 8002cc2:	460d      	mov	r5, r1
 8002cc4:	d9f4      	bls.n	8002cb0 <_printf_i+0x110>
 8002cc6:	2b08      	cmp	r3, #8
 8002cc8:	d10b      	bne.n	8002ce2 <_printf_i+0x142>
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	07df      	lsls	r7, r3, #31
 8002cce:	d508      	bpl.n	8002ce2 <_printf_i+0x142>
 8002cd0:	6923      	ldr	r3, [r4, #16]
 8002cd2:	6861      	ldr	r1, [r4, #4]
 8002cd4:	4299      	cmp	r1, r3
 8002cd6:	bfde      	ittt	le
 8002cd8:	2330      	movle	r3, #48	@ 0x30
 8002cda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002cde:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002ce2:	1b92      	subs	r2, r2, r6
 8002ce4:	6122      	str	r2, [r4, #16]
 8002ce6:	464b      	mov	r3, r9
 8002ce8:	4621      	mov	r1, r4
 8002cea:	4640      	mov	r0, r8
 8002cec:	f8cd a000 	str.w	sl, [sp]
 8002cf0:	aa03      	add	r2, sp, #12
 8002cf2:	f7ff fee3 	bl	8002abc <_printf_common>
 8002cf6:	3001      	adds	r0, #1
 8002cf8:	d14a      	bne.n	8002d90 <_printf_i+0x1f0>
 8002cfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cfe:	b004      	add	sp, #16
 8002d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	f043 0320 	orr.w	r3, r3, #32
 8002d0a:	6023      	str	r3, [r4, #0]
 8002d0c:	2778      	movs	r7, #120	@ 0x78
 8002d0e:	4832      	ldr	r0, [pc, #200]	@ (8002dd8 <_printf_i+0x238>)
 8002d10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002d14:	6823      	ldr	r3, [r4, #0]
 8002d16:	6831      	ldr	r1, [r6, #0]
 8002d18:	061f      	lsls	r7, r3, #24
 8002d1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8002d1e:	d402      	bmi.n	8002d26 <_printf_i+0x186>
 8002d20:	065f      	lsls	r7, r3, #25
 8002d22:	bf48      	it	mi
 8002d24:	b2ad      	uxthmi	r5, r5
 8002d26:	6031      	str	r1, [r6, #0]
 8002d28:	07d9      	lsls	r1, r3, #31
 8002d2a:	bf44      	itt	mi
 8002d2c:	f043 0320 	orrmi.w	r3, r3, #32
 8002d30:	6023      	strmi	r3, [r4, #0]
 8002d32:	b11d      	cbz	r5, 8002d3c <_printf_i+0x19c>
 8002d34:	2310      	movs	r3, #16
 8002d36:	e7ad      	b.n	8002c94 <_printf_i+0xf4>
 8002d38:	4826      	ldr	r0, [pc, #152]	@ (8002dd4 <_printf_i+0x234>)
 8002d3a:	e7e9      	b.n	8002d10 <_printf_i+0x170>
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	f023 0320 	bic.w	r3, r3, #32
 8002d42:	6023      	str	r3, [r4, #0]
 8002d44:	e7f6      	b.n	8002d34 <_printf_i+0x194>
 8002d46:	4616      	mov	r6, r2
 8002d48:	e7bd      	b.n	8002cc6 <_printf_i+0x126>
 8002d4a:	6833      	ldr	r3, [r6, #0]
 8002d4c:	6825      	ldr	r5, [r4, #0]
 8002d4e:	1d18      	adds	r0, r3, #4
 8002d50:	6961      	ldr	r1, [r4, #20]
 8002d52:	6030      	str	r0, [r6, #0]
 8002d54:	062e      	lsls	r6, r5, #24
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	d501      	bpl.n	8002d5e <_printf_i+0x1be>
 8002d5a:	6019      	str	r1, [r3, #0]
 8002d5c:	e002      	b.n	8002d64 <_printf_i+0x1c4>
 8002d5e:	0668      	lsls	r0, r5, #25
 8002d60:	d5fb      	bpl.n	8002d5a <_printf_i+0x1ba>
 8002d62:	8019      	strh	r1, [r3, #0]
 8002d64:	2300      	movs	r3, #0
 8002d66:	4616      	mov	r6, r2
 8002d68:	6123      	str	r3, [r4, #16]
 8002d6a:	e7bc      	b.n	8002ce6 <_printf_i+0x146>
 8002d6c:	6833      	ldr	r3, [r6, #0]
 8002d6e:	2100      	movs	r1, #0
 8002d70:	1d1a      	adds	r2, r3, #4
 8002d72:	6032      	str	r2, [r6, #0]
 8002d74:	681e      	ldr	r6, [r3, #0]
 8002d76:	6862      	ldr	r2, [r4, #4]
 8002d78:	4630      	mov	r0, r6
 8002d7a:	f000 f97b 	bl	8003074 <memchr>
 8002d7e:	b108      	cbz	r0, 8002d84 <_printf_i+0x1e4>
 8002d80:	1b80      	subs	r0, r0, r6
 8002d82:	6060      	str	r0, [r4, #4]
 8002d84:	6863      	ldr	r3, [r4, #4]
 8002d86:	6123      	str	r3, [r4, #16]
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d8e:	e7aa      	b.n	8002ce6 <_printf_i+0x146>
 8002d90:	4632      	mov	r2, r6
 8002d92:	4649      	mov	r1, r9
 8002d94:	4640      	mov	r0, r8
 8002d96:	6923      	ldr	r3, [r4, #16]
 8002d98:	47d0      	blx	sl
 8002d9a:	3001      	adds	r0, #1
 8002d9c:	d0ad      	beq.n	8002cfa <_printf_i+0x15a>
 8002d9e:	6823      	ldr	r3, [r4, #0]
 8002da0:	079b      	lsls	r3, r3, #30
 8002da2:	d413      	bmi.n	8002dcc <_printf_i+0x22c>
 8002da4:	68e0      	ldr	r0, [r4, #12]
 8002da6:	9b03      	ldr	r3, [sp, #12]
 8002da8:	4298      	cmp	r0, r3
 8002daa:	bfb8      	it	lt
 8002dac:	4618      	movlt	r0, r3
 8002dae:	e7a6      	b.n	8002cfe <_printf_i+0x15e>
 8002db0:	2301      	movs	r3, #1
 8002db2:	4632      	mov	r2, r6
 8002db4:	4649      	mov	r1, r9
 8002db6:	4640      	mov	r0, r8
 8002db8:	47d0      	blx	sl
 8002dba:	3001      	adds	r0, #1
 8002dbc:	d09d      	beq.n	8002cfa <_printf_i+0x15a>
 8002dbe:	3501      	adds	r5, #1
 8002dc0:	68e3      	ldr	r3, [r4, #12]
 8002dc2:	9903      	ldr	r1, [sp, #12]
 8002dc4:	1a5b      	subs	r3, r3, r1
 8002dc6:	42ab      	cmp	r3, r5
 8002dc8:	dcf2      	bgt.n	8002db0 <_printf_i+0x210>
 8002dca:	e7eb      	b.n	8002da4 <_printf_i+0x204>
 8002dcc:	2500      	movs	r5, #0
 8002dce:	f104 0619 	add.w	r6, r4, #25
 8002dd2:	e7f5      	b.n	8002dc0 <_printf_i+0x220>
 8002dd4:	08003263 	.word	0x08003263
 8002dd8:	08003274 	.word	0x08003274

08002ddc <__sflush_r>:
 8002ddc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de2:	0716      	lsls	r6, r2, #28
 8002de4:	4605      	mov	r5, r0
 8002de6:	460c      	mov	r4, r1
 8002de8:	d454      	bmi.n	8002e94 <__sflush_r+0xb8>
 8002dea:	684b      	ldr	r3, [r1, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	dc02      	bgt.n	8002df6 <__sflush_r+0x1a>
 8002df0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	dd48      	ble.n	8002e88 <__sflush_r+0xac>
 8002df6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002df8:	2e00      	cmp	r6, #0
 8002dfa:	d045      	beq.n	8002e88 <__sflush_r+0xac>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002e02:	682f      	ldr	r7, [r5, #0]
 8002e04:	6a21      	ldr	r1, [r4, #32]
 8002e06:	602b      	str	r3, [r5, #0]
 8002e08:	d030      	beq.n	8002e6c <__sflush_r+0x90>
 8002e0a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002e0c:	89a3      	ldrh	r3, [r4, #12]
 8002e0e:	0759      	lsls	r1, r3, #29
 8002e10:	d505      	bpl.n	8002e1e <__sflush_r+0x42>
 8002e12:	6863      	ldr	r3, [r4, #4]
 8002e14:	1ad2      	subs	r2, r2, r3
 8002e16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e18:	b10b      	cbz	r3, 8002e1e <__sflush_r+0x42>
 8002e1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e1c:	1ad2      	subs	r2, r2, r3
 8002e1e:	2300      	movs	r3, #0
 8002e20:	4628      	mov	r0, r5
 8002e22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e24:	6a21      	ldr	r1, [r4, #32]
 8002e26:	47b0      	blx	r6
 8002e28:	1c43      	adds	r3, r0, #1
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	d106      	bne.n	8002e3c <__sflush_r+0x60>
 8002e2e:	6829      	ldr	r1, [r5, #0]
 8002e30:	291d      	cmp	r1, #29
 8002e32:	d82b      	bhi.n	8002e8c <__sflush_r+0xb0>
 8002e34:	4a28      	ldr	r2, [pc, #160]	@ (8002ed8 <__sflush_r+0xfc>)
 8002e36:	40ca      	lsrs	r2, r1
 8002e38:	07d6      	lsls	r6, r2, #31
 8002e3a:	d527      	bpl.n	8002e8c <__sflush_r+0xb0>
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	6062      	str	r2, [r4, #4]
 8002e40:	6922      	ldr	r2, [r4, #16]
 8002e42:	04d9      	lsls	r1, r3, #19
 8002e44:	6022      	str	r2, [r4, #0]
 8002e46:	d504      	bpl.n	8002e52 <__sflush_r+0x76>
 8002e48:	1c42      	adds	r2, r0, #1
 8002e4a:	d101      	bne.n	8002e50 <__sflush_r+0x74>
 8002e4c:	682b      	ldr	r3, [r5, #0]
 8002e4e:	b903      	cbnz	r3, 8002e52 <__sflush_r+0x76>
 8002e50:	6560      	str	r0, [r4, #84]	@ 0x54
 8002e52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e54:	602f      	str	r7, [r5, #0]
 8002e56:	b1b9      	cbz	r1, 8002e88 <__sflush_r+0xac>
 8002e58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e5c:	4299      	cmp	r1, r3
 8002e5e:	d002      	beq.n	8002e66 <__sflush_r+0x8a>
 8002e60:	4628      	mov	r0, r5
 8002e62:	f7ff fbf5 	bl	8002650 <_free_r>
 8002e66:	2300      	movs	r3, #0
 8002e68:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e6a:	e00d      	b.n	8002e88 <__sflush_r+0xac>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	4628      	mov	r0, r5
 8002e70:	47b0      	blx	r6
 8002e72:	4602      	mov	r2, r0
 8002e74:	1c50      	adds	r0, r2, #1
 8002e76:	d1c9      	bne.n	8002e0c <__sflush_r+0x30>
 8002e78:	682b      	ldr	r3, [r5, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0c6      	beq.n	8002e0c <__sflush_r+0x30>
 8002e7e:	2b1d      	cmp	r3, #29
 8002e80:	d001      	beq.n	8002e86 <__sflush_r+0xaa>
 8002e82:	2b16      	cmp	r3, #22
 8002e84:	d11d      	bne.n	8002ec2 <__sflush_r+0xe6>
 8002e86:	602f      	str	r7, [r5, #0]
 8002e88:	2000      	movs	r0, #0
 8002e8a:	e021      	b.n	8002ed0 <__sflush_r+0xf4>
 8002e8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e90:	b21b      	sxth	r3, r3
 8002e92:	e01a      	b.n	8002eca <__sflush_r+0xee>
 8002e94:	690f      	ldr	r7, [r1, #16]
 8002e96:	2f00      	cmp	r7, #0
 8002e98:	d0f6      	beq.n	8002e88 <__sflush_r+0xac>
 8002e9a:	0793      	lsls	r3, r2, #30
 8002e9c:	bf18      	it	ne
 8002e9e:	2300      	movne	r3, #0
 8002ea0:	680e      	ldr	r6, [r1, #0]
 8002ea2:	bf08      	it	eq
 8002ea4:	694b      	ldreq	r3, [r1, #20]
 8002ea6:	1bf6      	subs	r6, r6, r7
 8002ea8:	600f      	str	r7, [r1, #0]
 8002eaa:	608b      	str	r3, [r1, #8]
 8002eac:	2e00      	cmp	r6, #0
 8002eae:	ddeb      	ble.n	8002e88 <__sflush_r+0xac>
 8002eb0:	4633      	mov	r3, r6
 8002eb2:	463a      	mov	r2, r7
 8002eb4:	4628      	mov	r0, r5
 8002eb6:	6a21      	ldr	r1, [r4, #32]
 8002eb8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002ebc:	47e0      	blx	ip
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	dc07      	bgt.n	8002ed2 <__sflush_r+0xf6>
 8002ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002eca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ece:	81a3      	strh	r3, [r4, #12]
 8002ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ed2:	4407      	add	r7, r0
 8002ed4:	1a36      	subs	r6, r6, r0
 8002ed6:	e7e9      	b.n	8002eac <__sflush_r+0xd0>
 8002ed8:	20400001 	.word	0x20400001

08002edc <_fflush_r>:
 8002edc:	b538      	push	{r3, r4, r5, lr}
 8002ede:	690b      	ldr	r3, [r1, #16]
 8002ee0:	4605      	mov	r5, r0
 8002ee2:	460c      	mov	r4, r1
 8002ee4:	b913      	cbnz	r3, 8002eec <_fflush_r+0x10>
 8002ee6:	2500      	movs	r5, #0
 8002ee8:	4628      	mov	r0, r5
 8002eea:	bd38      	pop	{r3, r4, r5, pc}
 8002eec:	b118      	cbz	r0, 8002ef6 <_fflush_r+0x1a>
 8002eee:	6a03      	ldr	r3, [r0, #32]
 8002ef0:	b90b      	cbnz	r3, 8002ef6 <_fflush_r+0x1a>
 8002ef2:	f7ff faa5 	bl	8002440 <__sinit>
 8002ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f3      	beq.n	8002ee6 <_fflush_r+0xa>
 8002efe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002f00:	07d0      	lsls	r0, r2, #31
 8002f02:	d404      	bmi.n	8002f0e <_fflush_r+0x32>
 8002f04:	0599      	lsls	r1, r3, #22
 8002f06:	d402      	bmi.n	8002f0e <_fflush_r+0x32>
 8002f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f0a:	f7ff fb9e 	bl	800264a <__retarget_lock_acquire_recursive>
 8002f0e:	4628      	mov	r0, r5
 8002f10:	4621      	mov	r1, r4
 8002f12:	f7ff ff63 	bl	8002ddc <__sflush_r>
 8002f16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f18:	4605      	mov	r5, r0
 8002f1a:	07da      	lsls	r2, r3, #31
 8002f1c:	d4e4      	bmi.n	8002ee8 <_fflush_r+0xc>
 8002f1e:	89a3      	ldrh	r3, [r4, #12]
 8002f20:	059b      	lsls	r3, r3, #22
 8002f22:	d4e1      	bmi.n	8002ee8 <_fflush_r+0xc>
 8002f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f26:	f7ff fb91 	bl	800264c <__retarget_lock_release_recursive>
 8002f2a:	e7dd      	b.n	8002ee8 <_fflush_r+0xc>

08002f2c <__swbuf_r>:
 8002f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f2e:	460e      	mov	r6, r1
 8002f30:	4614      	mov	r4, r2
 8002f32:	4605      	mov	r5, r0
 8002f34:	b118      	cbz	r0, 8002f3e <__swbuf_r+0x12>
 8002f36:	6a03      	ldr	r3, [r0, #32]
 8002f38:	b90b      	cbnz	r3, 8002f3e <__swbuf_r+0x12>
 8002f3a:	f7ff fa81 	bl	8002440 <__sinit>
 8002f3e:	69a3      	ldr	r3, [r4, #24]
 8002f40:	60a3      	str	r3, [r4, #8]
 8002f42:	89a3      	ldrh	r3, [r4, #12]
 8002f44:	071a      	lsls	r2, r3, #28
 8002f46:	d501      	bpl.n	8002f4c <__swbuf_r+0x20>
 8002f48:	6923      	ldr	r3, [r4, #16]
 8002f4a:	b943      	cbnz	r3, 8002f5e <__swbuf_r+0x32>
 8002f4c:	4621      	mov	r1, r4
 8002f4e:	4628      	mov	r0, r5
 8002f50:	f000 f82a 	bl	8002fa8 <__swsetup_r>
 8002f54:	b118      	cbz	r0, 8002f5e <__swbuf_r+0x32>
 8002f56:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	6922      	ldr	r2, [r4, #16]
 8002f62:	b2f6      	uxtb	r6, r6
 8002f64:	1a98      	subs	r0, r3, r2
 8002f66:	6963      	ldr	r3, [r4, #20]
 8002f68:	4637      	mov	r7, r6
 8002f6a:	4283      	cmp	r3, r0
 8002f6c:	dc05      	bgt.n	8002f7a <__swbuf_r+0x4e>
 8002f6e:	4621      	mov	r1, r4
 8002f70:	4628      	mov	r0, r5
 8002f72:	f7ff ffb3 	bl	8002edc <_fflush_r>
 8002f76:	2800      	cmp	r0, #0
 8002f78:	d1ed      	bne.n	8002f56 <__swbuf_r+0x2a>
 8002f7a:	68a3      	ldr	r3, [r4, #8]
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	60a3      	str	r3, [r4, #8]
 8002f80:	6823      	ldr	r3, [r4, #0]
 8002f82:	1c5a      	adds	r2, r3, #1
 8002f84:	6022      	str	r2, [r4, #0]
 8002f86:	701e      	strb	r6, [r3, #0]
 8002f88:	6962      	ldr	r2, [r4, #20]
 8002f8a:	1c43      	adds	r3, r0, #1
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d004      	beq.n	8002f9a <__swbuf_r+0x6e>
 8002f90:	89a3      	ldrh	r3, [r4, #12]
 8002f92:	07db      	lsls	r3, r3, #31
 8002f94:	d5e1      	bpl.n	8002f5a <__swbuf_r+0x2e>
 8002f96:	2e0a      	cmp	r6, #10
 8002f98:	d1df      	bne.n	8002f5a <__swbuf_r+0x2e>
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	4628      	mov	r0, r5
 8002f9e:	f7ff ff9d 	bl	8002edc <_fflush_r>
 8002fa2:	2800      	cmp	r0, #0
 8002fa4:	d0d9      	beq.n	8002f5a <__swbuf_r+0x2e>
 8002fa6:	e7d6      	b.n	8002f56 <__swbuf_r+0x2a>

08002fa8 <__swsetup_r>:
 8002fa8:	b538      	push	{r3, r4, r5, lr}
 8002faa:	4b29      	ldr	r3, [pc, #164]	@ (8003050 <__swsetup_r+0xa8>)
 8002fac:	4605      	mov	r5, r0
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	460c      	mov	r4, r1
 8002fb2:	b118      	cbz	r0, 8002fbc <__swsetup_r+0x14>
 8002fb4:	6a03      	ldr	r3, [r0, #32]
 8002fb6:	b90b      	cbnz	r3, 8002fbc <__swsetup_r+0x14>
 8002fb8:	f7ff fa42 	bl	8002440 <__sinit>
 8002fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fc0:	0719      	lsls	r1, r3, #28
 8002fc2:	d422      	bmi.n	800300a <__swsetup_r+0x62>
 8002fc4:	06da      	lsls	r2, r3, #27
 8002fc6:	d407      	bmi.n	8002fd8 <__swsetup_r+0x30>
 8002fc8:	2209      	movs	r2, #9
 8002fca:	602a      	str	r2, [r5, #0]
 8002fcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fd4:	81a3      	strh	r3, [r4, #12]
 8002fd6:	e033      	b.n	8003040 <__swsetup_r+0x98>
 8002fd8:	0758      	lsls	r0, r3, #29
 8002fda:	d512      	bpl.n	8003002 <__swsetup_r+0x5a>
 8002fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002fde:	b141      	cbz	r1, 8002ff2 <__swsetup_r+0x4a>
 8002fe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002fe4:	4299      	cmp	r1, r3
 8002fe6:	d002      	beq.n	8002fee <__swsetup_r+0x46>
 8002fe8:	4628      	mov	r0, r5
 8002fea:	f7ff fb31 	bl	8002650 <_free_r>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ff2:	89a3      	ldrh	r3, [r4, #12]
 8002ff4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002ff8:	81a3      	strh	r3, [r4, #12]
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	6063      	str	r3, [r4, #4]
 8002ffe:	6923      	ldr	r3, [r4, #16]
 8003000:	6023      	str	r3, [r4, #0]
 8003002:	89a3      	ldrh	r3, [r4, #12]
 8003004:	f043 0308 	orr.w	r3, r3, #8
 8003008:	81a3      	strh	r3, [r4, #12]
 800300a:	6923      	ldr	r3, [r4, #16]
 800300c:	b94b      	cbnz	r3, 8003022 <__swsetup_r+0x7a>
 800300e:	89a3      	ldrh	r3, [r4, #12]
 8003010:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003018:	d003      	beq.n	8003022 <__swsetup_r+0x7a>
 800301a:	4621      	mov	r1, r4
 800301c:	4628      	mov	r0, r5
 800301e:	f000 f85c 	bl	80030da <__smakebuf_r>
 8003022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003026:	f013 0201 	ands.w	r2, r3, #1
 800302a:	d00a      	beq.n	8003042 <__swsetup_r+0x9a>
 800302c:	2200      	movs	r2, #0
 800302e:	60a2      	str	r2, [r4, #8]
 8003030:	6962      	ldr	r2, [r4, #20]
 8003032:	4252      	negs	r2, r2
 8003034:	61a2      	str	r2, [r4, #24]
 8003036:	6922      	ldr	r2, [r4, #16]
 8003038:	b942      	cbnz	r2, 800304c <__swsetup_r+0xa4>
 800303a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800303e:	d1c5      	bne.n	8002fcc <__swsetup_r+0x24>
 8003040:	bd38      	pop	{r3, r4, r5, pc}
 8003042:	0799      	lsls	r1, r3, #30
 8003044:	bf58      	it	pl
 8003046:	6962      	ldrpl	r2, [r4, #20]
 8003048:	60a2      	str	r2, [r4, #8]
 800304a:	e7f4      	b.n	8003036 <__swsetup_r+0x8e>
 800304c:	2000      	movs	r0, #0
 800304e:	e7f7      	b.n	8003040 <__swsetup_r+0x98>
 8003050:	20000018 	.word	0x20000018

08003054 <_sbrk_r>:
 8003054:	b538      	push	{r3, r4, r5, lr}
 8003056:	2300      	movs	r3, #0
 8003058:	4d05      	ldr	r5, [pc, #20]	@ (8003070 <_sbrk_r+0x1c>)
 800305a:	4604      	mov	r4, r0
 800305c:	4608      	mov	r0, r1
 800305e:	602b      	str	r3, [r5, #0]
 8003060:	f7fd fb2a 	bl	80006b8 <_sbrk>
 8003064:	1c43      	adds	r3, r0, #1
 8003066:	d102      	bne.n	800306e <_sbrk_r+0x1a>
 8003068:	682b      	ldr	r3, [r5, #0]
 800306a:	b103      	cbz	r3, 800306e <_sbrk_r+0x1a>
 800306c:	6023      	str	r3, [r4, #0]
 800306e:	bd38      	pop	{r3, r4, r5, pc}
 8003070:	200001f8 	.word	0x200001f8

08003074 <memchr>:
 8003074:	4603      	mov	r3, r0
 8003076:	b510      	push	{r4, lr}
 8003078:	b2c9      	uxtb	r1, r1
 800307a:	4402      	add	r2, r0
 800307c:	4293      	cmp	r3, r2
 800307e:	4618      	mov	r0, r3
 8003080:	d101      	bne.n	8003086 <memchr+0x12>
 8003082:	2000      	movs	r0, #0
 8003084:	e003      	b.n	800308e <memchr+0x1a>
 8003086:	7804      	ldrb	r4, [r0, #0]
 8003088:	3301      	adds	r3, #1
 800308a:	428c      	cmp	r4, r1
 800308c:	d1f6      	bne.n	800307c <memchr+0x8>
 800308e:	bd10      	pop	{r4, pc}

08003090 <__swhatbuf_r>:
 8003090:	b570      	push	{r4, r5, r6, lr}
 8003092:	460c      	mov	r4, r1
 8003094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003098:	4615      	mov	r5, r2
 800309a:	2900      	cmp	r1, #0
 800309c:	461e      	mov	r6, r3
 800309e:	b096      	sub	sp, #88	@ 0x58
 80030a0:	da0c      	bge.n	80030bc <__swhatbuf_r+0x2c>
 80030a2:	89a3      	ldrh	r3, [r4, #12]
 80030a4:	2100      	movs	r1, #0
 80030a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80030aa:	bf14      	ite	ne
 80030ac:	2340      	movne	r3, #64	@ 0x40
 80030ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80030b2:	2000      	movs	r0, #0
 80030b4:	6031      	str	r1, [r6, #0]
 80030b6:	602b      	str	r3, [r5, #0]
 80030b8:	b016      	add	sp, #88	@ 0x58
 80030ba:	bd70      	pop	{r4, r5, r6, pc}
 80030bc:	466a      	mov	r2, sp
 80030be:	f000 f849 	bl	8003154 <_fstat_r>
 80030c2:	2800      	cmp	r0, #0
 80030c4:	dbed      	blt.n	80030a2 <__swhatbuf_r+0x12>
 80030c6:	9901      	ldr	r1, [sp, #4]
 80030c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80030cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80030d0:	4259      	negs	r1, r3
 80030d2:	4159      	adcs	r1, r3
 80030d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030d8:	e7eb      	b.n	80030b2 <__swhatbuf_r+0x22>

080030da <__smakebuf_r>:
 80030da:	898b      	ldrh	r3, [r1, #12]
 80030dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030de:	079d      	lsls	r5, r3, #30
 80030e0:	4606      	mov	r6, r0
 80030e2:	460c      	mov	r4, r1
 80030e4:	d507      	bpl.n	80030f6 <__smakebuf_r+0x1c>
 80030e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80030ea:	6023      	str	r3, [r4, #0]
 80030ec:	6123      	str	r3, [r4, #16]
 80030ee:	2301      	movs	r3, #1
 80030f0:	6163      	str	r3, [r4, #20]
 80030f2:	b003      	add	sp, #12
 80030f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030f6:	466a      	mov	r2, sp
 80030f8:	ab01      	add	r3, sp, #4
 80030fa:	f7ff ffc9 	bl	8003090 <__swhatbuf_r>
 80030fe:	9f00      	ldr	r7, [sp, #0]
 8003100:	4605      	mov	r5, r0
 8003102:	4639      	mov	r1, r7
 8003104:	4630      	mov	r0, r6
 8003106:	f7ff fb0d 	bl	8002724 <_malloc_r>
 800310a:	b948      	cbnz	r0, 8003120 <__smakebuf_r+0x46>
 800310c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003110:	059a      	lsls	r2, r3, #22
 8003112:	d4ee      	bmi.n	80030f2 <__smakebuf_r+0x18>
 8003114:	f023 0303 	bic.w	r3, r3, #3
 8003118:	f043 0302 	orr.w	r3, r3, #2
 800311c:	81a3      	strh	r3, [r4, #12]
 800311e:	e7e2      	b.n	80030e6 <__smakebuf_r+0xc>
 8003120:	89a3      	ldrh	r3, [r4, #12]
 8003122:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800312a:	81a3      	strh	r3, [r4, #12]
 800312c:	9b01      	ldr	r3, [sp, #4]
 800312e:	6020      	str	r0, [r4, #0]
 8003130:	b15b      	cbz	r3, 800314a <__smakebuf_r+0x70>
 8003132:	4630      	mov	r0, r6
 8003134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003138:	f000 f81e 	bl	8003178 <_isatty_r>
 800313c:	b128      	cbz	r0, 800314a <__smakebuf_r+0x70>
 800313e:	89a3      	ldrh	r3, [r4, #12]
 8003140:	f023 0303 	bic.w	r3, r3, #3
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	81a3      	strh	r3, [r4, #12]
 800314a:	89a3      	ldrh	r3, [r4, #12]
 800314c:	431d      	orrs	r5, r3
 800314e:	81a5      	strh	r5, [r4, #12]
 8003150:	e7cf      	b.n	80030f2 <__smakebuf_r+0x18>
	...

08003154 <_fstat_r>:
 8003154:	b538      	push	{r3, r4, r5, lr}
 8003156:	2300      	movs	r3, #0
 8003158:	4d06      	ldr	r5, [pc, #24]	@ (8003174 <_fstat_r+0x20>)
 800315a:	4604      	mov	r4, r0
 800315c:	4608      	mov	r0, r1
 800315e:	4611      	mov	r1, r2
 8003160:	602b      	str	r3, [r5, #0]
 8003162:	f7fd fa83 	bl	800066c <_fstat>
 8003166:	1c43      	adds	r3, r0, #1
 8003168:	d102      	bne.n	8003170 <_fstat_r+0x1c>
 800316a:	682b      	ldr	r3, [r5, #0]
 800316c:	b103      	cbz	r3, 8003170 <_fstat_r+0x1c>
 800316e:	6023      	str	r3, [r4, #0]
 8003170:	bd38      	pop	{r3, r4, r5, pc}
 8003172:	bf00      	nop
 8003174:	200001f8 	.word	0x200001f8

08003178 <_isatty_r>:
 8003178:	b538      	push	{r3, r4, r5, lr}
 800317a:	2300      	movs	r3, #0
 800317c:	4d05      	ldr	r5, [pc, #20]	@ (8003194 <_isatty_r+0x1c>)
 800317e:	4604      	mov	r4, r0
 8003180:	4608      	mov	r0, r1
 8003182:	602b      	str	r3, [r5, #0]
 8003184:	f7fd fa81 	bl	800068a <_isatty>
 8003188:	1c43      	adds	r3, r0, #1
 800318a:	d102      	bne.n	8003192 <_isatty_r+0x1a>
 800318c:	682b      	ldr	r3, [r5, #0]
 800318e:	b103      	cbz	r3, 8003192 <_isatty_r+0x1a>
 8003190:	6023      	str	r3, [r4, #0]
 8003192:	bd38      	pop	{r3, r4, r5, pc}
 8003194:	200001f8 	.word	0x200001f8

08003198 <_init>:
 8003198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319a:	bf00      	nop
 800319c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319e:	bc08      	pop	{r3}
 80031a0:	469e      	mov	lr, r3
 80031a2:	4770      	bx	lr

080031a4 <_fini>:
 80031a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a6:	bf00      	nop
 80031a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031aa:	bc08      	pop	{r3}
 80031ac:	469e      	mov	lr, r3
 80031ae:	4770      	bx	lr
