<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><device die="PA4M2500_N" family="SmartFusion2" package="vf256"/><componentInstances/><component name="top::work"/><component name="MIV_RV32IMA_L1_AHB_C0::work"/><component name="COREJTAGDEBUG_C0::work"/><component name="CoreResetP_C0::work"/><component name="COREAHBTOAPB3_C0::work"/><component name="COREAHBTOAPB3_C1::work"/><component name="CoreAPB3_C0::work"/><component name="CORERESET_PF_C0::work"/><component name="CoreGPIO_C0::work"/><component name="CORE16550_C0::work"/><component name="CORERESET_PF_C1::work"/><component name="OSC_C0::work"/><component name="FCCC_C1::work"/><component name="DESIGN_FIRMWARE::work"/><component name="CoreGPIO_OUT::work"/><component name="top_level_sb_sb::work"/><component name="top_level_sb_sb_MSS::work"/><component name="CORERESET_PF_C2::work"/><component name="FCCC_C0::work"/><component name="COREAHBLSRAM_C0::work"/><component name="CoreAHBLite_C0::work"/><component name="CoreAHBLite_C1::work"/><SmartGen version="8.0"/></workspace>