// Mem file initialization records.
//
// SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
// Vivado v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Thursday June 27, 2019 - 04:58:24 pm, from:
//
//     Map file     - C:\james\fpga_projects\microblaze_stream_test\microblaze_stream_test.srcs\sources_1\bd\top_level\top_level.bmm
//     Data file(s) - c:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'top_level_i_microblaze_0.top_level_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
