Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 26 13:04:45 2018
| Host         : pc-klas3-16.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file hweval_adder_control_sets_placed.rpt
| Design       : hweval_adder
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1027 |          258 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |            2055 |          468 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2062 |          434 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+--------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         | dut/state_reg[1]_0 |                2 |              5 |
|  clk_IBUF_BUFG |                         |                    |              258 |           1027 |
|  clk_IBUF_BUFG | dut/state[0]_i_1__0_n_0 |                    |              468 |           2055 |
|  clk_IBUF_BUFG | in_b                    | dut/state_reg[1]_0 |              434 |           2062 |
+----------------+-------------------------+--------------------+------------------+----------------+


