Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: regfile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "regfile.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "regfile"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : regfile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\CZ3001_Lab2\CZ3001_Lab2\regfile.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <regfile>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <regfile>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <regfile>.
    Related source file is "F:\CZ3001_Lab2\CZ3001_Lab2\regfile.v".
    Found 2048-bit register for signal <n0052>.
    Found 64-bit 32-to-1 multiplexer for signal <waddr[4]_regdata[31][63]_wide_mux_2_OUT> created at line 45.
    Found 64-bit 32-to-1 multiplexer for signal <raddr1[4]_regdata[31][63]_wide_mux_40_OUT> created at line 48.
    Found 64-bit 32-to-1 multiplexer for signal <raddr2[4]_regdata[31][63]_wide_mux_43_OUT> created at line 50.
    Found 5-bit comparator equal for signal <waddr[4]_raddr1[4]_equal_40_o> created at line 48
    Found 5-bit comparator equal for signal <waddr[4]_raddr2[4]_equal_43_o> created at line 50
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <regfile> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 2048-bit register                                     : 1
# Comparators                                          : 2
 5-bit comparator equal                                : 2
# Multiplexers                                         : 38
 64-bit 2-to-1 multiplexer                             : 35
 64-bit 32-to-1 multiplexer                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Comparators                                          : 2
 5-bit comparator equal                                : 2
# Multiplexers                                         : 38
 64-bit 2-to-1 multiplexer                             : 35
 64-bit 32-to-1 multiplexer                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <regfile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block regfile, actual ratio is 253.
Optimizing block <regfile> to meet ratio 100 (+ 5) of 600 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <regfile>, final ratio is 253.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : regfile.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4388
#      LUT3                        : 2176
#      LUT5                        : 160
#      LUT6                        : 1924
#      MUXF7                       : 128
# FlipFlops/Latches                : 2048
#      FDR                         : 2045
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 209
#      IBUF                        : 81
#      OBUF                        : 128

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2048  out of   4800    42%  
 Number of Slice LUTs:                 4260  out of   2400   177% (*) 
    Number used as Logic:              4260  out of   2400   177% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4260
   Number with an unused Flip Flop:    2212  out of   4260    51%  
   Number with an unused LUT:             0  out of   4260     0%  
   Number of fully used LUT-FF pairs:  2048  out of   4260    48%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         210
 Number of bonded IOBs:                 210  out of    132   159% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2048  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.869ns (Maximum Frequency: 205.362MHz)
   Minimum input arrival time before clock: 7.177ns
   Maximum output required time after clock: 6.787ns
   Maximum combinational path delay: 10.230ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.869ns (frequency: 205.362MHz)
  Total number of paths / destination ports: 67584 / 2048
-------------------------------------------------------------------------
Delay:               4.869ns (Levels of Logic = 4)
  Source:            regdata_31_1344 (FF)
  Destination:       regdata_31_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regdata_31_1344 to regdata_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.931  regdata_31_1344 (regdata_31_1344)
     LUT6:I2->O            1   0.203   0.827  Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_92 (Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_92)
     LUT6:I2->O            2   0.203   0.721  Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_4 (Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_4)
     LUT5:I3->O           17   0.203   1.028  wen151 (wen_mmx_out22)
     LUT3:I2->O            1   0.205   0.000  Mmux_regdata[9][63]_waddr[4]_mux_27_OUT11 (regdata[9][63]_waddr[4]_mux_27_OUT<0>)
     FDR:D                     0.102          regdata_31_1408
    ----------------------------------------
    Total                      4.869ns (1.363ns logic, 3.506ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 59392 / 4096
-------------------------------------------------------------------------
Offset:              7.177ns (Levels of Logic = 5)
  Source:            waddr<1> (PAD)
  Destination:       regdata_31_0 (FF)
  Destination Clock: clk rising

  Data Path: waddr<1> to regdata_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           546   1.222   2.463  waddr_1_IBUF (waddr_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_92 (Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_92)
     LUT6:I2->O            2   0.203   0.721  Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_4 (Mmux_waddr[4]_regdata[31][63]_wide_mux_2_OUT_4)
     LUT5:I3->O           17   0.203   1.028  wen151 (wen_mmx_out22)
     LUT3:I2->O            1   0.205   0.000  Mmux_regdata[9][63]_waddr[4]_mux_27_OUT11 (regdata[9][63]_waddr[4]_mux_27_OUT<0>)
     FDR:D                     0.102          regdata_31_1408
    ----------------------------------------
    Total                      7.177ns (2.138ns logic, 5.039ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4096 / 128
-------------------------------------------------------------------------
Offset:              6.787ns (Levels of Logic = 5)
  Source:            regdata_31_383 (FF)
  Destination:       rdata1<63> (PAD)
  Source Clock:      clk rising

  Data Path: regdata_31_383 to rdata1<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.931  regdata_31_383 (regdata_31_383)
     LUT6:I2->O            1   0.203   0.827  Mmux_raddr1[4]_regdata[31][63]_wide_mux_40_OUT_8178 (Mmux_raddr1[4]_regdata[31][63]_wide_mux_40_OUT_8178)
     LUT6:I2->O            1   0.203   0.000  Mmux_raddr1[4]_regdata[31][63]_wide_mux_40_OUT_359 (Mmux_raddr1[4]_regdata[31][63]_wide_mux_40_OUT_359)
     MUXF7:I1->O           1   0.140   0.684  Mmux_raddr1[4]_regdata[31][63]_wide_mux_40_OUT_2_f7_58 (raddr1[4]_regdata[31][63]_wide_mux_40_OUT<63>)
     LUT3:I1->O            1   0.203   0.579  Mmux_rdata1601 (rdata1_63_OBUF)
     OBUF:I->O                 2.571          rdata1_63_OBUF (rdata1<63>)
    ----------------------------------------
    Total                      6.787ns (3.767ns logic, 3.020ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4224 / 128
-------------------------------------------------------------------------
Delay:               10.230ns (Levels of Logic = 5)
  Source:            raddr1<0> (PAD)
  Destination:       rdata1<63> (PAD)

  Data Path: raddr1<0> to rdata1<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           513   1.222   2.455  raddr1_0_IBUF (raddr1_0_IBUF)
     LUT6:I0->O            1   0.203   0.924  wen_waddr[4]_AND_63_o_SW0 (N2)
     LUT6:I1->O           64   0.203   1.868  wen_waddr[4]_AND_63_o (wen_waddr[4]_AND_63_o)
     LUT3:I0->O            1   0.205   0.579  Mmux_rdata1641 (rdata1_9_OBUF)
     OBUF:I->O                 2.571          rdata1_9_OBUF (rdata1<9>)
    ----------------------------------------
    Total                     10.230ns (4.404ns logic, 5.826ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.869|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.41 secs
 
--> 

Total memory usage is 4588276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

