<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test_vga.twx test_vga.ncd -o test_vga.twr test_vga.pcf
-ucf vga_sdram_interface.ucf

</twCmdLine><twDesign>test_vga.ncd</twDesign><twDesignPath>test_vga.ncd</twDesignPath><twPCF>test_vga.pcf</twPCF><twPcfPath>test_vga.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="ft256"><twDevName>xc3s1000</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-06-08</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twCycles twNum="1"><twSigConn><twSig>rd_from_ram</twSig><twDriver>SLICE_X41Y62.X</twDriver><twLoad>SLICE_X41Y64.G1</twLoad></twSigConn></twCycles><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot;=PERIOD &quot;clk&quot;          10 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.987</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpc" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="u0/gen_dlls.dllint/CLKIN" logResource="u0/gen_dlls.dllint/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="u0/int_clkin"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmpco" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="u0/gen_dlls.dllint/CLK0" logResource="u0/gen_dlls.dllint/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="u0/int_clk1x"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="u0/gen_dlls.dllext/CLKIN" logResource="u0/gen_dlls.dllext/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="u0/int_clkin"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot;=PERIOD &quot;clk&quot;          10 ns HIGH 50 %;" ScopeName="">TS_u0_int_clk1x = PERIOD TIMEGRP &quot;u0_int_clk1x&quot; TS_clk HIGH 50%;</twConstName><twItemCnt>7378</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>315</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.865</twMinPer></twConstHead><twPathRptBanner iPaths="146" iCriticalPaths="0" sType="EndPoint">Paths for end point u0/u1/cmd_r_1 (SLICE_X40Y66.F1), 146 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">u0/u1/nopCntr_r_3</twSrc><twDest BELType="FF">u0/u1/cmd_r_1</twDest><twTotPathDel>9.822</twTotPathDel><twClkSkew dest = "0.513" src = "0.556">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/nopCntr_r_3</twSrc><twDest BELType='FF'>u0/u1/cmd_r_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X61Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X61Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/nopCntr_r&lt;3&gt;</twComp><twBEL>u0/u1/nopCntr_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y60.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>u0/u1/nopCntr_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y60.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;1&gt;</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_lut&lt;1&gt;</twBEL><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;2&gt;</twBEL><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y62.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>u0/u1/nopCntr_x_and0000</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>u0/u1/nopCntr_x_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N121</twComp><twBEL>u0/u1/activeFlag_r_mux00001_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>N107</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N121</twComp><twBEL>u0/u1/sAddr_x_10_mux00062_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/cmd_r&lt;1&gt;</twComp><twBEL>u0/u1/cmd_x&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>u0/u1/cmd_x&lt;0&gt;21/O</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>u0/u1/cmd_r&lt;1&gt;</twComp><twBEL>u0/u1/cmd_x&lt;0&gt;36</twBEL><twBEL>u0/u1/cmd_r_1</twBEL></twPathDel><twLogDel>4.890</twLogDel><twRouteDel>4.932</twRouteDel><twTotDel>9.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.539</twSlack><twSrc BELType="FF">u0/u1/nopCntr_r_9</twSrc><twDest BELType="FF">u0/u1/cmd_r_1</twDest><twTotPathDel>9.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/nopCntr_r_9</twSrc><twDest BELType='FF'>u0/u1/cmd_r_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X61Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X61Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/nopCntr_r&lt;9&gt;</twComp><twBEL>u0/u1/nopCntr_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>u0/u1/nopCntr_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y60.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;1&gt;</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_lut&lt;1&gt;</twBEL><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;2&gt;</twBEL><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y62.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>u0/u1/nopCntr_x_and0000</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>u0/u1/nopCntr_x_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N121</twComp><twBEL>u0/u1/activeFlag_r_mux00001_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>N107</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N121</twComp><twBEL>u0/u1/sAddr_x_10_mux00062_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/cmd_r&lt;1&gt;</twComp><twBEL>u0/u1/cmd_x&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>u0/u1/cmd_x&lt;0&gt;21/O</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>u0/u1/cmd_r&lt;1&gt;</twComp><twBEL>u0/u1/cmd_x&lt;0&gt;36</twBEL><twBEL>u0/u1/cmd_r_1</twBEL></twPathDel><twLogDel>4.890</twLogDel><twRouteDel>4.571</twRouteDel><twTotDel>9.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.629</twSlack><twSrc BELType="FF">u0/u1/nopCntr_r_17</twSrc><twDest BELType="FF">u0/u1/cmd_r_1</twDest><twTotPathDel>9.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/nopCntr_r_17</twSrc><twDest BELType='FF'>u0/u1/cmd_r_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X61Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X61Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/nopCntr_r&lt;17&gt;</twComp><twBEL>u0/u1/nopCntr_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u0/u1/nopCntr_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_lut&lt;3&gt;</twBEL><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/nopCntr_x_and0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y62.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>u0/u1/nopCntr_x_and0000</twComp><twBEL>u0/u1/nopCntr_x_and0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>u0/u1/nopCntr_x_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N121</twComp><twBEL>u0/u1/activeFlag_r_mux00001_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>N107</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N121</twComp><twBEL>u0/u1/sAddr_x_10_mux00062_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/cmd_r&lt;1&gt;</twComp><twBEL>u0/u1/cmd_x&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>u0/u1/cmd_x&lt;0&gt;21/O</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>u0/u1/cmd_r&lt;1&gt;</twComp><twBEL>u0/u1/cmd_x&lt;0&gt;36</twBEL><twBEL>u0/u1/cmd_r_1</twBEL></twPathDel><twLogDel>4.770</twLogDel><twRouteDel>4.601</twRouteDel><twTotDel>9.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="87" iCriticalPaths="0" sType="EndPoint">Paths for end point u0/u1/rfshCntr_r_8 (SLICE_X49Y65.F2), 87 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">u0/u1/activeRow_r_1</twSrc><twDest BELType="FF">u0/u1/rfshCntr_r_8</twDest><twTotPathDel>9.492</twTotPathDel><twClkSkew dest = "0.594" src = "0.636">0.042</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/activeRow_r_1</twSrc><twDest BELType='FF'>u0/u1/rfshCntr_r_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X30Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X30Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/activeRow_r&lt;1&gt;</twComp><twBEL>u0/u1/activeRow_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0/u1/activeRow_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u0/u1/sAddr_r&lt;12&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/doActivate</twComp><twBEL>u0/u1/doActivate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u0/u1/doActivate</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/opBegun_r</twComp><twBEL>u0/u1/opBegun_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>earlyOpBegun</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>readerState&lt;0&gt;</twComp><twBEL>rd_from_ram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rd_from_ram</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u0/u1/rfshCntr_x_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>u0/u1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u0/u1/rfshCntr_r&lt;8&gt;</twComp><twBEL>u0/u1/rfshCntr_x&lt;8&gt;</twBEL><twBEL>u0/u1/rfshCntr_r_8</twBEL></twPathDel><twLogDel>5.825</twLogDel><twRouteDel>3.667</twRouteDel><twTotDel>9.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.503</twSlack><twSrc BELType="FF">u0/u1/activeRow_r_3</twSrc><twDest BELType="FF">u0/u1/rfshCntr_r_8</twDest><twTotPathDel>9.455</twTotPathDel><twClkSkew dest = "0.594" src = "0.636">0.042</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/activeRow_r_3</twSrc><twDest BELType='FF'>u0/u1/rfshCntr_r_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X30Y61.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/activeRow_r&lt;3&gt;</twComp><twBEL>u0/u1/activeRow_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>u0/u1/activeRow_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u0/u1/sAddr_r&lt;12&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/doActivate</twComp><twBEL>u0/u1/doActivate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u0/u1/doActivate</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/opBegun_r</twComp><twBEL>u0/u1/opBegun_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>earlyOpBegun</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>readerState&lt;0&gt;</twComp><twBEL>rd_from_ram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rd_from_ram</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u0/u1/rfshCntr_x_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>u0/u1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u0/u1/rfshCntr_r&lt;8&gt;</twComp><twBEL>u0/u1/rfshCntr_x&lt;8&gt;</twBEL><twBEL>u0/u1/rfshCntr_r_8</twBEL></twPathDel><twLogDel>5.837</twLogDel><twRouteDel>3.618</twRouteDel><twTotDel>9.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">u0/u1/activeRow_r_5</twSrc><twDest BELType="FF">u0/u1/rfshCntr_r_8</twDest><twTotPathDel>9.393</twTotPathDel><twClkSkew dest = "0.594" src = "0.639">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/activeRow_r_5</twSrc><twDest BELType='FF'>u0/u1/rfshCntr_r_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X32Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X32Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/activeRow_r&lt;5&gt;</twComp><twBEL>u0/u1/activeRow_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>u0/u1/activeRow_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u0/u1/sAddr_r&lt;12&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/doActivate</twComp><twBEL>u0/u1/doActivate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u0/u1/doActivate</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/opBegun_r</twComp><twBEL>u0/u1/opBegun_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>earlyOpBegun</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>readerState&lt;0&gt;</twComp><twBEL>rd_from_ram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rd_from_ram</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u0/u1/rfshCntr_x_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>u0/u1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u0/u1/rfshCntr_r&lt;8&gt;</twComp><twBEL>u0/u1/rfshCntr_x&lt;8&gt;</twBEL><twBEL>u0/u1/rfshCntr_r_8</twBEL></twPathDel><twLogDel>5.697</twLogDel><twRouteDel>3.696</twRouteDel><twTotDel>9.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="87" iCriticalPaths="0" sType="EndPoint">Paths for end point u0/u1/rfshCntr_r_11 (SLICE_X47Y65.F3), 87 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.667</twSlack><twSrc BELType="FF">u0/u1/activeRow_r_1</twSrc><twDest BELType="FF">u0/u1/rfshCntr_r_11</twDest><twTotPathDel>9.297</twTotPathDel><twClkSkew dest = "0.600" src = "0.636">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/activeRow_r_1</twSrc><twDest BELType='FF'>u0/u1/rfshCntr_r_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X30Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X30Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/activeRow_r&lt;1&gt;</twComp><twBEL>u0/u1/activeRow_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0/u1/activeRow_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u0/u1/sAddr_r&lt;12&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/doActivate</twComp><twBEL>u0/u1/doActivate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u0/u1/doActivate</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/opBegun_r</twComp><twBEL>u0/u1/opBegun_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>earlyOpBegun</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>readerState&lt;0&gt;</twComp><twBEL>rd_from_ram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rd_from_ram</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u0/u1/rfshCntr_x_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>u0/u1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u0/u1/rfshCntr_r&lt;11&gt;</twComp><twBEL>u0/u1/rfshCntr_x&lt;11&gt;</twBEL><twBEL>u0/u1/rfshCntr_r_11</twBEL></twPathDel><twLogDel>5.825</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>9.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">u0/u1/activeRow_r_3</twSrc><twDest BELType="FF">u0/u1/rfshCntr_r_11</twDest><twTotPathDel>9.260</twTotPathDel><twClkSkew dest = "0.600" src = "0.636">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/activeRow_r_3</twSrc><twDest BELType='FF'>u0/u1/rfshCntr_r_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X30Y61.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/activeRow_r&lt;3&gt;</twComp><twBEL>u0/u1/activeRow_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>u0/u1/activeRow_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u0/u1/sAddr_r&lt;12&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/doActivate</twComp><twBEL>u0/u1/doActivate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u0/u1/doActivate</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/opBegun_r</twComp><twBEL>u0/u1/opBegun_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>earlyOpBegun</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>readerState&lt;0&gt;</twComp><twBEL>rd_from_ram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rd_from_ram</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u0/u1/rfshCntr_x_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>u0/u1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u0/u1/rfshCntr_r&lt;11&gt;</twComp><twBEL>u0/u1/rfshCntr_x&lt;11&gt;</twBEL><twBEL>u0/u1/rfshCntr_r_11</twBEL></twPathDel><twLogDel>5.837</twLogDel><twRouteDel>3.423</twRouteDel><twTotDel>9.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.763</twSlack><twSrc BELType="FF">u0/u1/activeRow_r_5</twSrc><twDest BELType="FF">u0/u1/rfshCntr_r_11</twDest><twTotPathDel>9.198</twTotPathDel><twClkSkew dest = "0.600" src = "0.639">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u0/u1/activeRow_r_5</twSrc><twDest BELType='FF'>u0/u1/rfshCntr_r_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X32Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X32Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u0/u1/activeRow_r&lt;5&gt;</twComp><twBEL>u0/u1/activeRow_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>u0/u1/activeRow_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u0/u1/sAddr_r&lt;12&gt;</twComp><twBEL>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>u0/u1/Mcompar_doActivate_cmp_ne0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/doActivate</twComp><twBEL>u0/u1/doActivate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u0/u1/doActivate</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u0/u1/opBegun_r</twComp><twBEL>u0/u1/opBegun_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>earlyOpBegun</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>readerState&lt;0&gt;</twComp><twBEL>rd_from_ram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>rd_from_ram</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u0/u1/rfshCntr_x_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u0/u1/N0</twComp><twBEL>u0/u1/rfshCntr_x&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>u0/u1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u0/u1/rfshCntr_r&lt;11&gt;</twComp><twBEL>u0/u1/rfshCntr_x&lt;11&gt;</twBEL><twBEL>u0/u1/rfshCntr_r_11</twBEL></twPathDel><twLogDel>5.697</twLogDel><twRouteDel>3.501</twRouteDel><twTotDel>9.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_int_clk1x = PERIOD TIMEGRP &quot;u0_int_clk1x&quot; TS_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0/u1/rdPipeline_r_2 (SLICE_X43Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.856</twSlack><twSrc BELType="FF">u0/u1/rdPipeline_r_3</twSrc><twDest BELType="FF">u0/u1/rdPipeline_r_2</twDest><twTotPathDel>0.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u0/u1/rdPipeline_r_3</twSrc><twDest BELType='FF'>u0/u1/rdPipeline_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X43Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u0/u1/rdPipeline_r&lt;3&gt;</twComp><twBEL>u0/u1/rdPipeline_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>u0/u1/rdPipeline_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u0/u1/rdPipeline_r&lt;2&gt;</twComp><twBEL>u0/u1/rdPipeline_r_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0/u1/rdPipeline_r_1 (SLICE_X43Y66.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.924</twSlack><twSrc BELType="FF">u0/u1/rdPipeline_r_2</twSrc><twDest BELType="FF">u0/u1/rdPipeline_r_1</twDest><twTotPathDel>0.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u0/u1/rdPipeline_r_2</twSrc><twDest BELType='FF'>u0/u1/rdPipeline_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X43Y66.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u0/u1/rdPipeline_r&lt;2&gt;</twComp><twBEL>u0/u1/rdPipeline_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.585</twDelInfo><twComp>u0/u1/rdPipeline_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u0/u1/rdPipeline_r&lt;2&gt;</twComp><twBEL>u0/u1/rdPipeline_r_1</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.585</twRouteDel><twTotDel>0.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0/u1/refTimer_r_9 (SLICE_X49Y56.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.942</twSlack><twSrc BELType="FF">u0/u1/refTimer_r_8</twSrc><twDest BELType="FF">u0/u1/refTimer_r_9</twDest><twTotPathDel>0.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u0/u1/refTimer_r_8</twSrc><twDest BELType='FF'>u0/u1/refTimer_r_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twSrcClk><twPathDel><twSite>SLICE_X49Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u0/u1/refTimer_r&lt;9&gt;</twComp><twBEL>u0/u1/refTimer_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>u0/u1/refTimer_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y56.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>u0/u1/refTimer_r&lt;9&gt;</twComp><twBEL>u0/u1/refTimer_x&lt;9&gt;1</twBEL><twBEL>u0/u1/refTimer_r_9</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk1x</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_int_clk1x = PERIOD TIMEGRP &quot;u0_int_clk1x&quot; TS_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Trpw" slack="8.274" period="10.000" constraintValue="5.000" deviceLimit="0.863" physResource="u0/u1/sAddr_r&lt;12&gt;/SR" logResource="u0/u1/sAddr_r_12/SR" locationPin="SLICE_X31Y63.SR" clockNet="rst_n_IBUF"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Trpw" slack="8.274" period="10.000" constraintValue="5.000" deviceLimit="0.863" physResource="u0/u1/sAddr_r&lt;12&gt;/SR" logResource="u0/u1/sAddr_r_12/SR" locationPin="SLICE_X31Y63.SR" clockNet="rst_n_IBUF"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Trpw" slack="8.274" period="10.000" constraintValue="5.000" deviceLimit="0.863" physResource="u0/u1/cmd_r&lt;4&gt;/SR" logResource="u0/u1/cmd_r_4/SR" locationPin="SLICE_X42Y66.SR" clockNet="rst_n_IBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="41"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.987" actualRollup="9.865" errors="0" errorRollup="0" items="0" itemsRollup="7378"/><twConstRollup name="TS_u0_int_clk1x" fullName="TS_u0_int_clk1x = PERIOD TIMEGRP &quot;u0_int_clk1x&quot; TS_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.865" actualRollup="N/A" errors="0" errorRollup="0" items="7378" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="42">0</twUnmetConstCnt><twDataSheet anchorID="43" twNameLen="15"><twClk2SUList anchorID="44" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.865</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="45"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7378</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>827</twConnCnt></twConstCov><twStats anchorID="46"><twMinPer>9.865</twMinPer><twFootnote number="1" /><twMaxFreq>101.368</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Mar 06 00:13:24 2014 </twTimestamp></twFoot><twClientInfo anchorID="47"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 175 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
