

================================================================
== Vitis HLS Report for 'rdc_mont_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:30:25 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_1 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 18 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u"   --->   Operation 19 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_56_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_56"   --->   Operation 20 'read' 'v_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 21 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 22 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j" [src/generic/fp_generic.c:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_56_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_read, i64 %u_1" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 28 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j_1, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 29 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 30 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j_1" [src/generic/fp_generic.c:206]   --->   Operation 31 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j_1" [src/generic/fp_generic.c:206]   --->   Operation 32 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 33 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 34 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln208" [src/generic/fp_generic.c:208]   --->   Operation 35 'getelementptr' 'mc_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%mc_load = load i3 %mc_addr" [src/generic/fp_generic.c:208]   --->   Operation 36 'load' 'mc_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 37 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 38 'zext' 'zext_ln208_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208_1" [src/generic/fp_generic.c:208]   --->   Operation 39 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 40 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j_1, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 41 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j" [src/generic/fp_generic.c:177]   --->   Operation 42 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%mc_load = load i3 %mc_addr" [src/generic/fp_generic.c:208]   --->   Operation 43 'load' 'mc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %mc_load" [src/generic/fp_generic.c:208]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 45 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mc_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 51 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_1, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_1, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_1, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 60 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_1, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 62 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 64 'trunc' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 67 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 68 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_2" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i32 %trunc_ln106_1" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 71 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_1" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 73 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_2, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i32 %tmp_2" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 77 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_3" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 78 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_2" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 79 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i2 %tmp_1" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 80 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 81 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130_1 = add i32 %trunc_ln106_s, i32 %zext_ln106_1" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 82 'add' 'add_ln130_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i32 %add_ln130_1" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 83 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_1 = add i34 %zext_ln130_2, i34 %zext_ln130_1" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 84 'add' 'temp_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_1" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 85 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_1, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_3, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 87 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln210_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_4, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 88 'bitconcatenate' 'and_ln210_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_s" [src/generic/fp_generic.c:210]   --->   Operation 89 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 90 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln" [src/generic/fp_generic.c:210]   --->   Operation 91 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_1" [src/generic/fp_generic.c:210]   --->   Operation 92 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%v_load_1 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 93 'load' 'v_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln125_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 94 'bitconcatenate' 'shl_ln125_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 95 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%v_1 = add i64 %tempReg, i64 %v_load_1" [src/generic/fp_generic.c:209]   --->   Operation 96 'add' 'v_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_1)   --->   "%xor_ln105 = xor i64 %shl_ln125_6, i64 %v_1" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 97 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_1)   --->   "%xor_ln105_1 = xor i64 %v_load_1, i64 %shl_ln125_6" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 98 'xor' 'xor_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_1)   --->   "%or_ln105 = or i64 %xor_ln105_1, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 99 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_1)   --->   "%xor_ln105_2 = xor i64 %or_ln105, i64 %v_1" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 100 'xor' 'xor_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_1)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_2, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 101 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_1)   --->   "%zext_ln105_2 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 102 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_1 = add i64 %xor_ln210, i64 %zext_ln105_2" [src/generic/fp_generic.c:210]   --->   Operation 103 'add' 'tempReg_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln207, i64 %v_1, i64 %v_load_1" [src/generic/fp_generic.c:207]   --->   Operation 104 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 105 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%u_1_load_1 = load i64 %u_1" [src/generic/fp_generic.c:210]   --->   Operation 106 'load' 'u_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.52ns)   --->   "%u_2 = add i64 %tempReg_1, i64 %u_1_load_1" [src/generic/fp_generic.c:210]   --->   Operation 107 'add' 'u_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%xor_ln105_4 = xor i64 %tempReg_1, i64 %u_2" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 108 'xor' 'xor_ln105_4' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%xor_ln105_5 = xor i64 %u_1_load_1, i64 %tempReg_1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 109 'xor' 'xor_ln105_5' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%or_ln105_1 = or i64 %xor_ln105_5, i64 %xor_ln105_4" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 110 'or' 'or_ln105_1' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%xor_ln105_6 = xor i64 %or_ln105_1, i64 %u_2" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 111 'xor' 'xor_ln105_6' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_6, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 112 'bitselect' 'tmp_6' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 113 [1/1] (1.48ns)   --->   "%u_3 = select i1 %icmp_ln207, i64 %u_2, i64 %u_1_load_1" [src/generic/fp_generic.c:207]   --->   Operation 113 'select' 'u_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_3, i64 %u_1" [src/generic/fp_generic.c:178]   --->   Operation 114 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%t_load = load i64 %t"   --->   Operation 131 'load' 't_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%u_1_load = load i64 %u_1"   --->   Operation 132 'load' 'u_1_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 133 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_108_out, i64 %v_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_46_out, i64 %u_1_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_30_out, i64 %t_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_load_1 = load i64 %t" [src/generic/fp_generic.c:211]   --->   Operation 115 'load' 't_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 116 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 118 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_1, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 119 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%xor_ln105_3 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 120 'xor' 'xor_ln105_3' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%trunc_ln105_1 = trunc i64 %tempReg_1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 121 'trunc' 'trunc_ln105_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_3, i63 %trunc_ln105_1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 122 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 123 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 124 'bitselect' 'tmp_5' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%carry_1 = or i1 %tmp_6, i1 %tmp_5" [src/generic/fp_generic.c:210]   --->   Operation 125 'or' 'carry_1' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln211 = zext i1 %carry_1" [src/generic/fp_generic.c:211]   --->   Operation 126 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_1 = add i64 %t_load_1, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 127 'add' 't_1' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln207, i64 %t_1, i64 %t_load_1" [src/generic/fp_generic.c:207]   --->   Operation 128 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 129 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 130 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_108_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_46_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u_1                     (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
sub66_read              (read             ) [ 00000000000]
u_read                  (read             ) [ 00000000000]
v_56_read               (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_1                     (load             ) [ 00000000000]
icmp_ln206              (icmp             ) [ 01111111110]
br_ln206                (br               ) [ 00000000000]
zext_ln206              (zext             ) [ 00000000000]
trunc_ln206             (trunc            ) [ 00000000000]
icmp_ln207              (icmp             ) [ 01111111111]
zext_ln208              (zext             ) [ 00000000000]
mc_addr                 (getelementptr    ) [ 01100000000]
sub_ln208               (sub              ) [ 00000000000]
zext_ln208_1            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
add_ln206               (add              ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
mc_load                 (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_1            (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_1           (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_2           (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_3           (trunc            ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
tmp_2                   (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_3                   (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_1            (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_2            (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_1                   (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_2            (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_1            (zext             ) [ 00000000000]
zext_ln130_1            (zext             ) [ 00000000000]
add_ln130_1             (add              ) [ 00000000000]
zext_ln130_2            (zext             ) [ 00000000000]
temp_1                  (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_4                   (partselect       ) [ 01000001000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln210_s             (bitconcatenate   ) [ 00000000000]
zext_ln210              (zext             ) [ 00000000000]
zext_ln210_1            (zext             ) [ 00000000000]
add_ln210               (add              ) [ 00000000000]
xor_ln210               (xor              ) [ 01000000111]
v_load_1                (load             ) [ 00000000000]
shl_ln125_6             (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_1                     (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_1             (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_2             (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_2            (zext             ) [ 00000000000]
tempReg_1               (add              ) [ 01000000011]
v_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_1_load_1              (load             ) [ 00000000000]
u_2                     (add              ) [ 00000000000]
xor_ln105_4             (xor              ) [ 00000000000]
xor_ln105_5             (xor              ) [ 00000000000]
or_ln105_1              (or               ) [ 00000000000]
xor_ln105_6             (xor              ) [ 00000000000]
tmp_6                   (bitselect        ) [ 01000000001]
u_3                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load_1                (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln206      (specloopname     ) [ 00000000000]
bit_sel4                (bitselect        ) [ 00000000000]
xor_ln105_3             (xor              ) [ 00000000000]
trunc_ln105_1           (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_5                   (bitselect        ) [ 00000000000]
carry_1                 (or               ) [ 00000000000]
zext_ln211              (zext             ) [ 00000000000]
t_1                     (add              ) [ 00000000000]
t_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
u_1_load                (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_56">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_56"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_108_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_108_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_46_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_46_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_30_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_30_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p503p1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="u_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub66_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="u_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_56_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_56_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="mc_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p503p1_1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvars_iv_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln177_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln178_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln178_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln178_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_1_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln206_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln206_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln206_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln207_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln208_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln208_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln208_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln206_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln177_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="al_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bl_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="ah_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bh_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln105_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln110_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln105_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln112_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln106_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln106_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln106_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln106_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_3/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln106_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln106_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln123_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln123_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln123_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln123_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="33" slack="0"/>
<pin id="384" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_2/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="temp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="33" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="34" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln125_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="34" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln106_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln130_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln130_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln106_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln130_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="33" slack="1"/>
<pin id="423" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln130_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2"/>
<pin id="426" dir="0" index="1" bw="2" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln130_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_2/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="temp_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="33" slack="0"/>
<pin id="436" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln105_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="34" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="34" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="3"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln210_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="34" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="1"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_s/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln210_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="34" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln210_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln210_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="34" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln210_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="v_load_1_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="7"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_1/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shl_ln125_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="3"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_6/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tempReg_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="3"/>
<pin id="499" dir="0" index="2" bw="32" slack="4"/>
<pin id="500" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="v_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_1/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln105_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln105_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_1/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln105_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="0"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="xor_ln105_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_2/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="carry_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln105_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_2/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tempReg_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_1/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="v_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="7"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="64" slack="0"/>
<pin id="553" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln178_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="7"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="u_1_load_1_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="8"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1_load_1/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="u_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln105_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_4/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln105_5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="1"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_5/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln105_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_1/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln105_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_6/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="u_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="8"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="64" slack="0"/>
<pin id="603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_3/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln178_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="8"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="t_load_1_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="9"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_1/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="bit_sel4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="2"/>
<pin id="617" dir="0" index="2" bw="7" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="xor_ln105_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_3/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln105_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="2"/>
<pin id="629" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_1/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln105_s_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="63" slack="0"/>
<pin id="634" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln105_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="3"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="0"/>
<pin id="646" dir="0" index="2" bw="7" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="carry_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_1/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln211_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="t_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="t_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="9"/>
<pin id="668" dir="0" index="1" bw="64" slack="0"/>
<pin id="669" dir="0" index="2" bw="64" slack="0"/>
<pin id="670" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln178_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="9"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="t_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="8"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="u_1_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="8"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1_load/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="v_load_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="8"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="690" class="1005" name="t_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="698" class="1005" name="u_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="v_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="714" class="1005" name="j_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln206_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="8"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="725" class="1005" name="icmp_ln207_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="7"/>
<pin id="727" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="732" class="1005" name="mc_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="1"/>
<pin id="734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="p503p1_1_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="1"/>
<pin id="739" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="al_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="747" class="1005" name="bl_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="752" class="1005" name="ah_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="757" class="1005" name="bh_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="762" class="1005" name="zext_ln105_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="768" class="1005" name="zext_ln110_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="1"/>
<pin id="770" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln105_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln112_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="786" class="1005" name="trunc_ln106_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="4"/>
<pin id="788" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="791" class="1005" name="trunc_ln106_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln106_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln106_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_s_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_2_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="trunc_ln106_s_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2"/>
<pin id="818" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_3_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="3"/>
<pin id="823" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="1"/>
<pin id="828" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln125_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="3"/>
<pin id="833" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln130_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="33" slack="1"/>
<pin id="839" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln105_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="1"/>
<pin id="849" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="xor_ln210_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tempReg_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="1"/>
<pin id="860" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_6_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="192"><net_src comp="120" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="114" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="108" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="213" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="102" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="245"><net_src comp="96" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="256"><net_src comp="213" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="154" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="167" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="154" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="167" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="314"><net_src comp="173" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="177" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="181" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="185" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="173" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="181" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="177" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="185" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="367" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="386" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="421" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="42" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="433" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="32" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="467" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="453" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="471" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="32" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="486" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="489" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="486" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="489" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="508" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="502" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="40" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="502" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="486" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="561" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="569" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="564" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="40" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="564" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="561" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="619"><net_src comp="70" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="635"><net_src comp="76" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="621" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="630" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="40" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="643" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="611" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="611" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="693"><net_src comp="80" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="701"><net_src comp="84" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="709"><net_src comp="88" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="717"><net_src comp="92" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="724"><net_src comp="216" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="230" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="735"><net_src comp="147" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="740"><net_src comp="160" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="745"><net_src comp="263" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="750"><net_src comp="267" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="755"><net_src comp="271" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="760"><net_src comp="281" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="765"><net_src comp="291" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="771"><net_src comp="296" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="777"><net_src comp="301" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="783"><net_src comp="306" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="789"><net_src comp="311" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="794"><net_src comp="315" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="799"><net_src comp="319" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="804"><net_src comp="323" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="809"><net_src comp="327" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="814"><net_src comp="337" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="819"><net_src comp="347" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="824"><net_src comp="357" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="829"><net_src comp="392" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="834"><net_src comp="402" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="840"><net_src comp="412" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="845"><net_src comp="439" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="850"><net_src comp="443" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="855"><net_src comp="480" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="861"><net_src comp="544" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="870"><net_src comp="591" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="651" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_108_out | {9 }
	Port: u_46_out | {9 }
	Port: t_30_out | {9 }
 - Input state : 
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : v_56 | {1 }
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : u | {1 }
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : mc | {1 2 }
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_1 : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		trunc_ln206 : 2
		icmp_ln207 : 3
		zext_ln208 : 3
		mc_addr : 4
		mc_load : 5
		sub_ln208 : 3
		zext_ln208_1 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_1 : 1
		trunc_ln106_2 : 1
		trunc_ln106_3 : 1
		tmp_s : 1
		tmp_2 : 1
		trunc_ln106_s : 1
		tmp_3 : 1
	State 5
		add_ln123 : 1
		zext_ln123_2 : 2
		temp : 3
		tmp_1 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_1 : 1
		zext_ln130_2 : 2
		temp_1 : 3
		trunc_ln105 : 4
		tmp_4 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_1 : 1
		xor_ln105 : 2
		xor_ln105_1 : 1
		or_ln105 : 2
		xor_ln105_2 : 2
		carry : 2
		zext_ln105_2 : 3
		tempReg_1 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u_2 : 1
		xor_ln105_4 : 2
		xor_ln105_5 : 1
		or_ln105_1 : 2
		xor_ln105_6 : 2
		tmp_6 : 2
		u_3 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_3 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_5 : 2
		carry_1 : 3
		zext_ln211 : 3
		t_1 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_173         |    4    |   165   |    50   |
|    mul   |          grp_fu_177         |    4    |   165   |    50   |
|          |          grp_fu_181         |    4    |   165   |    50   |
|          |          grp_fu_185         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln206_fu_252      |    0    |    0    |    13   |
|          |       add_ln123_fu_376      |    0    |    0    |    39   |
|          |         temp_fu_386         |    0    |    0    |    40   |
|          |       add_ln130_fu_412      |    0    |    0    |    39   |
|          |      add_ln130_1_fu_424     |    0    |    0    |    39   |
|    add   |        temp_1_fu_433        |    0    |    0    |    40   |
|          |       add_ln210_fu_474      |    0    |    0    |    71   |
|          |          v_1_fu_502         |    0    |    0    |    71   |
|          |       tempReg_1_fu_544      |    0    |    0    |    71   |
|          |          u_2_fu_564         |    0    |    0    |    71   |
|          |          t_1_fu_660         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln210_fu_480      |    0    |    0    |    64   |
|          |       xor_ln105_fu_508      |    0    |    0    |    64   |
|          |      xor_ln105_1_fu_514     |    0    |    0    |    64   |
|    xor   |      xor_ln105_2_fu_526     |    0    |    0    |    64   |
|          |      xor_ln105_4_fu_569     |    0    |    0    |    64   |
|          |      xor_ln105_5_fu_574     |    0    |    0    |    64   |
|          |      xor_ln105_6_fu_585     |    0    |    0    |    64   |
|          |      xor_ln105_3_fu_621     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_2_fu_549         |    0    |    0    |    64   |
|  select  |          u_3_fu_599         |    0    |    0    |    64   |
|          |          t_2_fu_666         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_520       |    0    |    0    |    64   |
|    or    |      or_ln105_1_fu_579      |    0    |    0    |    64   |
|          |        carry_1_fu_651       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_638      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln206_fu_216      |    0    |    0    |    13   |
|          |      icmp_ln207_fu_230      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln208_fu_241      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_96       |    0    |    0    |    0    |
|          |    sub66_read_read_fu_102   |    0    |    0    |    0    |
|   read   |      u_read_read_fu_108     |    0    |    0    |    0    |
|          |    v_56_read_read_fu_114    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_126   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_133   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_140   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_cast_fu_189   |    0    |    0    |    0    |
|          |      zext_ln206_fu_222      |    0    |    0    |    0    |
|          |      zext_ln208_fu_236      |    0    |    0    |    0    |
|          |     zext_ln208_1_fu_247     |    0    |    0    |    0    |
|          |      zext_ln105_fu_291      |    0    |    0    |    0    |
|          |      zext_ln110_fu_296      |    0    |    0    |    0    |
|          |     zext_ln105_1_fu_301     |    0    |    0    |    0    |
|          |      zext_ln112_fu_306      |    0    |    0    |    0    |
|          |      zext_ln106_fu_367      |    0    |    0    |    0    |
|          |      zext_ln123_fu_370      |    0    |    0    |    0    |
|   zext   |     zext_ln123_1_fu_373     |    0    |    0    |    0    |
|          |     zext_ln123_2_fu_382     |    0    |    0    |    0    |
|          |     zext_ln106_2_fu_406     |    0    |    0    |    0    |
|          |      zext_ln130_fu_409      |    0    |    0    |    0    |
|          |     zext_ln106_1_fu_418     |    0    |    0    |    0    |
|          |     zext_ln130_1_fu_421     |    0    |    0    |    0    |
|          |     zext_ln130_2_fu_429     |    0    |    0    |    0    |
|          |      zext_ln210_fu_467      |    0    |    0    |    0    |
|          |     zext_ln210_1_fu_471     |    0    |    0    |    0    |
|          |     zext_ln105_2_fu_540     |    0    |    0    |    0    |
|          |      zext_ln211_fu_656      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln206_fu_226     |    0    |    0    |    0    |
|          |          al_fu_263          |    0    |    0    |    0    |
|          |          bl_fu_267          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_311     |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_1_fu_315    |    0    |    0    |    0    |
|          |     trunc_ln106_2_fu_319    |    0    |    0    |    0    |
|          |     trunc_ln106_3_fu_323    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_402     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_439     |    0    |    0    |    0    |
|          |     trunc_ln105_1_fu_627    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_271          |    0    |    0    |    0    |
|          |          bh_fu_281          |    0    |    0    |    0    |
|          |         tmp_s_fu_327        |    0    |    0    |    0    |
|partselect|         tmp_2_fu_337        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_347    |    0    |    0    |    0    |
|          |         tmp_3_fu_357        |    0    |    0    |    0    |
|          |         tmp_1_fu_392        |    0    |    0    |    0    |
|          |         tmp_4_fu_443        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        and_ln_fu_453        |    0    |    0    |    0    |
|          |      and_ln210_s_fu_460     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln125_6_fu_489     |    0    |    0    |    0    |
|          |        tempReg_fu_496       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_630     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_532        |    0    |    0    |    0    |
| bitselect|         tmp_6_fu_591        |    0    |    0    |    0    |
|          |       bit_sel4_fu_614       |    0    |    0    |    0    |
|          |         tmp_5_fu_643        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1664  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln130_reg_837  |   33   |
|      ah_reg_752     |   32   |
|      al_reg_742     |   32   |
|      bh_reg_757     |   32   |
|      bl_reg_747     |   32   |
|  icmp_ln206_reg_721 |    1   |
|  icmp_ln207_reg_725 |    1   |
|      j_reg_714      |    4   |
|   mc_addr_reg_732   |    3   |
|p503p1_1_addr_reg_737|    3   |
|      t_reg_690      |   64   |
|  tempReg_1_reg_858  |   64   |
|    tmp_1_reg_826    |    2   |
|    tmp_2_reg_811    |   32   |
|    tmp_3_reg_821    |   32   |
|    tmp_4_reg_847    |    2   |
|    tmp_6_reg_867    |    1   |
|    tmp_s_reg_806    |   32   |
| trunc_ln105_reg_842 |   32   |
|trunc_ln106_1_reg_791|   32   |
|trunc_ln106_2_reg_796|   32   |
|trunc_ln106_3_reg_801|   32   |
| trunc_ln106_reg_786 |   32   |
|trunc_ln106_s_reg_816|   32   |
| trunc_ln125_reg_831 |   32   |
|     u_1_reg_698     |   64   |
|      v_reg_706      |   64   |
|  xor_ln210_reg_852  |   64   |
| zext_ln105_1_reg_774|   64   |
|  zext_ln105_reg_762 |   64   |
|  zext_ln110_reg_768 |   64   |
|  zext_ln112_reg_780 |   64   |
+---------------------+--------+
|        Total        |  1074  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_167 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1664  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1074  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1734  |  1754  |
+-----------+--------+--------+--------+--------+
