<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FSM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="fsm.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fsm.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fsm.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fsm.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fsm_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fsm_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fsm_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fsm_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fsm_top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/top_level_lab7_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/top_level_lab7_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_lab7.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level_lab7.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_level_lab7.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level_lab7.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level_lab7.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level_lab7.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab7.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level_lab7.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_level_lab7.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level_lab7.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_level_lab7.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_level_lab7.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_level_lab7.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_lab7.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_level_lab7.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level_lab7.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level_lab7.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_level_lab7.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_level_lab7.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_level_lab7.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_lab7.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_level_lab7.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level_lab7.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_lab7_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab7_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_lab7_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_lab7_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab7_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_level_lab7_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab7_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab7_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_level_lab7_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_level_lab7_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab7_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_lab7_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_level_lab7_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_level_lab7_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_lab7_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab7_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606085411" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606085410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606087474" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1568995791447850270" xil_pn:start_ts="1606087474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606087474" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4689828003770122350" xil_pn:start_ts="1606087474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606085411" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606085411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606087474" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6335184596588912668" xil_pn:start_ts="1606087474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606085411" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1606085411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606087474" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1588892668165266076" xil_pn:start_ts="1606087474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606095210" xil_pn:in_ck="9079065441121437475" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7807077098497101915" xil_pn:start_ts="1606095199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level_lab7.lso"/>
      <outfile xil_pn:name="top_level_lab7.ngc"/>
      <outfile xil_pn:name="top_level_lab7.ngr"/>
      <outfile xil_pn:name="top_level_lab7.prj"/>
      <outfile xil_pn:name="top_level_lab7.stx"/>
      <outfile xil_pn:name="top_level_lab7.syr"/>
      <outfile xil_pn:name="top_level_lab7.xst"/>
      <outfile xil_pn:name="top_level_lab7_vhdl.prj"/>
      <outfile xil_pn:name="top_level_lab7_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606095227" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4910102425567067847" xil_pn:start_ts="1606095227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606095245" xil_pn:in_ck="2649979289560959317" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5170634998224560501" xil_pn:start_ts="1606095235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_level_lab7.bld"/>
      <outfile xil_pn:name="top_level_lab7.ngd"/>
      <outfile xil_pn:name="top_level_lab7_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606095266" xil_pn:in_ck="2649979289560959318" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3188416950630775481" xil_pn:start_ts="1606095245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_level_lab7.pcf"/>
      <outfile xil_pn:name="top_level_lab7_map.map"/>
      <outfile xil_pn:name="top_level_lab7_map.mrp"/>
      <outfile xil_pn:name="top_level_lab7_map.ncd"/>
      <outfile xil_pn:name="top_level_lab7_map.ngm"/>
      <outfile xil_pn:name="top_level_lab7_map.xrpt"/>
      <outfile xil_pn:name="top_level_lab7_summary.xml"/>
      <outfile xil_pn:name="top_level_lab7_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1606095302" xil_pn:in_ck="4981684055177286511" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1606095266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_level_lab7.ncd"/>
      <outfile xil_pn:name="top_level_lab7.pad"/>
      <outfile xil_pn:name="top_level_lab7.par"/>
      <outfile xil_pn:name="top_level_lab7.ptwx"/>
      <outfile xil_pn:name="top_level_lab7.unroutes"/>
      <outfile xil_pn:name="top_level_lab7.xpi"/>
      <outfile xil_pn:name="top_level_lab7_pad.csv"/>
      <outfile xil_pn:name="top_level_lab7_pad.txt"/>
      <outfile xil_pn:name="top_level_lab7_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606095317" xil_pn:in_ck="2649979289560959186" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1606095302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_level_lab7.bgn"/>
      <outfile xil_pn:name="top_level_lab7.bit"/>
      <outfile xil_pn:name="top_level_lab7.drc"/>
      <outfile xil_pn:name="top_level_lab7.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1606095302" xil_pn:in_ck="2649979289560959186" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1606095297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_level_lab7.twr"/>
      <outfile xil_pn:name="top_level_lab7.twx"/>
    </transform>
    <transform xil_pn:end_ts="1606095232" xil_pn:in_ck="2649979289560959317" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8755136327906108605" xil_pn:start_ts="1606095227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/top_level_lab7_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/top_level_lab7_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
