// Seed: 3395501872
module module_0 (
    id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge id_1 == id_3[1 :-1'b0] - -1) $clog2(82);
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd12
) (
    input  uwire id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wire  id_3,
    input  tri0  id_4
);
  wand id_6;
  assign id_6 = id_4;
  wire _id_7;
  localparam id_8 = 1;
  parameter id_9 = id_8[-1][(1) :-1==1'b0];
  wire [-1 : 1] id_10, id_11;
  wire id_12;
  assign id_2 = 1;
  assign id_6 = id_9;
  logic id_13 = 1;
  assign id_6 = -1;
  struct packed {logic [id_7 : 1] id_14;} id_15;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_8
  );
  wire id_16;
  generate
    for (id_17 = id_17; id_10 + id_15.id_14; id_2 = -1) begin : LABEL_0
      assign id_13 = -1 && id_9;
    end
  endgenerate
  wire id_18;
  initial begin : LABEL_1
    id_15 <= id_10;
    id_2  <= 1;
  end
  initial id_2 <= -1;
endmodule
