<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(31,14-31,19) (VHDL-1201) re-analyze unit 'magic' since unit 'pll_osc_uniq_1' is overwritten or removed
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/Radiant/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/Radiant/cae_library/synthesis/verilog/lifcl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(2905,27-2905,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(2906,25-2906,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(3258,27-3258,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(3259,25-3259,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(2905,27-2905,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(2906,25-2906,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3258,27-3258,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3259,25-3259,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/cae_library/synthesis/vhdl/lifcl.vhd'
Analyzing VHDL file C:/Radiant/cae_library/synthesis/vhdl/lifcl.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ip/pmi/pmi_lifcl.vhd'
Analyzing VHDL file C:/Radiant/ip/pmi/pmi_lifcl.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/regs_pkg.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/regs_pkg.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/regs_pkg.vhd(5,9-5,17) (VHDL-1014) analyzing package 'regs_pkg'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/regs_pkg.vhd(13,14-13,22) (VHDL-1013) analyzing package body 'regs_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(7,8-7,16) (VHDL-1012) analyzing entity 'main_all'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(31,14-31,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd(12,8-12,17) (VHDL-1012) analyzing entity 'spi_slave'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd(28,14-28,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd(15,8-15,17) (VHDL-1012) analyzing entity 'add_const'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd(12,8-12,19) (VHDL-1012) analyzing entity 'complex_mul'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd(12,8-12,13) (VHDL-1012) analyzing entity 'decim'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd(26,14-26,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/rssi_est.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/rssi_est.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/rssi_est.vhd(13,8-13,16) (VHDL-1012) analyzing entity 'rssi_est'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/rssi_est.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd(12,8-12,19) (VHDL-1012) analyzing entity 'fir_channel'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd(12,8-12,19) (VHDL-1012) analyzing entity 'fir_hilbert'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd(12,8-12,15) (VHDL-1012) analyzing entity 'fir_rrc'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rssi.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rssi.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rssi.vhd(12,8-12,16) (VHDL-1012) analyzing entity 'fir_rssi'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rssi.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd(12,8-12,18) (VHDL-1012) analyzing entity 'freq_demod'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd(12,8-12,14) (VHDL-1012) analyzing entity 'iq_des'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd(23,14-23,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd(15,8-15,17) (VHDL-1012) analyzing entity 'local_osc'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd(27,14-27,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd(14,8-14,15) (VHDL-1012) analyzing entity 'mag_est'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd(24,14-24,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd(12,8-12,20) (VHDL-1012) analyzing entity 'am_modulator'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd(12,8-12,20) (VHDL-1012) analyzing entity 'fm_modulator'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd(26,14-26,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/PM_modulator.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/PM_modulator.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/PM_modulator.vhd(12,8-12,20) (VHDL-1012) analyzing entity 'pm_modulator'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/PM_modulator.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/CTCSS_encoder.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/CTCSS_encoder.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/CTCSS_encoder.vhd(12,8-12,21) (VHDL-1012) analyzing entity 'ctcss_encoder'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/CTCSS_encoder.vhd(22,14-22,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd(28,8-28,17) (VHDL-1012) analyzing entity 'ctrl_regs'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd(43,14-43,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd(12,8-12,20) (VHDL-1012) analyzing entity 'dither_adder'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd(19,8-19,21) (VHDL-1012) analyzing entity 'dither_source'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd(28,14-28,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd(14,8-14,22) (VHDL-1012) analyzing entity 'iq_balancer_16'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd(12,8-12,17) (VHDL-1012) analyzing entity 'iq_offset'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd(23,14-23,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd(12,8-12,15) (VHDL-1012) analyzing entity 'mod_sel'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd(12,8-12,17) (VHDL-1012) analyzing entity 'sincos_16'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd(13,8-13,14) (VHDL-1012) analyzing entity 'unpack'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd(23,14-23,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd(12,8-12,19) (VHDL-1012) analyzing entity 'zero_insert'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd(12,8-12,11) (VHDL-1012) analyzing entity 'dpd'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd(26,14-26,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd(12,8-12,14) (VHDL-1012) analyzing entity 'qam_16'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd(12,8-12,21) (VHDL-1012) analyzing entity 'clk_div_block'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd(22,14-22,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd(12,8-12,19) (VHDL-1012) analyzing entity 'delay_block'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd(24,14-24,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd(12,8-12,20) (VHDL-1012) analyzing entity 'sideband_sel'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'magic'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(7,8-7,16) (VHDL-1067) elaborating 'main_all(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(479,2-486,4) (VHDL-1399) switching to Verilog mode to elaborate module 'pll_osc'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(11,8-11,15) (VERI-1018) compiling module 'pll_osc_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(479,2-486,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(488,2-493,4) (VHDL-1399) switching to Verilog mode to elaborate module 'pll_samp'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v(11,8-11,16) (VERI-1018) compiling module 'pll_samp_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(488,2-493,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(497,2-503,4) (VHDL-1399) switching to Verilog mode to elaborate module 'ddr_rx'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11,8-11,14) (VERI-1018) compiling module 'ddr_rx_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(497,2-503,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(506,2-512,4) (VHDL-1399) switching to Verilog mode to elaborate module 'ddr_rx'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11,8-11,14) (VERI-1018) compiling module 'ddr_rx_uniq_2'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(506,2-512,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd(12,8-12,14) (VHDL-1067) elaborating 'iq_des_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd(15,8-15,17) (VHDL-1067) elaborating 'local_osc_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd(12,8-12,19) (VHDL-1067) elaborating 'complex_mul_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd(12,8-12,19) (VHDL-1067) elaborating 'fir_channel_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd(12,8-12,19) (VHDL-1067) elaborating 'fir_channel_uniq_1(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/rssi_est.vhd(13,8-13,16) (VHDL-1067) elaborating 'rssi_est_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rssi.vhd(12,8-12,16) (VHDL-1067) elaborating 'fir_rssi_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd(12,8-12,13) (VHDL-1067) elaborating 'decim_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd(14,8-14,15) (VHDL-1067) elaborating 'mag_est_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd(12,8-12,18) (VHDL-1067) elaborating 'freq_demod_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd(19,8-19,21) (VHDL-1067) elaborating 'dither_source_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/CTCSS_encoder.vhd(12,8-12,21) (VHDL-1067) elaborating 'ctcss_encoder_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd(12,8-12,17) (VHDL-1067) elaborating 'sincos_16_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd(12,8-12,20) (VHDL-1067) elaborating 'fm_modulator_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd(12,8-12,17) (VHDL-1067) elaborating 'sincos_16_uniq_1(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd(12,8-12,20) (VHDL-1067) elaborating 'dither_adder_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd(12,8-12,20) (VHDL-1067) elaborating 'am_modulator_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd(12,8-12,13) (VHDL-1067) elaborating 'decim_uniq_1(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd(12,8-12,20) (VHDL-1067) elaborating 'sideband_sel_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd(12,8-12,19) (VHDL-1067) elaborating 'delay_block_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd(12,8-12,19) (VHDL-1067) elaborating 'fir_hilbert_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd(12,8-12,14) (VHDL-1067) elaborating 'qam_16_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/PM_modulator.vhd(12,8-12,20) (VHDL-1067) elaborating 'pm_modulator_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd(12,8-12,17) (VHDL-1067) elaborating 'sincos_16_uniq_2(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd(12,8-12,15) (VHDL-1067) elaborating 'mod_sel_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd(12,8-12,11) (VHDL-1067) elaborating 'dpd_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd(14,8-14,22) (VHDL-1067) elaborating 'iq_balancer_16_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd(12,8-12,17) (VHDL-1067) elaborating 'iq_offset_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd(12,8-12,19) (VHDL-1067) elaborating 'zero_insert_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd(13,8-13,14) (VHDL-1067) elaborating 'unpack_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(751,2-757,4) (VHDL-1399) switching to Verilog mode to elaborate module 'ddr_tx'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(11,8-11,14) (VERI-1018) compiling module 'ddr_tx_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(751,2-757,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd(12,8-12,17) (VHDL-1067) elaborating 'spi_slave_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd(28,8-28,17) (VHDL-1067) elaborating 'ctrl_regs_uniq_0(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd(15,8-15,17) (VHDL-1067) elaborating 'add_const(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd(12,8-12,15) (VHDL-1067) elaborating 'fir_rrc(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd(12,8-12,21) (VHDL-1067) elaborating 'clk_div_block(magic)'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>