
---------- Begin Simulation Statistics ----------
final_tick                               121632888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249842                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680860                       # Number of bytes of host memory used
host_op_rate                                   273407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   400.25                       # Real time elapsed on the host
host_tick_rate                              303890524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.121633                       # Number of seconds simulated
sim_ticks                                121632888000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.969598                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735610                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10044441                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16615299                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610266                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310233                       # Number of indirect misses.
system.cpu.branchPred.lookups                20722814                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050655                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1157                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.216329                       # CPI: cycles per instruction
system.cpu.discardedOps                        749101                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           50068744                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17238550                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10039819                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11021942                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.822146                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        121632888                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       110610946                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13790                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       543757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1087799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            388                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13517                       # Transaction distribution
system.membus.trans_dist::CleanEvict              261                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9714                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9714                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7559424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7559424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16012                       # Request fanout histogram
system.membus.respLayer1.occupancy          280053000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           246062000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            514731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       303662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          702                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          253506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       513860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1629403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1631847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       402688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    213330432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              213733120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14119                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3460352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           558167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025449                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.157724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 543983     97.46%     97.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14163      2.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             558167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3414575000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4888597995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7839000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  617                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               527414                       # number of demand (read+write) hits
system.l2.demand_hits::total                   528031                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 617                       # number of overall hits
system.l2.overall_hits::.cpu.data              527414                       # number of overall hits
system.l2.overall_hits::total                  528031                       # number of overall hits
system.l2.demand_misses::.cpu.inst                254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15763                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16017                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               254                       # number of overall misses
system.l2.overall_misses::.cpu.data             15763                       # number of overall misses
system.l2.overall_misses::total                 16017                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1960510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1989870000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29360000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1960510000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1989870000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           543177                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               544048                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          543177                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              544048                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.291619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.029020                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029440                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.291619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.029020                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029440                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115590.551181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124374.167354                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124234.875445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115590.551181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124374.167354                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124234.875445                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13517                       # number of writebacks
system.l2.writebacks::total                     13517                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1644838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1669118000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1644838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1669118000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.291619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.291619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029431                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95590.551181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104381.139739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104241.693730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95590.551181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104381.139739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104241.693730                       # average overall mshr miss latency
system.l2.replacements                          14119                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       290145                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           290145                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       290145                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       290145                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          623                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             19603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19603                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9714                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1205323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1205323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.331344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.331344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124081.017089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124081.017089                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1011043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1011043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.331344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.331344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104081.017089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104081.017089                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.291619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.291619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115590.551181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115590.551181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24280000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24280000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.291619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.291619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95590.551181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95590.551181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        507811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            507811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    755187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    755187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       513860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        513860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124844.933047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124844.933047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    633795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    633795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104863.500993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104863.500993                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2000.799404                       # Cycle average of tags in use
system.l2.tags.total_refs                     1073957                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.428960                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.344221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.337817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1970.117366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2164185                       # Number of tag accesses
system.l2.tags.data_accesses                  2164185                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          65024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4034048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4099072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        65024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3460352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3460352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            534592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          33165767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33700359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       534592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           534592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28449148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28449148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28449148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           534592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         33165767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             62149507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     54068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002744028750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2685                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2685                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              124249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13517                       # Number of write requests accepted
system.mem_ctrls.readBursts                     64048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3292                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1697405250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  319865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2896899000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26533.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45283.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    48655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 64048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54068                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.920395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.402210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.252011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1255      4.92%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          946      3.71%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19940     78.12%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          447      1.75%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1642      6.43%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          248      0.97%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          471      1.85%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          162      0.63%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          415      1.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.826071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.274000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.984785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2682     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2685                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.131471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.101908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.109603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47      1.75%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.48%      2.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      0.30%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.56%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2447     91.14%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.11%     94.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              152      5.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2685                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4094272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3459392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4099072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3460352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        33.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121613773000                       # Total gap between requests
system.mem_ctrls.avgGap                    4118452.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        65024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4029248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3459392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 534592.256002340466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 33126303.800334002823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28441255.131589081138                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        63032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        54068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37305000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2859594000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2746487127500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36717.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45367.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50796906.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88543140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47061795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           223746180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138601440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9601291440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14283101040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34679154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59061499755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.571795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89992704000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4061460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27578724000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93712500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49809375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           233021040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          143555220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9601291440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14779878270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34260816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59162083845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.398743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88899766500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4061460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28671661500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26325024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26325024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26325024                       # number of overall hits
system.cpu.icache.overall_hits::total        26325024                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            871                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::total           871                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47750000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26325895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26325895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26325895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26325895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54822.043628                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54822.043628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54822.043628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54822.043628                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          702                       # number of writebacks
system.cpu.icache.writebacks::total               702                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          871                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46008000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46008000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46008000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46008000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52822.043628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52822.043628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52822.043628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52822.043628                       # average overall mshr miss latency
system.cpu.icache.replacements                    702                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26325024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26325024                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           871                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26325895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26325895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54822.043628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54822.043628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46008000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46008000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52822.043628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52822.043628                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           168.966739                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26325895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30224.908152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   168.966739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26326766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26326766                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34135719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34135719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34138787                       # number of overall hits
system.cpu.dcache.overall_hits::total        34138787                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       567689                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         567689                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       567982                       # number of overall misses
system.cpu.dcache.overall_misses::total        567982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17078620000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17078620000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17078620000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17078620000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34703408                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34703408                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34706769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34706769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016358                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016358                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016365                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016365                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30084.465262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30084.465262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30068.945847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30068.945847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       290145                       # number of writebacks
system.cpu.dcache.writebacks::total            290145                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       543012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       543012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       543159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       543159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14945134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14945134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14949388000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14949388000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27522.658799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27522.658799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27523.042056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27523.042056                       # average overall mshr miss latency
system.cpu.dcache.replacements                 543049                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19974528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19974528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       518707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        518707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14385032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14385032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20493235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20493235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27732.480957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27732.480957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5012                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5012                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       513695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       513695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13121679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13121679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25543.715629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25543.715629                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14161191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14161191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        48982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2693588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2693588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54991.384590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54991.384590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19665                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19665                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1823455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1823455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62197.871542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62197.871542                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3068                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3068                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          293                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          293                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087176                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087176                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          147                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          147                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4254000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4254000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.043737                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043737                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28938.775510                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28938.775510                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1165000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1165000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64722.222222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64722.222222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      1129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 62722.222222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62722.222222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.857872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34860110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            543177                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.178178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.857872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35428110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35428110                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 121632888000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
