-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Mar 20 11:35:37 2024
-- Host        : yudi running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_0_stub.vhdl
-- Design      : u_ila_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    probe4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe8 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe9 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe10 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe11 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe13 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe14 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe15 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe16 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe17 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe18 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe19 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe20 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe21 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe22 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe23 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe24 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe25 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe26 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe27 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe28 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe29 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe30 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe31 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe32 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe33 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe34 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe35 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe36 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe37 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe38 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe39 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe40 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe41 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe42 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe43 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe44 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe45 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe46 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe47 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe48 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe49 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe50 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe51 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe52 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    probe53 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe54 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe55 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe56 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe57 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe58 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe59 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe60 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe61 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe62 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe63 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe64 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe65 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe66 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe67 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe68 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    probe69 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe70 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe71 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe72 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe73 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe74 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe75 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe76 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe77 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe78 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe79 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe80 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe81 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe83 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe84 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe85 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe86 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe87 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe88 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe89 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe90 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe91 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe92 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe93 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe94 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe95 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,probe0[11:0],probe1[10:0],probe2[4:0],probe3[2:0],probe4[14:0],probe5[14:0],probe6[14:0],probe7[3:0],probe8[14:0],probe9[14:0],probe10[14:0],probe11[14:0],probe12[14:0],probe13[14:0],probe14[14:0],probe15[14:0],probe16[14:0],probe17[14:0],probe18[14:0],probe19[14:0],probe20[14:0],probe21[14:0],probe22[14:0],probe23[14:0],probe24[14:0],probe25[14:0],probe26[14:0],probe27[14:0],probe28[14:0],probe29[14:0],probe30[14:0],probe31[14:0],probe32[14:0],probe33[14:0],probe34[14:0],probe35[14:0],probe36[14:0],probe37[14:0],probe38[14:0],probe39[14:0],probe40[14:0],probe41[14:0],probe42[14:0],probe43[14:0],probe44[14:0],probe45[14:0],probe46[14:0],probe47[14:0],probe48[14:0],probe49[14:0],probe50[14:0],probe51[14:0],probe52[14:0],probe53[16:0],probe54[16:0],probe55[16:0],probe56[16:0],probe57[16:0],probe58[16:0],probe59[16:0],probe60[16:0],probe61[16:0],probe62[16:0],probe63[16:0],probe64[16:0],probe65[16:0],probe66[16:0],probe67[16:0],probe68[16:0],probe69[0:0],probe70[0:0],probe71[0:0],probe72[0:0],probe73[0:0],probe74[0:0],probe75[0:0],probe76[0:0],probe77[0:0],probe78[0:0],probe79[0:0],probe80[0:0],probe81[0:0],probe82[0:0],probe83[0:0],probe84[0:0],probe85[0:0],probe86[0:0],probe87[0:0],probe88[0:0],probe89[0:0],probe90[0:0],probe91[0:0],probe92[0:0],probe93[0:0],probe94[0:0],probe95[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "ila,Vivado 2018.3";
begin
end;
