// Seed: 2662611504
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    output tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    input wire id_12,
    input uwire id_13
    , id_24,
    input tri0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    output uwire id_17,
    output tri0 id_18,
    output uwire id_19,
    input tri id_20,
    output tri0 id_21,
    output wand id_22
);
  wire id_25 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  wand  id_2,
    output uwire id_3,
    output wand  id_4
);
  always_latch @(posedge 1'b0) if (1'b0) #1;
  wire id_6;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_25 = 0;
endmodule
