// Seed: 2215281981
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch @(posedge id_2 or posedge id_3 << 1) id_1 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5, id_6;
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
