

================================================================
== Vitis HLS Report for 'divide_Pipeline_CLEAR_UPPER'
================================================================
* Date:           Thu Dec 19 08:56:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.671 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.153 us|  0.153 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CLEAR_UPPER  |       16|       16|         1|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln204_fu_133_p2     |         +|   0|  0|  14|           6|           2|
    |icmp_ln206_1_fu_127_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln206_fu_106_p2    |      icmp|   0|  0|  10|           6|           6|
    |or_ln204_fu_112_p2      |        or|   0|  0|   5|           5|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  39|          23|          15|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_x  |   9|          2|    6|         12|
    |x_7_fu_38           |   9|          2|    6|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   13|         26|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |x_7_fu_38    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  divide_Pipeline_CLEAR_UPPER|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  divide_Pipeline_CLEAR_UPPER|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_CLEAR_UPPER|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  divide_Pipeline_CLEAR_UPPER|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  divide_Pipeline_CLEAR_UPPER|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  divide_Pipeline_CLEAR_UPPER|  return value|
|zext_ln110  |   in|    6|     ap_none|                   zext_ln110|        scalar|
|n           |   in|    6|     ap_none|                            n|        scalar|
|r_address0  |  out|    5|   ap_memory|                            r|         array|
|r_ce0       |  out|    1|   ap_memory|                            r|         array|
|r_we0       |  out|    1|   ap_memory|                            r|         array|
|r_d0        |  out|   64|   ap_memory|                            r|         array|
|r_address1  |  out|    5|   ap_memory|                            r|         array|
|r_ce1       |  out|    1|   ap_memory|                            r|         array|
|r_we1       |  out|    1|   ap_memory|                            r|         array|
|r_d1        |  out|   64|   ap_memory|                            r|         array|
+------------+-----+-----+------------+-----------------------------+--------------+

