Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:56:22 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_117_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.959ns (28.947%)  route 2.354ns (71.053%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 5.706 - 4.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.170ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19801, routed)       1.216     2.167    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X137Y441       FDCE                                         r  Delay1No6_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y441       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.245 r  Delay1No6_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.501     2.746    Delay1No6_instance/Q[6]
    SLICE_X142Y451       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.845 r  Delay1No6_instance/geqOp_carry_i_13/O
                         net (fo=1, routed)           0.025     2.870    Sum1_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X142Y451       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.033 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.059    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X142Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.074 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.100    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X142Y453       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.152 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.432     3.584    Delay1No6_instance/CO[0]
    SLICE_X146Y456       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     3.635 f  Delay1No6_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.158     3.793    Delay1No6_instance/Sum1_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X145Y455       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.916 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.052     3.968    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X145Y455       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.093 r  Delay1No6_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.547     4.640    Delay1No7_instance/Y_reg[23]_0
    SLICE_X141Y449       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     4.692 r  Delay1No7_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.422     5.114    Delay1No7_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X145Y450       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.264 r  Delay1No7_instance/shiftedFracY_d1[10]_i_2/O
                         net (fo=2, routed)           0.093     5.357    Delay1No7_instance/level4__0[6]
    SLICE_X145Y450       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     5.408 r  Delay1No7_instance/shiftedFracY_d1[26]_i_1/O
                         net (fo=1, routed)           0.072     5.480    Sum1_0_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X145Y450       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19801, routed)       1.046     5.706    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X145Y450       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.359     6.064    
                         clock uncertainty           -0.035     6.029    
    SLICE_X145Y450       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.054    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.054    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  0.574    




