
# Generated by QuartusProjectGenerator
set_global_assignment -name DEVICE EP2S180F1020C3
set_global_assignment -name FAMILY "Stratix II"
set_global_assignment -name FMAX_REQUIREMENT "100 MHz"
set_global_assignment -name LAST_QUARTUS_VERSION 8.0
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.0
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name TOP_LEVEL_ENTITY stratix_test_array_sram
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/decoder.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/decompressor.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/highest_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/ic.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/ifetch.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/input_socket_3.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/opcodes_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/output_socket_1_1.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/gcu_ic/output_socket_3_1.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/platform/rom_array_comp.vhd"
set_global_assignment -name VHDL_FILE "proge-out-sram/platform/stratix_test_array_sram.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/platform/stratix_test_array_sram_params_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/globals_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/imem_mau_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/lsu_sram.vhd"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/rf_1wr_1rd_always_1_guarded_1.vhd"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/rtimer.vhd"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/stratix_led_io.vhd"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/toplevel.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/toplevel_params_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-sram/vhdl/util_pkg.vhdl"
set_global_assignment -name VHDL_FILE "program_imem_pkg.vhdl"
set_location_assignment PIN_A4 -to STRATIXII_LED[3]
set_location_assignment PIN_A5 -to STRATIXII_LED[4]
set_location_assignment PIN_A6 -to STRATIXII_LED[7]
set_location_assignment PIN_AB17 -to STRATIXII_SRAM_DQ[21]
set_location_assignment PIN_AB18 -to STRATIXII_SRAM_DQ[1]
set_location_assignment PIN_AB19 -to STRATIXII_SRAM_DQ[2]
set_location_assignment PIN_AB20 -to STRATIXII_SRAM_DQ[6]
set_location_assignment PIN_AB21 -to STRATIXII_SRAM_DQ[10]
set_location_assignment PIN_AC11 -to STRATIXII_SRAM_DQ[30]
set_location_assignment PIN_AC13 -to STRATIXII_SRAM_DQ[28]
set_location_assignment PIN_AC17 -to STRATIXII_SRAM_DQ[17]
set_location_assignment PIN_AC18 -to STRATIXII_SRAM_DQ[20]
set_location_assignment PIN_AC19 -to STRATIXII_SRAM_DQ[22]
set_location_assignment PIN_AC20 -to STRATIXII_SRAM_DQ[3]
set_location_assignment PIN_AC21 -to STRATIXII_SRAM_DQ[8]
set_location_assignment PIN_AD10 -to STRATIXII_SRAM_DQ[29]
set_location_assignment PIN_AD18 -to STRATIXII_SRAM_DQ[0]
set_location_assignment PIN_AD19 -to STRATIXII_SRAM_DQ[19]
set_location_assignment PIN_AD20 -to STRATIXII_SRAM_DQ[4]
set_location_assignment PIN_AD21 -to STRATIXII_SRAM_DQ[9]
set_location_assignment PIN_AD22 -to STRATIXII_SRAM_DQ[14]
set_location_assignment PIN_AD8 -to STRATIXII_SRAM_ADDR[0]
set_location_assignment PIN_AE11 -to STRATIXII_SRAM_DQ[31]
set_location_assignment PIN_AE19 -to STRATIXII_SRAM_DQ[18]
set_location_assignment PIN_AE20 -to STRATIXII_SRAM_DQ[5]
set_location_assignment PIN_AE21 -to STRATIXII_SRAM_DQ[11]
set_location_assignment PIN_AE22 -to STRATIXII_SRAM_DQ[16]
set_location_assignment PIN_AF20 -to STRATIXII_SRAM_DQ[7]
set_location_assignment PIN_AF21 -to STRATIXII_SRAM_DQ[13]
set_location_assignment PIN_AF22 -to STRATIXII_SRAM_DQ[15]
set_location_assignment PIN_AG11 -to STRATIXII_SRAM_BE_N0
set_location_assignment PIN_AG14 -to STRATIXII_SRAM_OE_N
set_location_assignment PIN_AG20 -to STRATIXII_SRAM_DQ[12]
set_location_assignment PIN_AH14 -to STRATIXII_SRAM_WE_N
set_location_assignment PIN_AH22 -to STRATIXII_SRAM_ADDR[14]
set_location_assignment PIN_AH25 -to STRATIXII_SRAM_ADDR[18]
set_location_assignment PIN_AH28 -to STRATIXII_SRAM_ADDR[8]
set_location_assignment PIN_AJ20 -to STRATIXII_SRAM_ADDR[10]
set_location_assignment PIN_AJ22 -to STRATIXII_SRAM_ADDR[13]
set_location_assignment PIN_AJ25 -to STRATIXII_SRAM_ADDR[17]
set_location_assignment PIN_AJ27 -to STRATIXII_SRAM_ADDR[3]
set_location_assignment PIN_AJ28 -to STRATIXII_SRAM_ADDR[7]
set_location_assignment PIN_AK10 -to STRATIXII_SRAM_BE_N1
set_location_assignment PIN_AK11 -to STRATIXII_SRAM_BE_N2
set_location_assignment PIN_AK20 -to STRATIXII_SRAM_ADDR[9]
set_location_assignment PIN_AK27 -to STRATIXII_SRAM_ADDR[4]
set_location_assignment PIN_AK28 -to STRATIXII_SRAM_DQ[26]
set_location_assignment PIN_AK29 -to STRATIXII_SRAM_DQ[27]
set_location_assignment PIN_AL11 -to STRATIXII_SRAM_BE_N3
set_location_assignment PIN_AL12 -to STRATIXII_SRAM_CS_N
set_location_assignment PIN_AL21 -to STRATIXII_SRAM_ADDR[11]
set_location_assignment PIN_AL22 -to STRATIXII_SRAM_ADDR[12]
set_location_assignment PIN_AL23 -to STRATIXII_SRAM_ADDR[15]
set_location_assignment PIN_AL24 -to STRATIXII_SRAM_ADDR[16]
set_location_assignment PIN_AL25 -to STRATIXII_SRAM_ADDR[19]
set_location_assignment PIN_AL26 -to STRATIXII_SRAM_DQ[23]
set_location_assignment PIN_AL27 -to STRATIXII_SRAM_DQ[24]
set_location_assignment PIN_AL28 -to STRATIXII_SRAM_DQ[25]
set_location_assignment PIN_AL29 -to STRATIXII_SRAM_ADDR[5]
set_location_assignment PIN_AM17 -to clk
set_location_assignment PIN_AM27 -to STRATIXII_SRAM_ADDR[1]
set_location_assignment PIN_AM28 -to STRATIXII_SRAM_ADDR[2]
set_location_assignment PIN_AM29 -to STRATIXII_SRAM_ADDR[6]
set_location_assignment PIN_B4 -to STRATIXII_LED[0]
set_location_assignment PIN_C6 -to STRATIXII_LED[6]
set_location_assignment PIN_D5 -to STRATIXII_LED[1]
set_location_assignment PIN_D6 -to STRATIXII_LED[5]
set_location_assignment PIN_E5 -to STRATIXII_LED[2]
set_location_assignment PIN_J13 -to rstx
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.globals.all;
use work.util.all;
use work.imem_mau.all;
use work.stratix_test_array_sram_params.all;

entity stratix_test_array_sram is

  generic (
    sram_dataw : integer := 32;
    sram_addrw : integer := 20);

  port (
    clk : in std_logic;
    rstx : in std_logic;
    STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
    STRATIXII_SRAM_ADDR : out std_logic_vector(sram_addrw-1 downto 0);
    STRATIXII_SRAM_BE_N0 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_BE_N1 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_BE_N2 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_BE_N3 : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_CS_N : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_DQ : inout std_logic_vector(sram_dataw-1 downto 0);
    STRATIXII_SRAM_OE_N : out std_logic_vector(0 downto 0);
    STRATIXII_SRAM_WE_N : out std_logic_vector(0 downto 0));

end stratix_test_array_sram;

architecture structural of stratix_test_array_sram is


  component toplevel
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      pc_init : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_LSU_STRATIXII_SRAM_DQ : inout std_logic_vector(fu_LSU_sram_dataw-1 downto 0);
      fu_LSU_STRATIXII_SRAM_ADDR : out std_logic_vector(fu_LSU_sram_addrw-1 downto 0);
      fu_LSU_STRATIXII_SRAM_WE_N : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_OE_N : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_CS_N : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N0 : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N1 : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N2 : out std_logic_vector(1-1 downto 0);
      fu_LSU_STRATIXII_SRAM_BE_N3 : out std_logic_vector(1-1 downto 0));
  end component;

  component rom_array_comp
    generic (
      addrw : integer;
      instrw : integer);
    port (
      clock : in std_logic;
      addr : in std_logic_vector(addrw-1 downto 0);
      dataout : out std_logic_vector(instrw-1 downto 0));
  end component;


begin

  core_busy_wire <= '0';
  imem_array_instance_addr_wire <= core_imem_addr_wire;
  core_imem_data_wire <= imem_array_instance_dataout_wire;
  core_pc_init_wire <= (others => '0');
  ground_signal <= (others => '0');

  core : toplevel
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      pc_init => core_pc_init_wire,
      fu_leds_STRATIXII_LED => STRATIXII_LED,
      fu_LSU_STRATIXII_SRAM_DQ => STRATIXII_SRAM_DQ,
      fu_LSU_STRATIXII_SRAM_ADDR => STRATIXII_SRAM_ADDR,
      fu_LSU_STRATIXII_SRAM_WE_N => STRATIXII_SRAM_WE_N,
      fu_LSU_STRATIXII_SRAM_OE_N => STRATIXII_SRAM_OE_N,
      fu_LSU_STRATIXII_SRAM_CS_N => STRATIXII_SRAM_CS_N,
      fu_LSU_STRATIXII_SRAM_BE_N0 => STRATIXII_SRAM_BE_N0,
      fu_LSU_STRATIXII_SRAM_BE_N1 => STRATIXII_SRAM_BE_N1,
      fu_LSU_STRATIXII_SRAM_BE_N2 => STRATIXII_SRAM_BE_N2,
      fu_LSU_STRATIXII_SRAM_BE_N3 => STRATIXII_SRAM_BE_N3);

  imem_array_instance : rom_array_comp
    generic map (
      addrw => IMEMADDRWIDTH,
      instrw => IMEMMAUWIDTH*IMEMWIDTHINMAUS)
    port map (
      clock => clk,
      addr => imem_array_instance_addr_wire,
      dataout => imem_array_instance_dataout_wire);

end structural;
  signal core_busy_wire : std_logic;
  signal core_imem_addr_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal core_imem_data_wire : std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
  signal core_imem_en_x_wire : std_logic;
  signal core_pc_init_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal ground_signal : std_logic_vector(0 downto 0);
  signal imem_array_instance_addr_wire : std_logic_vector(20 downto 0);
  signal imem_array_instance_dataout_wire : std_logic_vector(78 downto 0);
