/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [4:0] celloutsig_1_1z;
  wire [46:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~celloutsig_1_8z;
  assign celloutsig_0_7z = ~in_data[82];
  assign celloutsig_0_14z = ~celloutsig_0_4z[0];
  assign celloutsig_0_27z = ~celloutsig_0_17z[4];
  assign celloutsig_0_22z = celloutsig_0_4z[2:0] == celloutsig_0_0z;
  assign celloutsig_0_49z = { celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_26z } >= { celloutsig_0_41z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_0_5z = in_data[22:20] >= { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[94:92], celloutsig_0_3z, celloutsig_0_6z } >= { celloutsig_0_2z[0], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_2z[2:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z } >= { in_data[34:33], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_10z[6:1], celloutsig_0_6z, celloutsig_0_3z } >= { celloutsig_0_2z[7:1], celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_4z[2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z } >= { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_26z = in_data[49:40] >= { celloutsig_0_18z[9:6], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(in_data[5]);
  assign celloutsig_1_4z = celloutsig_1_2z[16] & ~(celloutsig_1_1z[3]);
  assign celloutsig_1_7z = in_data[179] & ~(in_data[117]);
  assign celloutsig_1_8z = celloutsig_1_1z[1] & ~(in_data[128]);
  assign celloutsig_1_18z = celloutsig_1_9z & ~(celloutsig_1_9z);
  assign celloutsig_0_9z = celloutsig_0_7z & ~(celloutsig_0_6z);
  assign celloutsig_0_12z = celloutsig_0_7z & ~(celloutsig_0_5z);
  assign celloutsig_0_13z = celloutsig_0_11z & ~(in_data[70]);
  assign celloutsig_0_1z = in_data[87] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_2z = { in_data[187:142], celloutsig_1_0z } * { in_data[174:136], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_2z[44:23] * { in_data[154:134], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_4z, celloutsig_0_8z } * { celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_30z = in_data[11:8] * celloutsig_0_10z[6:3];
  assign celloutsig_0_50z = & celloutsig_0_29z[5:3];
  assign celloutsig_0_6z = in_data[65] & celloutsig_0_4z[1];
  assign celloutsig_0_32z = celloutsig_0_25z & celloutsig_0_19z;
  assign celloutsig_0_41z = ^ { in_data[18:0], celloutsig_0_30z };
  assign celloutsig_1_0z = ^ in_data[158:151];
  assign celloutsig_0_23z = ^ { in_data[8:6], celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z } >> { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_0z[1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_11z } >> { celloutsig_0_2z[6:4], celloutsig_0_17z };
  assign celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_12z } >> { celloutsig_0_2z[7:4], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_29z = { celloutsig_0_21z[9:7], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_27z } >> celloutsig_0_16z;
  assign celloutsig_0_10z = { celloutsig_0_2z[5:0], celloutsig_0_7z } >>> { in_data[61:56], celloutsig_0_9z };
  assign celloutsig_0_18z = in_data[52:41] >>> { celloutsig_0_10z[0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[9:0] >>> in_data[20:11];
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_4z) | celloutsig_1_3z[17]);
  assign celloutsig_0_25z = ~((celloutsig_0_20z[3] & celloutsig_0_23z) | celloutsig_0_5z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[93:91];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_1z = { in_data[145:143], celloutsig_1_0z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
