.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_SAR_Seq_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* CapSense_IDAC1_cy_psoc4_idac */
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* PWM_Motor_L_cy_m0s8_tcpwm_1 */
.set PWM_Motor_L_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_Motor_L_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_Motor_L_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_Motor_L_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_Motor_L_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_Motor_L_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_Motor_L_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_Motor_L_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_Motor_R_cy_m0s8_tcpwm_1 */
.set PWM_Motor_R_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_Motor_R_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_Motor_R_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_Motor_R_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_Motor_R_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_Motor_R_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_Motor_R_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_Motor_R_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* QuadDec_L_cy_m0s8_tcpwm_1 */
.set QuadDec_L_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set QuadDec_L_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set QuadDec_L_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set QuadDec_L_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set QuadDec_L_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set QuadDec_L_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set QuadDec_L_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set QuadDec_L_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set QuadDec_L_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set QuadDec_L_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set QuadDec_L_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* QuadDec_R_cy_m0s8_tcpwm_1 */
.set QuadDec_R_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set QuadDec_R_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set QuadDec_R_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set QuadDec_R_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set QuadDec_R_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set QuadDec_R_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set QuadDec_R_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set QuadDec_R_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set QuadDec_R_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set QuadDec_R_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set QuadDec_R_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* ADC_SAR_Seq_cy_psoc4_sar */
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET

/* Status_Reg_LineSensor */
.set Status_Reg_LineSensor_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_LineSensor_sts_sts_reg__0__POS, 0
.set Status_Reg_LineSensor_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Status_Reg_LineSensor_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set Status_Reg_LineSensor_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_LineSensor_sts_sts_reg__1__POS, 1
.set Status_Reg_LineSensor_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_LineSensor_sts_sts_reg__2__POS, 2
.set Status_Reg_LineSensor_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_LineSensor_sts_sts_reg__3__POS, 3
.set Status_Reg_LineSensor_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_LineSensor_sts_sts_reg__4__POS, 4
.set Status_Reg_LineSensor_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_LineSensor_sts_sts_reg__5__POS, 5
.set Status_Reg_LineSensor_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_LineSensor_sts_sts_reg__6__POS, 6
.set Status_Reg_LineSensor_sts_sts_reg__7__MASK, 0x80
.set Status_Reg_LineSensor_sts_sts_reg__7__POS, 7
.set Status_Reg_LineSensor_sts_sts_reg__MASK, 0xFF
.set Status_Reg_LineSensor_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_02
.set Status_Reg_LineSensor_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Status_Reg_LineSensor_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_02

/* ADC_SAR_Seq_intClock */
.set ADC_SAR_Seq_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_intClock__ENABLE, CYREG_CLK_DIVIDER_A01
.set ADC_SAR_Seq_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_intClock__REGISTER, CYREG_CLK_DIVIDER_A01

/* CapSense_CSD_Clk1 */
.set CapSense_CSD_Clk1__DIVIDER_MASK, 0x0000FFFF
.set CapSense_CSD_Clk1__ENABLE, CYREG_CLK_DIVIDER_B00
.set CapSense_CSD_Clk1__ENABLE_MASK, 0x80000000
.set CapSense_CSD_Clk1__MASK, 0x80000000
.set CapSense_CSD_Clk1__REGISTER, CYREG_CLK_DIVIDER_B00

/* CapSense_CSD_Clk2 */
.set CapSense_CSD_Clk2__DIVIDER_MASK, 0x0000FFFF
.set CapSense_CSD_Clk2__ENABLE, CYREG_CLK_DIVIDER_A00
.set CapSense_CSD_Clk2__ENABLE_MASK, 0x80000000
.set CapSense_CSD_Clk2__MASK, 0x80000000
.set CapSense_CSD_Clk2__REGISTER, CYREG_CLK_DIVIDER_A00

/* CapSense_CSD_FFB */
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS

/* Port1_LineSensor */
.set Port1_LineSensor__0__DM__MASK, 0x07
.set Port1_LineSensor__0__DM__SHIFT, 0
.set Port1_LineSensor__0__DR, CYREG_PRT1_DR
.set Port1_LineSensor__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__0__HSIOM_MASK, 0x0000000F
.set Port1_LineSensor__0__HSIOM_SHIFT, 0
.set Port1_LineSensor__0__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__0__MASK, 0x01
.set Port1_LineSensor__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__0__PC, CYREG_PRT1_PC
.set Port1_LineSensor__0__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__0__PORT, 1
.set Port1_LineSensor__0__PS, CYREG_PRT1_PS
.set Port1_LineSensor__0__SHIFT, 0
.set Port1_LineSensor__1__DM__MASK, 0x38
.set Port1_LineSensor__1__DM__SHIFT, 3
.set Port1_LineSensor__1__DR, CYREG_PRT1_DR
.set Port1_LineSensor__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__1__HSIOM_MASK, 0x000000F0
.set Port1_LineSensor__1__HSIOM_SHIFT, 4
.set Port1_LineSensor__1__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__1__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__1__MASK, 0x02
.set Port1_LineSensor__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__1__PC, CYREG_PRT1_PC
.set Port1_LineSensor__1__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__1__PORT, 1
.set Port1_LineSensor__1__PS, CYREG_PRT1_PS
.set Port1_LineSensor__1__SHIFT, 1
.set Port1_LineSensor__2__DM__MASK, 0x1C0
.set Port1_LineSensor__2__DM__SHIFT, 6
.set Port1_LineSensor__2__DR, CYREG_PRT1_DR
.set Port1_LineSensor__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__2__HSIOM_MASK, 0x00000F00
.set Port1_LineSensor__2__HSIOM_SHIFT, 8
.set Port1_LineSensor__2__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__2__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__2__MASK, 0x04
.set Port1_LineSensor__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__2__PC, CYREG_PRT1_PC
.set Port1_LineSensor__2__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__2__PORT, 1
.set Port1_LineSensor__2__PS, CYREG_PRT1_PS
.set Port1_LineSensor__2__SHIFT, 2
.set Port1_LineSensor__3__DM__MASK, 0xE00
.set Port1_LineSensor__3__DM__SHIFT, 9
.set Port1_LineSensor__3__DR, CYREG_PRT1_DR
.set Port1_LineSensor__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__3__HSIOM_MASK, 0x0000F000
.set Port1_LineSensor__3__HSIOM_SHIFT, 12
.set Port1_LineSensor__3__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__3__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__3__MASK, 0x08
.set Port1_LineSensor__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__3__PC, CYREG_PRT1_PC
.set Port1_LineSensor__3__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__3__PORT, 1
.set Port1_LineSensor__3__PS, CYREG_PRT1_PS
.set Port1_LineSensor__3__SHIFT, 3
.set Port1_LineSensor__4__DM__MASK, 0x7000
.set Port1_LineSensor__4__DM__SHIFT, 12
.set Port1_LineSensor__4__DR, CYREG_PRT1_DR
.set Port1_LineSensor__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__4__HSIOM_MASK, 0x000F0000
.set Port1_LineSensor__4__HSIOM_SHIFT, 16
.set Port1_LineSensor__4__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__4__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__4__MASK, 0x10
.set Port1_LineSensor__4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__4__PC, CYREG_PRT1_PC
.set Port1_LineSensor__4__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__4__PORT, 1
.set Port1_LineSensor__4__PS, CYREG_PRT1_PS
.set Port1_LineSensor__4__SHIFT, 4
.set Port1_LineSensor__5__DM__MASK, 0x38000
.set Port1_LineSensor__5__DM__SHIFT, 15
.set Port1_LineSensor__5__DR, CYREG_PRT1_DR
.set Port1_LineSensor__5__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__5__HSIOM_MASK, 0x00F00000
.set Port1_LineSensor__5__HSIOM_SHIFT, 20
.set Port1_LineSensor__5__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__5__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__5__MASK, 0x20
.set Port1_LineSensor__5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__5__PC, CYREG_PRT1_PC
.set Port1_LineSensor__5__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__5__PORT, 1
.set Port1_LineSensor__5__PS, CYREG_PRT1_PS
.set Port1_LineSensor__5__SHIFT, 5
.set Port1_LineSensor__6__DM__MASK, 0x1C0000
.set Port1_LineSensor__6__DM__SHIFT, 18
.set Port1_LineSensor__6__DR, CYREG_PRT1_DR
.set Port1_LineSensor__6__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__6__HSIOM_MASK, 0x0F000000
.set Port1_LineSensor__6__HSIOM_SHIFT, 24
.set Port1_LineSensor__6__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__6__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__6__MASK, 0x40
.set Port1_LineSensor__6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__6__PC, CYREG_PRT1_PC
.set Port1_LineSensor__6__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__6__PORT, 1
.set Port1_LineSensor__6__PS, CYREG_PRT1_PS
.set Port1_LineSensor__6__SHIFT, 6
.set Port1_LineSensor__7__DM__MASK, 0xE00000
.set Port1_LineSensor__7__DM__SHIFT, 21
.set Port1_LineSensor__7__DR, CYREG_PRT1_DR
.set Port1_LineSensor__7__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Port1_LineSensor__7__HSIOM_MASK, 0xF0000000
.set Port1_LineSensor__7__HSIOM_SHIFT, 28
.set Port1_LineSensor__7__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__7__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__7__MASK, 0x80
.set Port1_LineSensor__7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__7__PC, CYREG_PRT1_PC
.set Port1_LineSensor__7__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__7__PORT, 1
.set Port1_LineSensor__7__PS, CYREG_PRT1_PS
.set Port1_LineSensor__7__SHIFT, 7
.set Port1_LineSensor__DR, CYREG_PRT1_DR
.set Port1_LineSensor__INTCFG, CYREG_PRT1_INTCFG
.set Port1_LineSensor__INTSTAT, CYREG_PRT1_INTSTAT
.set Port1_LineSensor__MASK, 0xFF
.set Port1_LineSensor__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Port1_LineSensor__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Port1_LineSensor__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Port1_LineSensor__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Port1_LineSensor__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Port1_LineSensor__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Port1_LineSensor__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Port1_LineSensor__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Port1_LineSensor__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Port1_LineSensor__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Port1_LineSensor__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Port1_LineSensor__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Port1_LineSensor__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Port1_LineSensor__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Port1_LineSensor__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Port1_LineSensor__PC, CYREG_PRT1_PC
.set Port1_LineSensor__PC2, CYREG_PRT1_PC2
.set Port1_LineSensor__PORT, 1
.set Port1_LineSensor__PS, CYREG_PRT1_PS
.set Port1_LineSensor__SHIFT, 0

/* ADC_SAR_Seq_IRQ */
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_Cmod */
.set CapSense_Cmod__0__DM__MASK, 0x1C0
.set CapSense_Cmod__0__DM__SHIFT, 6
.set CapSense_Cmod__0__DR, CYREG_PRT4_DR
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_Cmod__0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__Cmod__DM__MASK, 0x1C0
.set CapSense_Cmod__Cmod__DM__SHIFT, 6
.set CapSense_Cmod__Cmod__DR, CYREG_PRT4_DR
.set CapSense_Cmod__Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_Cmod__Cmod__MASK, 0x04
.set CapSense_Cmod__Cmod__PC, CYREG_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_PRT4_DR
.set CapSense_Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_PRT4_PS
.set CapSense_Cmod__SHIFT, 2

/* Clock_QuadDec */
.set Clock_QuadDec__DIVIDER_MASK, 0x0000FFFF
.set Clock_QuadDec__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_QuadDec__ENABLE_MASK, 0x80000000
.set Clock_QuadDec__MASK, 0x80000000
.set Clock_QuadDec__REGISTER, CYREG_CLK_DIVIDER_B01

/* P2_0_Distance */
.set P2_0_Distance__0__DM__MASK, 0x07
.set P2_0_Distance__0__DM__SHIFT, 0
.set P2_0_Distance__0__DR, CYREG_PRT2_DR
.set P2_0_Distance__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_0_Distance__0__HSIOM_MASK, 0x0000000F
.set P2_0_Distance__0__HSIOM_SHIFT, 0
.set P2_0_Distance__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_0_Distance__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_0_Distance__0__MASK, 0x01
.set P2_0_Distance__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_0_Distance__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_0_Distance__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_0_Distance__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_0_Distance__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_0_Distance__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_0_Distance__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_0_Distance__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_0_Distance__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_0_Distance__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_0_Distance__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_0_Distance__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_0_Distance__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_0_Distance__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_0_Distance__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_0_Distance__0__PC, CYREG_PRT2_PC
.set P2_0_Distance__0__PC2, CYREG_PRT2_PC2
.set P2_0_Distance__0__PORT, 2
.set P2_0_Distance__0__PS, CYREG_PRT2_PS
.set P2_0_Distance__0__SHIFT, 0
.set P2_0_Distance__DR, CYREG_PRT2_DR
.set P2_0_Distance__INTCFG, CYREG_PRT2_INTCFG
.set P2_0_Distance__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_0_Distance__MASK, 0x01
.set P2_0_Distance__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_0_Distance__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_0_Distance__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_0_Distance__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_0_Distance__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_0_Distance__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_0_Distance__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_0_Distance__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_0_Distance__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_0_Distance__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_0_Distance__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_0_Distance__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_0_Distance__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_0_Distance__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_0_Distance__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_0_Distance__PC, CYREG_PRT2_PC
.set P2_0_Distance__PC2, CYREG_PRT2_PC2
.set P2_0_Distance__PORT, 2
.set P2_0_Distance__PS, CYREG_PRT2_PS
.set P2_0_Distance__SHIFT, 0

/* P2_3_AnalogIn */
.set P2_3_AnalogIn__0__DM__MASK, 0xE00
.set P2_3_AnalogIn__0__DM__SHIFT, 9
.set P2_3_AnalogIn__0__DR, CYREG_PRT2_DR
.set P2_3_AnalogIn__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_3_AnalogIn__0__HSIOM_MASK, 0x0000F000
.set P2_3_AnalogIn__0__HSIOM_SHIFT, 12
.set P2_3_AnalogIn__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_3_AnalogIn__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_3_AnalogIn__0__MASK, 0x08
.set P2_3_AnalogIn__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_3_AnalogIn__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_3_AnalogIn__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_3_AnalogIn__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_3_AnalogIn__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_3_AnalogIn__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_3_AnalogIn__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_3_AnalogIn__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_3_AnalogIn__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_3_AnalogIn__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_3_AnalogIn__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_3_AnalogIn__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_3_AnalogIn__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_3_AnalogIn__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_3_AnalogIn__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_3_AnalogIn__0__PC, CYREG_PRT2_PC
.set P2_3_AnalogIn__0__PC2, CYREG_PRT2_PC2
.set P2_3_AnalogIn__0__PORT, 2
.set P2_3_AnalogIn__0__PS, CYREG_PRT2_PS
.set P2_3_AnalogIn__0__SHIFT, 3
.set P2_3_AnalogIn__DR, CYREG_PRT2_DR
.set P2_3_AnalogIn__INTCFG, CYREG_PRT2_INTCFG
.set P2_3_AnalogIn__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_3_AnalogIn__MASK, 0x08
.set P2_3_AnalogIn__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_3_AnalogIn__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_3_AnalogIn__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_3_AnalogIn__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_3_AnalogIn__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_3_AnalogIn__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_3_AnalogIn__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_3_AnalogIn__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_3_AnalogIn__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_3_AnalogIn__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_3_AnalogIn__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_3_AnalogIn__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_3_AnalogIn__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_3_AnalogIn__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_3_AnalogIn__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_3_AnalogIn__PC, CYREG_PRT2_PC
.set P2_3_AnalogIn__PC2, CYREG_PRT2_PC2
.set P2_3_AnalogIn__PORT, 2
.set P2_3_AnalogIn__PS, CYREG_PRT2_PS
.set P2_3_AnalogIn__SHIFT, 3

/* P2_4_PhaseA_R */
.set P2_4_PhaseA_R__0__DM__MASK, 0x7000
.set P2_4_PhaseA_R__0__DM__SHIFT, 12
.set P2_4_PhaseA_R__0__DR, CYREG_PRT2_DR
.set P2_4_PhaseA_R__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_4_PhaseA_R__0__HSIOM_MASK, 0x000F0000
.set P2_4_PhaseA_R__0__HSIOM_SHIFT, 16
.set P2_4_PhaseA_R__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_4_PhaseA_R__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_4_PhaseA_R__0__MASK, 0x10
.set P2_4_PhaseA_R__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_4_PhaseA_R__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_4_PhaseA_R__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_4_PhaseA_R__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_4_PhaseA_R__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_4_PhaseA_R__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_4_PhaseA_R__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_4_PhaseA_R__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_4_PhaseA_R__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_4_PhaseA_R__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_4_PhaseA_R__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_4_PhaseA_R__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_4_PhaseA_R__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_4_PhaseA_R__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_4_PhaseA_R__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_4_PhaseA_R__0__PC, CYREG_PRT2_PC
.set P2_4_PhaseA_R__0__PC2, CYREG_PRT2_PC2
.set P2_4_PhaseA_R__0__PORT, 2
.set P2_4_PhaseA_R__0__PS, CYREG_PRT2_PS
.set P2_4_PhaseA_R__0__SHIFT, 4
.set P2_4_PhaseA_R__DR, CYREG_PRT2_DR
.set P2_4_PhaseA_R__INTCFG, CYREG_PRT2_INTCFG
.set P2_4_PhaseA_R__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_4_PhaseA_R__MASK, 0x10
.set P2_4_PhaseA_R__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_4_PhaseA_R__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_4_PhaseA_R__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_4_PhaseA_R__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_4_PhaseA_R__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_4_PhaseA_R__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_4_PhaseA_R__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_4_PhaseA_R__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_4_PhaseA_R__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_4_PhaseA_R__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_4_PhaseA_R__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_4_PhaseA_R__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_4_PhaseA_R__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_4_PhaseA_R__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_4_PhaseA_R__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_4_PhaseA_R__PC, CYREG_PRT2_PC
.set P2_4_PhaseA_R__PC2, CYREG_PRT2_PC2
.set P2_4_PhaseA_R__PORT, 2
.set P2_4_PhaseA_R__PS, CYREG_PRT2_PS
.set P2_4_PhaseA_R__SHIFT, 4

/* P2_5_PhaseB_R */
.set P2_5_PhaseB_R__0__DM__MASK, 0x38000
.set P2_5_PhaseB_R__0__DM__SHIFT, 15
.set P2_5_PhaseB_R__0__DR, CYREG_PRT2_DR
.set P2_5_PhaseB_R__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_5_PhaseB_R__0__HSIOM_MASK, 0x00F00000
.set P2_5_PhaseB_R__0__HSIOM_SHIFT, 20
.set P2_5_PhaseB_R__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_5_PhaseB_R__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_5_PhaseB_R__0__MASK, 0x20
.set P2_5_PhaseB_R__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_5_PhaseB_R__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_5_PhaseB_R__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_5_PhaseB_R__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_5_PhaseB_R__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_5_PhaseB_R__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_5_PhaseB_R__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_5_PhaseB_R__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_5_PhaseB_R__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_5_PhaseB_R__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_5_PhaseB_R__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_5_PhaseB_R__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_5_PhaseB_R__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_5_PhaseB_R__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_5_PhaseB_R__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_5_PhaseB_R__0__PC, CYREG_PRT2_PC
.set P2_5_PhaseB_R__0__PC2, CYREG_PRT2_PC2
.set P2_5_PhaseB_R__0__PORT, 2
.set P2_5_PhaseB_R__0__PS, CYREG_PRT2_PS
.set P2_5_PhaseB_R__0__SHIFT, 5
.set P2_5_PhaseB_R__DR, CYREG_PRT2_DR
.set P2_5_PhaseB_R__INTCFG, CYREG_PRT2_INTCFG
.set P2_5_PhaseB_R__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_5_PhaseB_R__MASK, 0x20
.set P2_5_PhaseB_R__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_5_PhaseB_R__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_5_PhaseB_R__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_5_PhaseB_R__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_5_PhaseB_R__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_5_PhaseB_R__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_5_PhaseB_R__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_5_PhaseB_R__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_5_PhaseB_R__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_5_PhaseB_R__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_5_PhaseB_R__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_5_PhaseB_R__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_5_PhaseB_R__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_5_PhaseB_R__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_5_PhaseB_R__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_5_PhaseB_R__PC, CYREG_PRT2_PC
.set P2_5_PhaseB_R__PC2, CYREG_PRT2_PC2
.set P2_5_PhaseB_R__PORT, 2
.set P2_5_PhaseB_R__PS, CYREG_PRT2_PS
.set P2_5_PhaseB_R__SHIFT, 5

/* P2_6_PhaseA_L */
.set P2_6_PhaseA_L__0__DM__MASK, 0x1C0000
.set P2_6_PhaseA_L__0__DM__SHIFT, 18
.set P2_6_PhaseA_L__0__DR, CYREG_PRT2_DR
.set P2_6_PhaseA_L__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_6_PhaseA_L__0__HSIOM_MASK, 0x0F000000
.set P2_6_PhaseA_L__0__HSIOM_SHIFT, 24
.set P2_6_PhaseA_L__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_6_PhaseA_L__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_6_PhaseA_L__0__MASK, 0x40
.set P2_6_PhaseA_L__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_6_PhaseA_L__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_6_PhaseA_L__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_6_PhaseA_L__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_6_PhaseA_L__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_6_PhaseA_L__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_6_PhaseA_L__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_6_PhaseA_L__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_6_PhaseA_L__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_6_PhaseA_L__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_6_PhaseA_L__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_6_PhaseA_L__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_6_PhaseA_L__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_6_PhaseA_L__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_6_PhaseA_L__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_6_PhaseA_L__0__PC, CYREG_PRT2_PC
.set P2_6_PhaseA_L__0__PC2, CYREG_PRT2_PC2
.set P2_6_PhaseA_L__0__PORT, 2
.set P2_6_PhaseA_L__0__PS, CYREG_PRT2_PS
.set P2_6_PhaseA_L__0__SHIFT, 6
.set P2_6_PhaseA_L__DR, CYREG_PRT2_DR
.set P2_6_PhaseA_L__INTCFG, CYREG_PRT2_INTCFG
.set P2_6_PhaseA_L__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_6_PhaseA_L__MASK, 0x40
.set P2_6_PhaseA_L__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_6_PhaseA_L__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_6_PhaseA_L__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_6_PhaseA_L__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_6_PhaseA_L__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_6_PhaseA_L__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_6_PhaseA_L__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_6_PhaseA_L__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_6_PhaseA_L__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_6_PhaseA_L__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_6_PhaseA_L__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_6_PhaseA_L__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_6_PhaseA_L__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_6_PhaseA_L__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_6_PhaseA_L__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_6_PhaseA_L__PC, CYREG_PRT2_PC
.set P2_6_PhaseA_L__PC2, CYREG_PRT2_PC2
.set P2_6_PhaseA_L__PORT, 2
.set P2_6_PhaseA_L__PS, CYREG_PRT2_PS
.set P2_6_PhaseA_L__SHIFT, 6

/* P2_7_PhaseB_L */
.set P2_7_PhaseB_L__0__DM__MASK, 0xE00000
.set P2_7_PhaseB_L__0__DM__SHIFT, 21
.set P2_7_PhaseB_L__0__DR, CYREG_PRT2_DR
.set P2_7_PhaseB_L__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_7_PhaseB_L__0__HSIOM_MASK, 0xF0000000
.set P2_7_PhaseB_L__0__HSIOM_SHIFT, 28
.set P2_7_PhaseB_L__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_7_PhaseB_L__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_7_PhaseB_L__0__MASK, 0x80
.set P2_7_PhaseB_L__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_7_PhaseB_L__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_7_PhaseB_L__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_7_PhaseB_L__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_7_PhaseB_L__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_7_PhaseB_L__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_7_PhaseB_L__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_7_PhaseB_L__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_7_PhaseB_L__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_7_PhaseB_L__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_7_PhaseB_L__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_7_PhaseB_L__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_7_PhaseB_L__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_7_PhaseB_L__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_7_PhaseB_L__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_7_PhaseB_L__0__PC, CYREG_PRT2_PC
.set P2_7_PhaseB_L__0__PC2, CYREG_PRT2_PC2
.set P2_7_PhaseB_L__0__PORT, 2
.set P2_7_PhaseB_L__0__PS, CYREG_PRT2_PS
.set P2_7_PhaseB_L__0__SHIFT, 7
.set P2_7_PhaseB_L__DR, CYREG_PRT2_DR
.set P2_7_PhaseB_L__INTCFG, CYREG_PRT2_INTCFG
.set P2_7_PhaseB_L__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_7_PhaseB_L__MASK, 0x80
.set P2_7_PhaseB_L__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_7_PhaseB_L__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_7_PhaseB_L__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_7_PhaseB_L__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_7_PhaseB_L__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_7_PhaseB_L__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_7_PhaseB_L__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_7_PhaseB_L__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_7_PhaseB_L__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_7_PhaseB_L__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_7_PhaseB_L__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_7_PhaseB_L__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_7_PhaseB_L__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_7_PhaseB_L__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_7_PhaseB_L__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_7_PhaseB_L__PC, CYREG_PRT2_PC
.set P2_7_PhaseB_L__PC2, CYREG_PRT2_PC2
.set P2_7_PhaseB_L__PORT, 2
.set P2_7_PhaseB_L__PS, CYREG_PRT2_PS
.set P2_7_PhaseB_L__SHIFT, 7

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x8000
.set CapSense_ISR__INTC_NUMBER, 15
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0000000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_Sns */
.set CapSense_Sns__0__DM__MASK, 0x07
.set CapSense_Sns__0__DM__SHIFT, 0
.set CapSense_Sns__0__DR, CYREG_PRT3_DR
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__0__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__0__HSIOM_SHIFT, 0
.set CapSense_Sns__0__INTCFG, CYREG_PRT3_INTCFG
.set CapSense_Sns__0__INTSTAT, CYREG_PRT3_INTSTAT
.set CapSense_Sns__0__MASK, 0x01
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__0__PC, CYREG_PRT3_PC
.set CapSense_Sns__0__PC2, CYREG_PRT3_PC2
.set CapSense_Sns__0__PORT, 3
.set CapSense_Sns__0__PS, CYREG_PRT3_PS
.set CapSense_Sns__0__SHIFT, 0
.set CapSense_Sns__DR, CYREG_PRT3_DR
.set CapSense_Sns__INTCFG, CYREG_PRT3_INTCFG
.set CapSense_Sns__INTSTAT, CYREG_PRT3_INTSTAT
.set CapSense_Sns__MASK, 0x01
.set CapSense_Sns__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__PC, CYREG_PRT3_PC
.set CapSense_Sns__PC2, CYREG_PRT3_PC2
.set CapSense_Sns__PORT, 3
.set CapSense_Sns__PS, CYREG_PRT3_PS
.set CapSense_Sns__ProximitySensor_0__PROX__DM__MASK, 0x07
.set CapSense_Sns__ProximitySensor_0__PROX__DM__SHIFT, 0
.set CapSense_Sns__ProximitySensor_0__PROX__DR, CYREG_PRT3_DR
.set CapSense_Sns__ProximitySensor_0__PROX__INTCFG, CYREG_PRT3_INTCFG
.set CapSense_Sns__ProximitySensor_0__PROX__INTSTAT, CYREG_PRT3_INTSTAT
.set CapSense_Sns__ProximitySensor_0__PROX__MASK, 0x01
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__ProximitySensor_0__PROX__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__ProximitySensor_0__PROX__PC, CYREG_PRT3_PC
.set CapSense_Sns__ProximitySensor_0__PROX__PC2, CYREG_PRT3_PC2
.set CapSense_Sns__ProximitySensor_0__PROX__PORT, 3
.set CapSense_Sns__ProximitySensor_0__PROX__PS, CYREG_PRT3_PS
.set CapSense_Sns__ProximitySensor_0__PROX__SHIFT, 0
.set CapSense_Sns__SHIFT, 0

/* P2_2_VBatDiv */
.set P2_2_VBatDiv__0__DM__MASK, 0x1C0
.set P2_2_VBatDiv__0__DM__SHIFT, 6
.set P2_2_VBatDiv__0__DR, CYREG_PRT2_DR
.set P2_2_VBatDiv__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_2_VBatDiv__0__HSIOM_MASK, 0x00000F00
.set P2_2_VBatDiv__0__HSIOM_SHIFT, 8
.set P2_2_VBatDiv__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_2_VBatDiv__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_2_VBatDiv__0__MASK, 0x04
.set P2_2_VBatDiv__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_2_VBatDiv__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_2_VBatDiv__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_2_VBatDiv__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_2_VBatDiv__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_2_VBatDiv__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_2_VBatDiv__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_2_VBatDiv__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_2_VBatDiv__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_2_VBatDiv__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_2_VBatDiv__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_2_VBatDiv__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_2_VBatDiv__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_2_VBatDiv__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_2_VBatDiv__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_2_VBatDiv__0__PC, CYREG_PRT2_PC
.set P2_2_VBatDiv__0__PC2, CYREG_PRT2_PC2
.set P2_2_VBatDiv__0__PORT, 2
.set P2_2_VBatDiv__0__PS, CYREG_PRT2_PS
.set P2_2_VBatDiv__0__SHIFT, 2
.set P2_2_VBatDiv__DR, CYREG_PRT2_DR
.set P2_2_VBatDiv__INTCFG, CYREG_PRT2_INTCFG
.set P2_2_VBatDiv__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_2_VBatDiv__MASK, 0x04
.set P2_2_VBatDiv__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_2_VBatDiv__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_2_VBatDiv__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_2_VBatDiv__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_2_VBatDiv__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_2_VBatDiv__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_2_VBatDiv__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_2_VBatDiv__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_2_VBatDiv__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_2_VBatDiv__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_2_VBatDiv__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_2_VBatDiv__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_2_VBatDiv__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_2_VBatDiv__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_2_VBatDiv__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_2_VBatDiv__PC, CYREG_PRT2_PC
.set P2_2_VBatDiv__PC2, CYREG_PRT2_PC2
.set P2_2_VBatDiv__PORT, 2
.set P2_2_VBatDiv__PS, CYREG_PRT2_PS
.set P2_2_VBatDiv__SHIFT, 2

/* P0_7_Button */
.set P0_7_Button__0__DM__MASK, 0xE00000
.set P0_7_Button__0__DM__SHIFT, 21
.set P0_7_Button__0__DR, CYREG_PRT0_DR
.set P0_7_Button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_7_Button__0__HSIOM_MASK, 0xF0000000
.set P0_7_Button__0__HSIOM_SHIFT, 28
.set P0_7_Button__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_7_Button__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_7_Button__0__MASK, 0x80
.set P0_7_Button__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_7_Button__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_7_Button__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_7_Button__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_7_Button__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_7_Button__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_7_Button__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_7_Button__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_7_Button__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_7_Button__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_7_Button__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_7_Button__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_7_Button__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_7_Button__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_7_Button__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_7_Button__0__PC, CYREG_PRT0_PC
.set P0_7_Button__0__PC2, CYREG_PRT0_PC2
.set P0_7_Button__0__PORT, 0
.set P0_7_Button__0__PS, CYREG_PRT0_PS
.set P0_7_Button__0__SHIFT, 7
.set P0_7_Button__DR, CYREG_PRT0_DR
.set P0_7_Button__INTCFG, CYREG_PRT0_INTCFG
.set P0_7_Button__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_7_Button__MASK, 0x80
.set P0_7_Button__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_7_Button__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_7_Button__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_7_Button__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_7_Button__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_7_Button__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_7_Button__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_7_Button__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_7_Button__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_7_Button__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_7_Button__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_7_Button__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_7_Button__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_7_Button__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_7_Button__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_7_Button__PC, CYREG_PRT0_PC
.set P0_7_Button__PC2, CYREG_PRT0_PC2
.set P0_7_Button__PORT, 0
.set P0_7_Button__PS, CYREG_PRT0_PS
.set P0_7_Button__SHIFT, 7

/* P4_1_RedLED */
.set P4_1_RedLED__0__DM__MASK, 0x38
.set P4_1_RedLED__0__DM__SHIFT, 3
.set P4_1_RedLED__0__DR, CYREG_PRT4_DR
.set P4_1_RedLED__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P4_1_RedLED__0__HSIOM_MASK, 0x000000F0
.set P4_1_RedLED__0__HSIOM_SHIFT, 4
.set P4_1_RedLED__0__INTCFG, CYREG_PRT4_INTCFG
.set P4_1_RedLED__0__INTSTAT, CYREG_PRT4_INTSTAT
.set P4_1_RedLED__0__MASK, 0x02
.set P4_1_RedLED__0__PC, CYREG_PRT4_PC
.set P4_1_RedLED__0__PC2, CYREG_PRT4_PC2
.set P4_1_RedLED__0__PORT, 4
.set P4_1_RedLED__0__PS, CYREG_PRT4_PS
.set P4_1_RedLED__0__SHIFT, 1
.set P4_1_RedLED__DR, CYREG_PRT4_DR
.set P4_1_RedLED__INTCFG, CYREG_PRT4_INTCFG
.set P4_1_RedLED__INTSTAT, CYREG_PRT4_INTSTAT
.set P4_1_RedLED__MASK, 0x02
.set P4_1_RedLED__PC, CYREG_PRT4_PC
.set P4_1_RedLED__PC2, CYREG_PRT4_PC2
.set P4_1_RedLED__PORT, 4
.set P4_1_RedLED__PS, CYREG_PRT4_PS
.set P4_1_RedLED__SHIFT, 1

/* P0_0_PWM_R */
.set P0_0_PWM_R__0__DM__MASK, 0x07
.set P0_0_PWM_R__0__DM__SHIFT, 0
.set P0_0_PWM_R__0__DR, CYREG_PRT0_DR
.set P0_0_PWM_R__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_0_PWM_R__0__HSIOM_MASK, 0x0000000F
.set P0_0_PWM_R__0__HSIOM_SHIFT, 0
.set P0_0_PWM_R__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_0_PWM_R__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_0_PWM_R__0__MASK, 0x01
.set P0_0_PWM_R__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_0_PWM_R__0__OUT_SEL_SHIFT, 0
.set P0_0_PWM_R__0__OUT_SEL_VAL, 1
.set P0_0_PWM_R__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_0_PWM_R__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_0_PWM_R__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_0_PWM_R__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_0_PWM_R__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_0_PWM_R__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_0_PWM_R__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_0_PWM_R__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_0_PWM_R__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_0_PWM_R__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_0_PWM_R__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_0_PWM_R__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_0_PWM_R__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_0_PWM_R__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_0_PWM_R__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_0_PWM_R__0__PC, CYREG_PRT0_PC
.set P0_0_PWM_R__0__PC2, CYREG_PRT0_PC2
.set P0_0_PWM_R__0__PORT, 0
.set P0_0_PWM_R__0__PS, CYREG_PRT0_PS
.set P0_0_PWM_R__0__SHIFT, 0
.set P0_0_PWM_R__DR, CYREG_PRT0_DR
.set P0_0_PWM_R__INTCFG, CYREG_PRT0_INTCFG
.set P0_0_PWM_R__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_0_PWM_R__MASK, 0x01
.set P0_0_PWM_R__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_0_PWM_R__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_0_PWM_R__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_0_PWM_R__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_0_PWM_R__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_0_PWM_R__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_0_PWM_R__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_0_PWM_R__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_0_PWM_R__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_0_PWM_R__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_0_PWM_R__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_0_PWM_R__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_0_PWM_R__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_0_PWM_R__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_0_PWM_R__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_0_PWM_R__PC, CYREG_PRT0_PC
.set P0_0_PWM_R__PC2, CYREG_PRT0_PC2
.set P0_0_PWM_R__PORT, 0
.set P0_0_PWM_R__PS, CYREG_PRT0_PS
.set P0_0_PWM_R__SHIFT, 0

/* P0_1_DIR_R */
.set P0_1_DIR_R__0__DM__MASK, 0x38
.set P0_1_DIR_R__0__DM__SHIFT, 3
.set P0_1_DIR_R__0__DR, CYREG_PRT0_DR
.set P0_1_DIR_R__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_1_DIR_R__0__HSIOM_MASK, 0x000000F0
.set P0_1_DIR_R__0__HSIOM_SHIFT, 4
.set P0_1_DIR_R__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_1_DIR_R__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_1_DIR_R__0__MASK, 0x02
.set P0_1_DIR_R__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_1_DIR_R__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_1_DIR_R__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_1_DIR_R__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_1_DIR_R__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_1_DIR_R__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_1_DIR_R__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_1_DIR_R__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_1_DIR_R__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_1_DIR_R__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_1_DIR_R__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_1_DIR_R__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_1_DIR_R__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_1_DIR_R__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_1_DIR_R__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_1_DIR_R__0__PC, CYREG_PRT0_PC
.set P0_1_DIR_R__0__PC2, CYREG_PRT0_PC2
.set P0_1_DIR_R__0__PORT, 0
.set P0_1_DIR_R__0__PS, CYREG_PRT0_PS
.set P0_1_DIR_R__0__SHIFT, 1
.set P0_1_DIR_R__DR, CYREG_PRT0_DR
.set P0_1_DIR_R__INTCFG, CYREG_PRT0_INTCFG
.set P0_1_DIR_R__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_1_DIR_R__MASK, 0x02
.set P0_1_DIR_R__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_1_DIR_R__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_1_DIR_R__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_1_DIR_R__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_1_DIR_R__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_1_DIR_R__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_1_DIR_R__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_1_DIR_R__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_1_DIR_R__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_1_DIR_R__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_1_DIR_R__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_1_DIR_R__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_1_DIR_R__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_1_DIR_R__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_1_DIR_R__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_1_DIR_R__PC, CYREG_PRT0_PC
.set P0_1_DIR_R__PC2, CYREG_PRT0_PC2
.set P0_1_DIR_R__PORT, 0
.set P0_1_DIR_R__PS, CYREG_PRT0_PS
.set P0_1_DIR_R__SHIFT, 1

/* P0_2_PWM_L */
.set P0_2_PWM_L__0__DM__MASK, 0x1C0
.set P0_2_PWM_L__0__DM__SHIFT, 6
.set P0_2_PWM_L__0__DR, CYREG_PRT0_DR
.set P0_2_PWM_L__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_2_PWM_L__0__HSIOM_MASK, 0x00000F00
.set P0_2_PWM_L__0__HSIOM_SHIFT, 8
.set P0_2_PWM_L__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_PWM_L__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_PWM_L__0__MASK, 0x04
.set P0_2_PWM_L__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_2_PWM_L__0__OUT_SEL_SHIFT, 4
.set P0_2_PWM_L__0__OUT_SEL_VAL, 3
.set P0_2_PWM_L__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_PWM_L__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_PWM_L__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_PWM_L__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_PWM_L__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_PWM_L__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_PWM_L__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_PWM_L__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_PWM_L__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_PWM_L__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_PWM_L__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_PWM_L__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_PWM_L__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_PWM_L__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_PWM_L__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_PWM_L__0__PC, CYREG_PRT0_PC
.set P0_2_PWM_L__0__PC2, CYREG_PRT0_PC2
.set P0_2_PWM_L__0__PORT, 0
.set P0_2_PWM_L__0__PS, CYREG_PRT0_PS
.set P0_2_PWM_L__0__SHIFT, 2
.set P0_2_PWM_L__DR, CYREG_PRT0_DR
.set P0_2_PWM_L__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_PWM_L__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_PWM_L__MASK, 0x04
.set P0_2_PWM_L__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_PWM_L__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_PWM_L__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_PWM_L__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_PWM_L__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_PWM_L__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_PWM_L__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_PWM_L__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_PWM_L__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_PWM_L__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_PWM_L__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_PWM_L__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_PWM_L__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_PWM_L__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_PWM_L__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_PWM_L__PC, CYREG_PRT0_PC
.set P0_2_PWM_L__PC2, CYREG_PRT0_PC2
.set P0_2_PWM_L__PORT, 0
.set P0_2_PWM_L__PS, CYREG_PRT0_PS
.set P0_2_PWM_L__SHIFT, 2

/* P0_3_DIR_L */
.set P0_3_DIR_L__0__DM__MASK, 0xE00
.set P0_3_DIR_L__0__DM__SHIFT, 9
.set P0_3_DIR_L__0__DR, CYREG_PRT0_DR
.set P0_3_DIR_L__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_3_DIR_L__0__HSIOM_MASK, 0x0000F000
.set P0_3_DIR_L__0__HSIOM_SHIFT, 12
.set P0_3_DIR_L__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_3_DIR_L__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_3_DIR_L__0__MASK, 0x08
.set P0_3_DIR_L__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_3_DIR_L__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_3_DIR_L__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_3_DIR_L__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_3_DIR_L__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_3_DIR_L__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_3_DIR_L__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_3_DIR_L__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_3_DIR_L__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_3_DIR_L__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_3_DIR_L__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_3_DIR_L__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_3_DIR_L__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_3_DIR_L__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_3_DIR_L__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_3_DIR_L__0__PC, CYREG_PRT0_PC
.set P0_3_DIR_L__0__PC2, CYREG_PRT0_PC2
.set P0_3_DIR_L__0__PORT, 0
.set P0_3_DIR_L__0__PS, CYREG_PRT0_PS
.set P0_3_DIR_L__0__SHIFT, 3
.set P0_3_DIR_L__DR, CYREG_PRT0_DR
.set P0_3_DIR_L__INTCFG, CYREG_PRT0_INTCFG
.set P0_3_DIR_L__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_3_DIR_L__MASK, 0x08
.set P0_3_DIR_L__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_3_DIR_L__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_3_DIR_L__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_3_DIR_L__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_3_DIR_L__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_3_DIR_L__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_3_DIR_L__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_3_DIR_L__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_3_DIR_L__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_3_DIR_L__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_3_DIR_L__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_3_DIR_L__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_3_DIR_L__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_3_DIR_L__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_3_DIR_L__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_3_DIR_L__PC, CYREG_PRT0_PC
.set P0_3_DIR_L__PC2, CYREG_PRT0_PC2
.set P0_3_DIR_L__PORT, 0
.set P0_3_DIR_L__PS, CYREG_PRT0_PS
.set P0_3_DIR_L__SHIFT, 3

/* P4_0_Debug */
.set P4_0_Debug__0__DM__MASK, 0x07
.set P4_0_Debug__0__DM__SHIFT, 0
.set P4_0_Debug__0__DR, CYREG_PRT4_DR
.set P4_0_Debug__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P4_0_Debug__0__HSIOM_MASK, 0x0000000F
.set P4_0_Debug__0__HSIOM_SHIFT, 0
.set P4_0_Debug__0__INTCFG, CYREG_PRT4_INTCFG
.set P4_0_Debug__0__INTSTAT, CYREG_PRT4_INTSTAT
.set P4_0_Debug__0__MASK, 0x01
.set P4_0_Debug__0__PC, CYREG_PRT4_PC
.set P4_0_Debug__0__PC2, CYREG_PRT4_PC2
.set P4_0_Debug__0__PORT, 4
.set P4_0_Debug__0__PS, CYREG_PRT4_PS
.set P4_0_Debug__0__SHIFT, 0
.set P4_0_Debug__DR, CYREG_PRT4_DR
.set P4_0_Debug__INTCFG, CYREG_PRT4_INTCFG
.set P4_0_Debug__INTSTAT, CYREG_PRT4_INTSTAT
.set P4_0_Debug__MASK, 0x01
.set P4_0_Debug__PC, CYREG_PRT4_PC
.set P4_0_Debug__PC2, CYREG_PRT4_PC2
.set P4_0_Debug__PORT, 4
.set P4_0_Debug__PS, CYREG_PRT4_PS
.set P4_0_Debug__SHIFT, 0

/* Clock_PWM */
.set Clock_PWM__DIVIDER_MASK, 0x0000FFFF
.set Clock_PWM__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_PWM__ENABLE_MASK, 0x80000000
.set Clock_PWM__MASK, 0x80000000
.set Clock_PWM__REGISTER, CYREG_CLK_DIVIDER_C00

/* P2_1_Temp */
.set P2_1_Temp__0__DM__MASK, 0x38
.set P2_1_Temp__0__DM__SHIFT, 3
.set P2_1_Temp__0__DR, CYREG_PRT2_DR
.set P2_1_Temp__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_1_Temp__0__HSIOM_MASK, 0x000000F0
.set P2_1_Temp__0__HSIOM_SHIFT, 4
.set P2_1_Temp__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_1_Temp__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_1_Temp__0__MASK, 0x02
.set P2_1_Temp__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_1_Temp__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_1_Temp__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_1_Temp__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_1_Temp__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_1_Temp__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_1_Temp__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_1_Temp__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_1_Temp__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_1_Temp__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_1_Temp__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_1_Temp__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_1_Temp__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_1_Temp__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_1_Temp__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_1_Temp__0__PC, CYREG_PRT2_PC
.set P2_1_Temp__0__PC2, CYREG_PRT2_PC2
.set P2_1_Temp__0__PORT, 2
.set P2_1_Temp__0__PS, CYREG_PRT2_PS
.set P2_1_Temp__0__SHIFT, 1
.set P2_1_Temp__DR, CYREG_PRT2_DR
.set P2_1_Temp__INTCFG, CYREG_PRT2_INTCFG
.set P2_1_Temp__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_1_Temp__MASK, 0x02
.set P2_1_Temp__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_1_Temp__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_1_Temp__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_1_Temp__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_1_Temp__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_1_Temp__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_1_Temp__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_1_Temp__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_1_Temp__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_1_Temp__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_1_Temp__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_1_Temp__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_1_Temp__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_1_Temp__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_1_Temp__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_1_Temp__PC, CYREG_PRT2_PC
.set P2_1_Temp__PC2, CYREG_PRT2_PC2
.set P2_1_Temp__PORT, 2
.set P2_1_Temp__PS, CYREG_PRT2_PS
.set P2_1_Temp__SHIFT, 1

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
