{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1528242810127 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "linewars 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"linewars\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528242810209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528242810263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528242810263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528242810518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528242810554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528242811033 ""}
{ "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "auto-promoted clock driver p1lswitch~inputCLKENA0 " "REFCLK input I/O of auto-promoted clock driver p1lswitch~inputCLKENA0 is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad p1lswitch PIN_M6 " "Refclk input I/O pad p1lswitch is placed onto PIN_M6" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1528242816649 ""}  } {  } 0 179010 "REFCLK input I/O of %1!s! is not placed onto a dedicated REFCLK input pin" 0 0 "Fitter" 0 -1 1528242816649 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528242816653 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga:vga\|game_clk~0CLKENA0 4813 global CLKCTRL_G3 " "vga:vga\|game_clk~0CLKENA0 with 4813 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1528242816873 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "p1lswitch~inputCLKENA0 2 global CLKCTRL_G6 " "p1lswitch~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1528242816873 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528242816873 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528242817005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "linewars.sdc " "Synopsys Design Constraints File file not found: 'linewars.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528242820733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528242820734 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "vga\|game_clk~0\|combout " "Node \"vga\|game_clk~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820775 ""} { "Warning" "WSTA_SCC_NODE" "vga\|game_clk~0\|dataa " "Node \"vga\|game_clk~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820775 ""}  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1528242820775 ""}
{ "Warning" "WSTA_SCC_LOOP" "119 " "Found combinational loop of 119 nodes" { { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|combout " "Node \"vga\|Equal4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~1\|dataa " "Node \"vga\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~1\|sumout " "Node \"vga\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~1\|datad " "Node \"vga\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~0\|dataa " "Node \"vga\|Equal4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~0\|combout " "Node \"vga\|Equal4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|dataa " "Node \"vga\|Equal4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~9\|dataa " "Node \"vga\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~9\|cout " "Node \"vga\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~1\|cin " "Node \"vga\|Add0~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~9\|sumout " "Node \"vga\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~9\|datad " "Node \"vga\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~0\|datac " "Node \"vga\|Equal4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~17\|dataa " "Node \"vga\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~17\|cout " "Node \"vga\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~13\|cin " "Node \"vga\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~13\|cout " "Node \"vga\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~5\|cin " "Node \"vga\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~5\|sumout " "Node \"vga\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~0\|datab " "Node \"vga\|Equal4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~5\|datad " "Node \"vga\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~5\|cout " "Node \"vga\|Add0~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~9\|cin " "Node \"vga\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~13\|sumout " "Node \"vga\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~13\|datad " "Node \"vga\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|dataa " "Node \"vga\|Equal4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|combout " "Node \"vga\|Equal4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|datab " "Node \"vga\|Equal4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~17\|sumout " "Node \"vga\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~17\|datad " "Node \"vga\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|datab " "Node \"vga\|Equal4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~25\|dataa " "Node \"vga\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~25\|cout " "Node \"vga\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~21\|cin " "Node \"vga\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~21\|cout " "Node \"vga\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~17\|cin " "Node \"vga\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~21\|sumout " "Node \"vga\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~21\|datad " "Node \"vga\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|datac " "Node \"vga\|Equal4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~25\|sumout " "Node \"vga\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~25\|datad " "Node \"vga\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|datad " "Node \"vga\|Equal4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~33\|dataa " "Node \"vga\|Add0~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~33\|cout " "Node \"vga\|Add0~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~25\|cin " "Node \"vga\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~33\|sumout " "Node \"vga\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~33\|datad " "Node \"vga\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|dataf " "Node \"vga\|Equal4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~77\|dataa " "Node \"vga\|Add0~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~77\|cout " "Node \"vga\|Add0~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~29\|cin " "Node \"vga\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~29\|sumout " "Node \"vga\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~1\|datae " "Node \"vga\|Equal4~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~29\|datad " "Node \"vga\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~29\|cout " "Node \"vga\|Add0~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~33\|cin " "Node \"vga\|Add0~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~77\|sumout " "Node \"vga\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~77\|datad " "Node \"vga\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|dataf " "Node \"vga\|Equal4~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~53\|dataa " "Node \"vga\|Add0~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~53\|cout " "Node \"vga\|Add0~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~77\|cin " "Node \"vga\|Add0~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~53\|sumout " "Node \"vga\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~3\|dataa " "Node \"vga\|Equal4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~3\|combout " "Node \"vga\|Equal4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|datad " "Node \"vga\|Equal4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~53\|datad " "Node \"vga\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~57\|dataa " "Node \"vga\|Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~57\|cout " "Node \"vga\|Add0~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~53\|cin " "Node \"vga\|Add0~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~57\|sumout " "Node \"vga\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~3\|datab " "Node \"vga\|Equal4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~57\|datad " "Node \"vga\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~65\|dataa " "Node \"vga\|Add0~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~65\|cout " "Node \"vga\|Add0~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~69\|cin " "Node \"vga\|Add0~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~69\|sumout " "Node \"vga\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~3\|datae " "Node \"vga\|Equal4~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~69\|datad " "Node \"vga\|Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~69\|cout " "Node \"vga\|Add0~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~61\|cin " "Node \"vga\|Add0~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~61\|sumout " "Node \"vga\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~3\|datac " "Node \"vga\|Equal4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~61\|datad " "Node \"vga\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~61\|cout " "Node \"vga\|Add0~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~57\|cin " "Node \"vga\|Add0~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~65\|sumout " "Node \"vga\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~3\|datad " "Node \"vga\|Equal4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~65\|datad " "Node \"vga\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~73\|dataa " "Node \"vga\|Add0~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~73\|cout " "Node \"vga\|Add0~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~65\|cin " "Node \"vga\|Add0~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~73\|sumout " "Node \"vga\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|datae " "Node \"vga\|Equal4~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~73\|datad " "Node \"vga\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~41\|dataa " "Node \"vga\|Add0~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~41\|cout " "Node \"vga\|Add0~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~37\|cin " "Node \"vga\|Add0~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~37\|sumout " "Node \"vga\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~2\|datab " "Node \"vga\|Equal4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~2\|combout " "Node \"vga\|Equal4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~4\|datac " "Node \"vga\|Equal4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~37\|datad " "Node \"vga\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~37\|cout " "Node \"vga\|Add0~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~73\|cin " "Node \"vga\|Add0~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~41\|sumout " "Node \"vga\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~2\|datac " "Node \"vga\|Equal4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~41\|datad " "Node \"vga\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~49\|dataa " "Node \"vga\|Add0~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~49\|cout " "Node \"vga\|Add0~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~45\|cin " "Node \"vga\|Add0~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~45\|sumout " "Node \"vga\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~2\|datad " "Node \"vga\|Equal4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~45\|datad " "Node \"vga\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~45\|cout " "Node \"vga\|Add0~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~41\|cin " "Node \"vga\|Add0~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~49\|sumout " "Node \"vga\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Equal4~2\|datae " "Node \"vga\|Equal4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""} { "Warning" "WSTA_SCC_NODE" "vga\|Add0~49\|datad " "Node \"vga\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820776 ""}  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 54 -1 0 } } { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1528242820776 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "119 " "Design contains combinational loop of 119 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1528242820781 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "vga\|countdown\[0\]~21\|combout " "Node \"vga\|countdown\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820781 ""} { "Warning" "WSTA_SCC_NODE" "vga\|countdown\[0\]~21\|dataa " "Node \"vga\|countdown\[0\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528242820781 ""}  } { { "vga.vhd" "" { Text "C:/Users/ellio/Documents/ee_125/linewars/vga.vhd" 51 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1528242820781 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528242820835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528242820836 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528242820849 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528242820995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528242821026 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528242821064 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528242821090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528242821090 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528242821112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528242821125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1528242821147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528242821147 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_switch " "Node \"blue_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528242821368 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_switch " "Node \"green_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528242821368 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_switch " "Node \"red_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528242821368 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528242821368 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528242821369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528242828295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528242834553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528242834567 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528242843490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528242843490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528242845384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/ellio/Documents/ee_125/linewars/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528242857013 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528242857013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528242864265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528242864278 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528242864278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528242873479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528242873609 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1528242873609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528242881531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528242881625 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1528242881625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528242889249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528242900388 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528242901004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ellio/Documents/ee_125/linewars/output_files/linewars.fit.smsg " "Generated suppressed messages file C:/Users/ellio/Documents/ee_125/linewars/output_files/linewars.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528242902211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5734 " "Peak virtual memory: 5734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528242904601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 16:55:04 2018 " "Processing ended: Tue Jun 05 16:55:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528242904601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528242904601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528242904601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528242904601 ""}
