<?xml version="1.0"?>
<!--Product Version: Vivado v2013.3 (64-bit)-->
<Project Version="6" Minor="13" Path="/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB/DCT_HLS_Project/solution5/impl/verilog/project.xpr">
	<FileSet Dir="sources_1" File="fileset.xml"/>
	<FileSet Dir="constrs_1" File="fileset.xml"/>
	<FileSet Dir="sim_1" File="fileset.xml"/>
	<DefaultLaunch Dir="$PRUNDIR"/>
	<Config>
		<Option Name="Id" Val="e2a13388523f45fdb3940efe077b6124"/>
		<Option Name="Part" Val="xc7z020clg484-1"/>
		<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
		<Option Name="Board" Val=""/>
		<Option Name="ActiveSimSet" Val="sim_1"/>
	</Config>
</Project>

