

================================================================
== Vivado HLS Report for 'monte_sim_dev'
================================================================
* Date:           Thu Apr 30 20:05:24 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim_dev
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13369|    13369| 53.476 us | 53.476 us |  13369|  13369|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |    13368|    13368|      3342|          -|          -|     4|    no    |
        | + read1          |     1025|     1025|         3|          1|          1|  1024|    yes   |
        | + read2          |        5|        5|         3|          1|          1|     4|    yes   |
        | + monte_sim_dev  |     1257|     1257|       235|          1|          1|  1024|    yes   |
        | + write          |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 235
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 271
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 235, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 }
  Pipeline-3 : II = 1, D = 3, States = { 264 265 266 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 262 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 27 
262 --> 263 
263 --> 264 
264 --> 267 265 
265 --> 266 
266 --> 264 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 272 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 272 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 273 [1/1] (1.00ns)   --->   "%out_r_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r_V)"   --->   Operation 273 'read' 'out_r_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 274 [1/1] (1.00ns)   --->   "%in2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2_V)"   --->   Operation 274 'read' 'in2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 275 [1/1] (1.00ns)   --->   "%in1_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1_V)"   --->   Operation 275 'read' 'in1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%out_r_V5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_V_read, i32 2, i32 63)"   --->   Operation 276 'partselect' 'out_r_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r_V5 to i64"   --->   Operation 277 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%in2_V3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_V_read, i32 2, i32 63)"   --->   Operation 278 'partselect' 'in2_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%empty_78 = zext i62 %in2_V3 to i64"   --->   Operation 279 'zext' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%in1_V1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_V_read, i32 2, i32 63)"   --->   Operation 280 'partselect' 'in1_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%empty_79 = zext i62 %in1_V1 to i64"   --->   Operation 281 'zext' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !832"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !840"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @monte_sim_dev_str) nounwind"   --->   Operation 284 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%v1_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:47]   --->   Operation 285 'alloca' 'v1_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%v2_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:48]   --->   Operation 286 'alloca' 'v2_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%vout_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:49]   --->   Operation 287 'alloca' 'vout_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str6, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:38]   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:41]   --->   Operation 289 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:42]   --->   Operation 290 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:43]   --->   Operation 291 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:44]   --->   Operation 292 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:45]   --->   Operation 293 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:74]   --->   Operation 294 'getelementptr' 'v2_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_1 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:75]   --->   Operation 295 'getelementptr' 'v2_buffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_2 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:76]   --->   Operation 296 'getelementptr' 'v2_buffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_3 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:77]   --->   Operation 297 'getelementptr' 'v2_buffer_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 298 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.66ns)   --->   "%add_ln52 = add i32 %size_read, 1023" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 299 'add' 'add_ln52' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln52, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 300 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.66ns)   --->   "%sub_ln52 = sub i32 -1023, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 301 'sub' 'sub_ln52' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln52, i32 10, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 302 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.58ns)   --->   "%sub_ln52_1 = sub i22 0, %p_lshr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 303 'sub' 'sub_ln52_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%tmp_63 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln52, i32 10, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 304 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp_62, i22 %sub_ln52_1, i22 %tmp_63" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 305 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %tmp_61, i22 0, i22 %select_ln52" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 306 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln52_1, i10 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 307 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.60ns)   --->   "br label %.preheader1042" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %hls_label_0_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 309 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.85ns)   --->   "%icmp_ln52 = icmp eq i32 %i_0, %tmp_64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 310 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %2, label %hls_label_0_begin" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.66ns)   --->   "%i = add nsw i32 %i_0, 1024" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56]   --->   Operation 312 'add' 'i' <Predicate = (!icmp_ln52)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.85ns)   --->   "%icmp_ln56 = icmp sgt i32 %i, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56]   --->   Operation 313 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.66ns)   --->   "%chunk_size = sub nsw i32 %size_read, %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:57]   --->   Operation 314 'sub' 'chunk_size' <Predicate = (!icmp_ln52)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.22ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i32 %chunk_size, i32 1024" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56]   --->   Operation 315 'select' 'select_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i32 %i_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 316 'sext' 'sext_ln64' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.82ns)   --->   "%add_ln203 = add i64 %empty_79, %sext_ln64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 317 'add' 'add_ln203' <Predicate = (!icmp_ln52)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %add_ln203" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 318 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:131]   --->   Operation 319 'ret' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 320 [7/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 320 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 321 [6/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 321 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 322 [5/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 322 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 323 [4/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 323 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 324 [3/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 324 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 325 [2/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 325 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 326 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:53]   --->   Operation 327 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 328 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 329 [1/1] (0.60ns)   --->   "br label %0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 9> <Delay = 0.85>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]"   --->   Operation 330 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i31 %j_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 331 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp slt i32 %zext_ln61, %select_ln56" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 332 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [1/1] (0.66ns)   --->   "%j = add i31 %j_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 333 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %read1, label %.preheader1041.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 334 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 335 [1/1] (2.92ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 335 'read' 'gmem_addr_read' <Predicate = (icmp_ln61)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 336 'specloopname' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str12)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 337 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:62]   --->   Operation 338 'speclooptripcount' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:63]   --->   Operation 339 'specpipeline' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %j_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 340 'zext' 'zext_ln64' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%v1_buffer_V_addr = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 341 'getelementptr' 'v1_buffer_V_addr' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_read, i32* %v1_buffer_V_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64]   --->   Operation 342 'store' <Predicate = (icmp_ln61)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str12, i32 %tmp_s)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:65]   --->   Operation 343 'specregionend' 'empty_80' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "br label %0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61]   --->   Operation 344 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.82>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %i_0, i32 3, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 345 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_1, i3 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 346 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i32 %tmp_2 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 347 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.82ns)   --->   "%add_ln203_1 = add i64 %empty_78, %sext_ln71" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 348 'add' 'add_ln203_1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %add_ln203_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 349 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.92>
ST_14 : Operation 350 [7/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 350 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.92>
ST_15 : Operation 351 [6/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 351 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.92>
ST_16 : Operation 352 [5/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 352 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.92>
ST_17 : Operation 353 [4/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 353 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.92>
ST_18 : Operation 354 [3/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 354 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.92>
ST_19 : Operation 355 [2/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 355 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 356 [1/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 356 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 357 [1/1] (0.60ns)   --->   "br label %.preheader1041" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.60>

State 21 <SV = 18> <Delay = 0.49>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%j3_0 = phi i3 [ %j_1, %read2 ], [ 0, %.preheader1041.preheader ]"   --->   Operation 358 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.49ns)   --->   "%icmp_ln68 = icmp eq i3 %j3_0, -4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 359 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 360 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.26ns)   --->   "%j_1 = add i3 %j3_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 361 'add' 'j_1' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %read2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 2.92>
ST_22 : Operation 363 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 363 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln68)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 1.15>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 364 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str13)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 365 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:70]   --->   Operation 366 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i3 %j3_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 367 'zext' 'zext_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_4 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 %zext_ln71" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 368 'getelementptr' 'v2_buffer_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 369 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_1_read, i32* %v2_buffer_V_addr_4, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71]   --->   Operation 369 'store' <Predicate = (!icmp_ln68)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str13, i32 %tmp_14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:72]   --->   Operation 370 'specregionend' 'empty_81' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "br label %.preheader1041" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68]   --->   Operation 371 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 1.15>
ST_24 : Operation 372 [2/2] (1.15ns)   --->   "%t_V = load i32* %v2_buffer_V_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:74]   --->   Operation 372 'load' 't_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 373 [2/2] (1.15ns)   --->   "%so_V = load i32* %v2_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:75]   --->   Operation 373 'load' 'so_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 20> <Delay = 1.15>
ST_25 : Operation 374 [1/2] (1.15ns)   --->   "%t_V = load i32* %v2_buffer_V_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:74]   --->   Operation 374 'load' 't_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 375 [1/2] (1.15ns)   --->   "%so_V = load i32* %v2_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:75]   --->   Operation 375 'load' 'so_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 376 [2/2] (1.15ns)   --->   "%r_V_13 = load i32* %v2_buffer_V_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:76]   --->   Operation 376 'load' 'r_V_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 377 [2/2] (1.15ns)   --->   "%sig_V = load i32* %v2_buffer_V_addr_3, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:77]   --->   Operation 377 'load' 'sig_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 21> <Delay = 1.15>
ST_26 : Operation 378 [1/2] (1.15ns)   --->   "%r_V_13 = load i32* %v2_buffer_V_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:76]   --->   Operation 378 'load' 'r_V_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 379 [1/2] (1.15ns)   --->   "%sig_V = load i32* %v2_buffer_V_addr_3, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:77]   --->   Operation 379 'load' 'sig_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i32 %t_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 380 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %r_V_13, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 381 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %sig_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 382 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i32 %so_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 383 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.60>

State 27 <SV = 22> <Delay = 0.85>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%j4_0 = phi i31 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %j_2, %monte_sim_dev ]"   --->   Operation 385 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i31 %j4_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 386 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.85ns)   --->   "%icmp_ln85 = icmp slt i32 %zext_ln85, %select_ln56" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 387 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (0.66ns)   --->   "%j_2 = add i31 %j4_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 388 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %monte_sim_dev, label %.preheader.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 23> <Delay = 1.49>
ST_28 : Operation 390 [55/55] (1.49ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 390 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 24> <Delay = 2.91>
ST_29 : Operation 391 [54/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 391 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 25> <Delay = 2.91>
ST_30 : Operation 392 [53/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 392 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 26> <Delay = 2.91>
ST_31 : Operation 393 [52/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 393 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 2.91>
ST_32 : Operation 394 [51/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 394 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 2.91>
ST_33 : Operation 395 [50/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 395 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 2.91>
ST_34 : Operation 396 [49/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 396 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 2.91>
ST_35 : Operation 397 [48/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 397 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 2.91>
ST_36 : Operation 398 [47/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 398 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 2.91>
ST_37 : Operation 399 [46/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 399 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 2.91>
ST_38 : Operation 400 [45/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 400 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 2.91>
ST_39 : Operation 401 [44/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 401 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 2.91>
ST_40 : Operation 402 [43/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 402 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 36> <Delay = 2.91>
ST_41 : Operation 403 [42/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 403 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 37> <Delay = 2.91>
ST_42 : Operation 404 [41/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 404 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 38> <Delay = 2.91>
ST_43 : Operation 405 [40/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 405 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 39> <Delay = 2.91>
ST_44 : Operation 406 [39/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 406 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 40> <Delay = 2.91>
ST_45 : Operation 407 [38/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 407 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 41> <Delay = 2.91>
ST_46 : Operation 408 [37/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 408 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 42> <Delay = 2.91>
ST_47 : Operation 409 [36/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 409 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 43> <Delay = 2.91>
ST_48 : Operation 410 [35/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 410 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 44> <Delay = 2.91>
ST_49 : Operation 411 [34/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 411 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 45> <Delay = 2.91>
ST_50 : Operation 412 [33/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 412 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 46> <Delay = 2.91>
ST_51 : Operation 413 [32/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 413 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 47> <Delay = 2.91>
ST_52 : Operation 414 [31/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 414 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 48> <Delay = 2.91>
ST_53 : Operation 415 [30/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 415 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 49> <Delay = 2.91>
ST_54 : Operation 416 [29/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 416 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 50> <Delay = 2.91>
ST_55 : Operation 417 [28/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 417 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 51> <Delay = 2.91>
ST_56 : Operation 418 [27/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 418 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 52> <Delay = 2.91>
ST_57 : Operation 419 [26/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 419 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 53> <Delay = 2.91>
ST_58 : Operation 420 [25/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 420 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 54> <Delay = 2.91>
ST_59 : Operation 421 [24/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 421 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 55> <Delay = 2.91>
ST_60 : Operation 422 [23/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 422 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 56> <Delay = 2.91>
ST_61 : Operation 423 [22/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 423 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 57> <Delay = 2.91>
ST_62 : Operation 424 [21/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 424 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 58> <Delay = 2.91>
ST_63 : Operation 425 [20/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 425 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 59> <Delay = 2.91>
ST_64 : Operation 426 [19/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 426 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 60> <Delay = 2.91>
ST_65 : Operation 427 [18/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 427 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 61> <Delay = 2.91>
ST_66 : Operation 428 [17/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 428 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 62> <Delay = 2.91>
ST_67 : Operation 429 [16/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 429 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 63> <Delay = 2.91>
ST_68 : Operation 430 [15/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 430 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 64> <Delay = 2.91>
ST_69 : Operation 431 [14/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 431 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 432 [14/14] (2.27ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 432 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 65> <Delay = 2.91>
ST_70 : Operation 433 [13/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 433 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 434 [13/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 434 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 66> <Delay = 2.91>
ST_71 : Operation 435 [12/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 435 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 436 [12/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 436 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 67> <Delay = 2.91>
ST_72 : Operation 437 [11/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 437 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 438 [11/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 438 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 68> <Delay = 2.91>
ST_73 : Operation 439 [10/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 439 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 440 [10/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 440 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 69> <Delay = 2.91>
ST_74 : Operation 441 [9/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 441 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 442 [9/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 442 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 70> <Delay = 2.91>
ST_75 : Operation 443 [8/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 443 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 444 [8/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 444 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 71> <Delay = 2.91>
ST_76 : Operation 445 [7/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 445 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 446 [7/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 446 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 72> <Delay = 2.91>
ST_77 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %j4_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:89]   --->   Operation 447 'zext' 'zext_ln89' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_77 : Operation 448 [1/1] (0.00ns)   --->   "%v1_buffer_V_addr_1 = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:89]   --->   Operation 448 'getelementptr' 'v1_buffer_V_addr_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_77 : Operation 449 [2/2] (1.15ns)   --->   "%x_V = load i32* %v1_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:89]   --->   Operation 449 'load' 'x_V' <Predicate = (icmp_ln85)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 450 [6/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 450 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 451 [6/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 451 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 73> <Delay = 2.91>
ST_78 : Operation 452 [1/2] (1.15ns)   --->   "%x_V = load i32* %v1_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:89]   --->   Operation 452 'load' 'x_V' <Predicate = (icmp_ln85)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 453 [5/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 453 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 454 [5/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 454 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 74> <Delay = 2.91>
ST_79 : Operation 455 [4/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 455 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 456 [4/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 456 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 457 [1/1] (0.00ns)   --->   "%r_V = sext i32 %x_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 457 'sext' 'r_V' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_79 : Operation 458 [4/4] (2.10ns)   --->   "%r_V_5 = mul nsw i64 %r_V, %sext_ln1118" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 458 'mul' 'r_V_5' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 75> <Delay = 2.91>
ST_80 : Operation 459 [3/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 459 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 460 [3/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 460 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 461 [3/4] (2.10ns)   --->   "%r_V_5 = mul nsw i64 %r_V, %sext_ln1118" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 461 'mul' 'r_V_5' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 76> <Delay = 2.91>
ST_81 : Operation 462 [2/55] (2.91ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 462 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 463 [2/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 463 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 464 [2/4] (2.10ns)   --->   "%r_V_5 = mul nsw i64 %r_V, %sext_ln1118" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 464 'mul' 'r_V_5' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 77> <Delay = 2.81>
ST_82 : Operation 465 [1/55] (2.09ns)   --->   "%hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90]   --->   Operation 465 'call' 'hls_p_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 466 [1/14] (2.62ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:91]   --->   Operation 466 'call' 'hls_sq_V' <Predicate = (icmp_ln85)> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 467 [1/1] (0.00ns)   --->   "%t_V_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %hls_p_V, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 467 'bitconcatenate' 't_V_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_82 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %hls_p_V, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 468 'bitselect' 'tmp_65' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_82 : Operation 469 [1/1] (0.72ns)   --->   "%sub_ln1148 = sub i48 0, %t_V_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 469 'sub' 'sub_ln1148' <Predicate = (icmp_ln85)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_36 = call i31 @_ssdm_op_PartSelect.i31.i48.i32.i32(i48 %sub_ln1148, i32 17, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 470 'partselect' 'tmp_36' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_82 : Operation 471 [1/1] (0.00ns)   --->   "%lshr_ln1148_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %hls_p_V, i32 1, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 471 'partselect' 'lshr_ln1148_2' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_82 : Operation 472 [1/4] (2.10ns)   --->   "%r_V_5 = mul nsw i64 %r_V, %sext_ln1118" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 472 'mul' 'r_V_5' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 78> <Delay = 2.15>
ST_83 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i31 %tmp_36 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 473 'zext' 'zext_ln1148' <Predicate = (icmp_ln85 & tmp_65)> <Delay = 0.00>
ST_83 : Operation 474 [1/1] (0.66ns)   --->   "%sub_ln1148_1 = sub i32 0, %zext_ln1148" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 474 'sub' 'sub_ln1148_1' <Predicate = (icmp_ln85 & tmp_65)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i31 %lshr_ln1148_2 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 475 'zext' 'zext_ln1148_1' <Predicate = (icmp_ln85 & !tmp_65)> <Delay = 0.00>
ST_83 : Operation 476 [1/1] (0.22ns)   --->   "%select_ln1148 = select i1 %tmp_65, i32 %sub_ln1148_1, i32 %zext_ln1148_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 476 'select' 'select_ln1148' <Predicate = (icmp_ln85)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i24 %hls_sq_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 477 'zext' 'zext_ln1192' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_83 : Operation 478 [5/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %zext_ln1192, %r_V_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 478 'mul' 'mul_ln1192' <Predicate = (icmp_ln85)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 79> <Delay = 2.15>
ST_84 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i32 %select_ln1148 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 479 'sext' 'sext_ln728_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_84 : Operation 480 [4/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 480 'mul' 'mul_ln728' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 481 [4/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %zext_ln1192, %r_V_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 481 'mul' 'mul_ln1192' <Predicate = (icmp_ln85)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 80> <Delay = 2.15>
ST_85 : Operation 482 [3/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 482 'mul' 'mul_ln728' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 483 [3/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %zext_ln1192, %r_V_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 483 'mul' 'mul_ln1192' <Predicate = (icmp_ln85)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 81> <Delay = 2.15>
ST_86 : Operation 484 [2/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 484 'mul' 'mul_ln728' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 485 [2/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %zext_ln1192, %r_V_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 485 'mul' 'mul_ln1192' <Predicate = (icmp_ln85)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 82> <Delay = 2.82>
ST_87 : Operation 486 [1/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 486 'mul' 'mul_ln728' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 487 [1/1] (0.72ns)   --->   "%sub_ln728 = sub i48 %lhs_V, %mul_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 487 'sub' 'sub_ln728' <Predicate = (icmp_ln85)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 488 [1/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %zext_ln1192, %r_V_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 488 'mul' 'mul_ln1192' <Predicate = (icmp_ln85)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 83> <Delay = 2.33>
ST_88 : Operation 489 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln728, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 489 'bitconcatenate' 'lhs_V_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_88 : Operation 490 [1/1] (0.84ns)   --->   "%ret_V = add i64 %mul_ln1192, %lhs_V_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 490 'add' 'ret_V' <Predicate = (icmp_ln85)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 491 [1/1] (0.00ns)   --->   "%xo_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V, i32 32, i32 63)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92]   --->   Operation 491 'partselect' 'xo_V' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_88 : Operation 492 [55/55] (1.49ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 492 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 493 [55/55] (1.49ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 493 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 84> <Delay = 2.91>
ST_89 : Operation 494 [54/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 494 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 495 [54/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 495 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 85> <Delay = 2.91>
ST_90 : Operation 496 [53/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 496 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 497 [53/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 497 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 86> <Delay = 2.91>
ST_91 : Operation 498 [52/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 498 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 499 [52/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 499 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 87> <Delay = 2.91>
ST_92 : Operation 500 [51/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 500 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 501 [51/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 501 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 88> <Delay = 2.91>
ST_93 : Operation 502 [50/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 502 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 503 [50/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 503 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 89> <Delay = 2.91>
ST_94 : Operation 504 [49/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 504 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 505 [49/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 505 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 90> <Delay = 2.91>
ST_95 : Operation 506 [48/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 506 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 507 [48/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 507 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 91> <Delay = 2.91>
ST_96 : Operation 508 [47/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 508 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 509 [47/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 509 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 92> <Delay = 2.91>
ST_97 : Operation 510 [46/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 510 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 511 [46/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 511 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 93> <Delay = 2.91>
ST_98 : Operation 512 [45/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 512 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 513 [45/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 513 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 94> <Delay = 2.91>
ST_99 : Operation 514 [44/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 514 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 515 [44/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 515 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 95> <Delay = 2.91>
ST_100 : Operation 516 [43/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 516 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 517 [43/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 517 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 96> <Delay = 2.91>
ST_101 : Operation 518 [42/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 518 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 519 [42/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 519 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 97> <Delay = 2.91>
ST_102 : Operation 520 [41/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 520 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 521 [41/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 521 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 98> <Delay = 2.91>
ST_103 : Operation 522 [40/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 522 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 523 [40/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 523 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 99> <Delay = 2.91>
ST_104 : Operation 524 [39/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 524 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 525 [39/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 525 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 100> <Delay = 2.91>
ST_105 : Operation 526 [38/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 526 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 527 [38/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 527 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 101> <Delay = 2.91>
ST_106 : Operation 528 [37/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 528 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 529 [37/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 529 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 102> <Delay = 2.91>
ST_107 : Operation 530 [36/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 530 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 531 [36/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 531 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 103> <Delay = 2.91>
ST_108 : Operation 532 [35/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 532 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 533 [35/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 533 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 104> <Delay = 2.91>
ST_109 : Operation 534 [34/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 534 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 535 [34/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 535 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 105> <Delay = 2.91>
ST_110 : Operation 536 [33/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 536 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 537 [33/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 537 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 106> <Delay = 2.91>
ST_111 : Operation 538 [32/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 538 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 539 [32/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 539 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 107> <Delay = 2.91>
ST_112 : Operation 540 [31/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 540 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 541 [31/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 541 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 108> <Delay = 2.91>
ST_113 : Operation 542 [30/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 542 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 543 [30/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 543 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 109> <Delay = 2.91>
ST_114 : Operation 544 [29/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 544 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 545 [29/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 545 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 110> <Delay = 2.91>
ST_115 : Operation 546 [28/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 546 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 547 [28/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 547 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 111> <Delay = 2.91>
ST_116 : Operation 548 [27/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 548 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 549 [27/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 549 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 112> <Delay = 2.91>
ST_117 : Operation 550 [26/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 550 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 551 [26/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 551 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 113> <Delay = 2.91>
ST_118 : Operation 552 [25/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 552 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 553 [25/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 553 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 114> <Delay = 2.91>
ST_119 : Operation 554 [24/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 554 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 555 [24/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 555 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 115> <Delay = 2.91>
ST_120 : Operation 556 [23/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 556 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 557 [23/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 557 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 116> <Delay = 2.91>
ST_121 : Operation 558 [22/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 558 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 559 [22/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 559 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 117> <Delay = 2.91>
ST_122 : Operation 560 [21/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 560 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 561 [21/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 561 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 118> <Delay = 2.91>
ST_123 : Operation 562 [20/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 562 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 563 [20/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 563 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 119> <Delay = 2.91>
ST_124 : Operation 564 [19/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 564 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 565 [19/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 565 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 120> <Delay = 2.91>
ST_125 : Operation 566 [18/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 566 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 567 [18/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 567 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 121> <Delay = 2.91>
ST_126 : Operation 568 [17/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 568 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 569 [17/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 569 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 122> <Delay = 2.91>
ST_127 : Operation 570 [16/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 570 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 571 [16/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 571 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 123> <Delay = 2.91>
ST_128 : Operation 572 [15/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 572 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 573 [15/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 573 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 124> <Delay = 2.91>
ST_129 : Operation 574 [14/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 574 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 575 [14/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 575 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 125> <Delay = 2.91>
ST_130 : Operation 576 [13/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 576 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 577 [13/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 577 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 126> <Delay = 2.91>
ST_131 : Operation 578 [12/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 578 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 579 [12/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 579 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 127> <Delay = 2.91>
ST_132 : Operation 580 [11/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 580 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 581 [11/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 581 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 128> <Delay = 2.91>
ST_133 : Operation 582 [10/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 582 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 583 [10/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 583 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 129> <Delay = 2.91>
ST_134 : Operation 584 [9/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 584 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 585 [9/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 585 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 130> <Delay = 2.91>
ST_135 : Operation 586 [8/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 586 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 587 [8/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 587 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 131> <Delay = 2.91>
ST_136 : Operation 588 [7/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 588 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 589 [7/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 589 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 132> <Delay = 2.91>
ST_137 : Operation 590 [6/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 590 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 591 [6/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 591 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 133> <Delay = 2.91>
ST_138 : Operation 592 [5/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 592 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 593 [5/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 593 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 134> <Delay = 2.91>
ST_139 : Operation 594 [4/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 594 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 595 [4/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 595 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 135> <Delay = 2.91>
ST_140 : Operation 596 [3/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 596 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 597 [3/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 597 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 136> <Delay = 2.91>
ST_141 : Operation 598 [2/55] (2.91ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 598 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 599 [2/55] (2.91ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 599 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 137> <Delay = 2.09>
ST_142 : Operation 600 [1/55] (2.09ns)   --->   "%x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93]   --->   Operation 600 'call' 'x2_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 601 [1/55] (2.09ns)   --->   "%x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:94]   --->   Operation 601 'call' 'x3_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 138> <Delay = 2.10>
ST_143 : Operation 602 [55/55] (1.49ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 602 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 603 [55/55] (1.49ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 603 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %x3_V to i47" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 604 'sext' 'sext_ln1116' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_143 : Operation 605 [4/4] (2.10ns)   --->   "%r_V_15 = mul i47 %sext_ln1116, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 605 'mul' 'r_V_15' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 139> <Delay = 2.91>
ST_144 : Operation 606 [54/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 606 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 607 [54/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 607 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 608 [3/4] (2.10ns)   --->   "%r_V_15 = mul i47 %sext_ln1116, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 608 'mul' 'r_V_15' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 140> <Delay = 2.91>
ST_145 : Operation 609 [53/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 609 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 610 [53/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 610 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 611 [2/4] (2.10ns)   --->   "%r_V_15 = mul i47 %sext_ln1116, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 611 'mul' 'r_V_15' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 141> <Delay = 2.91>
ST_146 : Operation 612 [52/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 612 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 613 [52/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 613 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 614 [1/1] (0.00ns)   --->   "%r_V_14 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %x2_V, i15 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 614 'bitconcatenate' 'r_V_14' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_146 : Operation 615 [1/1] (0.66ns)   --->   "%add_ln700 = add i32 %xo_V, 65536" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 615 'add' 'add_ln700' <Predicate = (icmp_ln85)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %add_ln700, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 616 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_146 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i47 %r_V_14 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 617 'sext' 'sext_ln700' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_146 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i48 %sext_ln700, %shl_ln" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 618 'add' 'add_ln700_1' <Predicate = (icmp_ln85)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 619 [1/4] (2.10ns)   --->   "%r_V_15 = mul i47 %sext_ln1116, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 619 'mul' 'r_V_15' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i47 %r_V_15 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 620 'sext' 'sext_ln700_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_146 : Operation 621 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i48 %sext_ln700_1, %add_ln700_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 621 'add' 'add_ln700_2' <Predicate = (icmp_ln85)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 147 <SV = 142> <Delay = 2.91>
ST_147 : Operation 622 [51/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 622 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 623 [51/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 623 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 143> <Delay = 2.91>
ST_148 : Operation 624 [50/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 624 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 625 [50/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 625 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 144> <Delay = 2.91>
ST_149 : Operation 626 [49/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 626 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_149 : Operation 627 [49/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 627 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 145> <Delay = 2.91>
ST_150 : Operation 628 [48/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 628 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 629 [48/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 629 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 146> <Delay = 2.91>
ST_151 : Operation 630 [47/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 630 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 631 [47/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 631 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 147> <Delay = 2.91>
ST_152 : Operation 632 [46/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 632 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 633 [46/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 633 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 148> <Delay = 2.91>
ST_153 : Operation 634 [45/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 634 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 635 [45/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 635 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 149> <Delay = 2.91>
ST_154 : Operation 636 [44/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 636 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 637 [44/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 637 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 150> <Delay = 2.91>
ST_155 : Operation 638 [43/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 638 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 639 [43/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 639 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 151> <Delay = 2.91>
ST_156 : Operation 640 [42/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 640 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 641 [42/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 641 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 152> <Delay = 2.91>
ST_157 : Operation 642 [41/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 642 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_157 : Operation 643 [41/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 643 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 153> <Delay = 2.91>
ST_158 : Operation 644 [40/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 644 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 645 [40/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 645 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 154> <Delay = 2.91>
ST_159 : Operation 646 [39/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 646 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_159 : Operation 647 [39/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 647 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 155> <Delay = 2.91>
ST_160 : Operation 648 [38/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 648 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_160 : Operation 649 [38/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 649 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 156> <Delay = 2.91>
ST_161 : Operation 650 [37/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 650 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_161 : Operation 651 [37/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 651 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 157> <Delay = 2.91>
ST_162 : Operation 652 [36/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 652 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 653 [36/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 653 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 158> <Delay = 2.91>
ST_163 : Operation 654 [35/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 654 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_163 : Operation 655 [35/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 655 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 159> <Delay = 2.91>
ST_164 : Operation 656 [34/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 656 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_164 : Operation 657 [34/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 657 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 160> <Delay = 2.91>
ST_165 : Operation 658 [33/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 658 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_165 : Operation 659 [33/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 659 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 161> <Delay = 2.91>
ST_166 : Operation 660 [32/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 660 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_166 : Operation 661 [32/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 661 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 162> <Delay = 2.91>
ST_167 : Operation 662 [31/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 662 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_167 : Operation 663 [31/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 663 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 163> <Delay = 2.91>
ST_168 : Operation 664 [30/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 664 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 665 [30/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 665 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 164> <Delay = 2.91>
ST_169 : Operation 666 [29/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 666 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 667 [29/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 667 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 165> <Delay = 2.91>
ST_170 : Operation 668 [28/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 668 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_170 : Operation 669 [28/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 669 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 166> <Delay = 2.91>
ST_171 : Operation 670 [27/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 670 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_171 : Operation 671 [27/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 671 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 167> <Delay = 2.91>
ST_172 : Operation 672 [26/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 672 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 673 [26/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 673 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 168> <Delay = 2.91>
ST_173 : Operation 674 [25/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 674 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_173 : Operation 675 [25/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 675 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 169> <Delay = 2.91>
ST_174 : Operation 676 [24/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 676 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_174 : Operation 677 [24/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 677 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 170> <Delay = 2.91>
ST_175 : Operation 678 [23/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 678 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_175 : Operation 679 [23/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 679 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 171> <Delay = 2.91>
ST_176 : Operation 680 [22/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 680 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_176 : Operation 681 [22/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 681 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 172> <Delay = 2.91>
ST_177 : Operation 682 [21/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 682 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_177 : Operation 683 [21/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 683 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 173> <Delay = 2.91>
ST_178 : Operation 684 [20/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 684 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 685 [20/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 685 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 174> <Delay = 2.91>
ST_179 : Operation 686 [19/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 686 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_179 : Operation 687 [19/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 687 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 175> <Delay = 2.91>
ST_180 : Operation 688 [18/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 688 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_180 : Operation 689 [18/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 689 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 176> <Delay = 2.91>
ST_181 : Operation 690 [17/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 690 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_181 : Operation 691 [17/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 691 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 177> <Delay = 2.91>
ST_182 : Operation 692 [16/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 692 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_182 : Operation 693 [16/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 693 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 178> <Delay = 2.91>
ST_183 : Operation 694 [15/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 694 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_183 : Operation 695 [15/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 695 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 179> <Delay = 2.91>
ST_184 : Operation 696 [14/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 696 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_184 : Operation 697 [14/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 697 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 180> <Delay = 2.91>
ST_185 : Operation 698 [13/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 698 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_185 : Operation 699 [13/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 699 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 181> <Delay = 2.91>
ST_186 : Operation 700 [12/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 700 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_186 : Operation 701 [12/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 701 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 182> <Delay = 2.91>
ST_187 : Operation 702 [11/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 702 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_187 : Operation 703 [11/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 703 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 183> <Delay = 2.91>
ST_188 : Operation 704 [10/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 704 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_188 : Operation 705 [10/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 705 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 184> <Delay = 2.91>
ST_189 : Operation 706 [9/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 706 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_189 : Operation 707 [9/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 707 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 185> <Delay = 2.91>
ST_190 : Operation 708 [8/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 708 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_190 : Operation 709 [8/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 709 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 186> <Delay = 2.91>
ST_191 : Operation 710 [7/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 710 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_191 : Operation 711 [7/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 711 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 187> <Delay = 2.91>
ST_192 : Operation 712 [6/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 712 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_192 : Operation 713 [6/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 713 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 188> <Delay = 2.91>
ST_193 : Operation 714 [5/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 714 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_193 : Operation 715 [5/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 715 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 189> <Delay = 2.91>
ST_194 : Operation 716 [4/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 716 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 717 [4/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 717 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 190> <Delay = 2.91>
ST_195 : Operation 718 [3/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 718 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_195 : Operation 719 [3/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 719 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 191> <Delay = 2.91>
ST_196 : Operation 720 [2/55] (2.91ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 720 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_196 : Operation 721 [2/55] (2.91ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 721 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 192> <Delay = 2.09>
ST_197 : Operation 722 [1/55] (2.09ns)   --->   "%x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95]   --->   Operation 722 'call' 'x4_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_197 : Operation 723 [1/55] (2.09ns)   --->   "%x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:96]   --->   Operation 723 'call' 'x5_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 193> <Delay = 2.10>
ST_198 : Operation 724 [55/55] (1.49ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 724 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_198 : Operation 725 [55/55] (1.49ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 725 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_198 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %x4_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 726 'sext' 'sext_ln1116_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_198 : Operation 727 [4/4] (2.10ns)   --->   "%r_V_16 = mul i48 %sext_ln1116_1, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 727 'mul' 'r_V_16' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %x5_V to i43" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 728 'sext' 'sext_ln1116_2' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_198 : Operation 729 [4/4] (2.10ns)   --->   "%r_V_17 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 729 'mul' 'r_V_17' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 194> <Delay = 2.91>
ST_199 : Operation 730 [54/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 730 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 731 [54/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 731 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 732 [3/4] (2.10ns)   --->   "%r_V_16 = mul i48 %sext_ln1116_1, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 732 'mul' 'r_V_16' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 733 [3/4] (2.10ns)   --->   "%r_V_17 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 733 'mul' 'r_V_17' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 195> <Delay = 2.91>
ST_200 : Operation 734 [53/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 734 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_200 : Operation 735 [53/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 735 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_200 : Operation 736 [2/4] (2.10ns)   --->   "%r_V_16 = mul i48 %sext_ln1116_1, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 736 'mul' 'r_V_16' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 737 [2/4] (2.10ns)   --->   "%r_V_17 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 737 'mul' 'r_V_17' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 196> <Delay = 2.91>
ST_201 : Operation 738 [52/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 738 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_201 : Operation 739 [52/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 739 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_201 : Operation 740 [1/4] (2.10ns)   --->   "%r_V_16 = mul i48 %sext_ln1116_1, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 740 'mul' 'r_V_16' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_3 = add i48 %r_V_16, %add_ln700_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 741 'add' 'add_ln700_3' <Predicate = (icmp_ln85)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 742 [1/4] (2.10ns)   --->   "%r_V_17 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 742 'mul' 'r_V_17' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i43 %r_V_17 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 743 'sext' 'sext_ln700_2' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_201 : Operation 744 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%add_ln700_4 = add i48 %sext_ln700_2, %add_ln700_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 744 'add' 'add_ln700_4' <Predicate = (icmp_ln85)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 202 <SV = 197> <Delay = 2.91>
ST_202 : Operation 745 [51/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 745 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_202 : Operation 746 [51/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 746 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 198> <Delay = 2.91>
ST_203 : Operation 747 [50/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 747 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_203 : Operation 748 [50/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 748 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 199> <Delay = 2.91>
ST_204 : Operation 749 [49/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 749 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_204 : Operation 750 [49/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 750 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 200> <Delay = 2.91>
ST_205 : Operation 751 [48/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 751 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_205 : Operation 752 [48/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 752 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 201> <Delay = 2.91>
ST_206 : Operation 753 [47/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 753 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_206 : Operation 754 [47/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 754 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 202> <Delay = 2.91>
ST_207 : Operation 755 [46/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 755 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_207 : Operation 756 [46/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 756 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 203> <Delay = 2.91>
ST_208 : Operation 757 [45/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 757 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_208 : Operation 758 [45/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 758 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 204> <Delay = 2.91>
ST_209 : Operation 759 [44/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 759 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_209 : Operation 760 [44/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 760 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 205> <Delay = 2.91>
ST_210 : Operation 761 [43/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 761 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_210 : Operation 762 [43/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 762 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 211 <SV = 206> <Delay = 2.91>
ST_211 : Operation 763 [42/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 763 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_211 : Operation 764 [42/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 764 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 212 <SV = 207> <Delay = 2.91>
ST_212 : Operation 765 [41/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 765 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_212 : Operation 766 [41/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 766 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 208> <Delay = 2.91>
ST_213 : Operation 767 [40/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 767 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_213 : Operation 768 [40/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 768 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 209> <Delay = 2.91>
ST_214 : Operation 769 [39/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 769 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_214 : Operation 770 [39/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 770 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 210> <Delay = 2.91>
ST_215 : Operation 771 [38/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 771 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_215 : Operation 772 [38/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 772 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 211> <Delay = 2.91>
ST_216 : Operation 773 [37/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 773 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_216 : Operation 774 [37/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 774 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 212> <Delay = 2.91>
ST_217 : Operation 775 [36/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 775 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_217 : Operation 776 [36/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 776 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 213> <Delay = 2.91>
ST_218 : Operation 777 [35/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 777 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_218 : Operation 778 [35/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 778 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 219 <SV = 214> <Delay = 2.91>
ST_219 : Operation 779 [34/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 779 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_219 : Operation 780 [34/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 780 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 215> <Delay = 2.91>
ST_220 : Operation 781 [33/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 781 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_220 : Operation 782 [33/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 782 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 216> <Delay = 2.91>
ST_221 : Operation 783 [32/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 783 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_221 : Operation 784 [32/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 784 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 217> <Delay = 2.91>
ST_222 : Operation 785 [31/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 785 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_222 : Operation 786 [31/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 786 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 223 <SV = 218> <Delay = 2.91>
ST_223 : Operation 787 [30/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 787 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_223 : Operation 788 [30/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 788 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 219> <Delay = 2.91>
ST_224 : Operation 789 [29/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 789 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_224 : Operation 790 [29/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 790 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 220> <Delay = 2.91>
ST_225 : Operation 791 [28/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 791 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_225 : Operation 792 [28/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 792 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 221> <Delay = 2.91>
ST_226 : Operation 793 [27/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 793 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_226 : Operation 794 [27/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 794 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 222> <Delay = 2.91>
ST_227 : Operation 795 [26/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 795 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_227 : Operation 796 [26/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 796 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 228 <SV = 223> <Delay = 2.91>
ST_228 : Operation 797 [25/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 797 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_228 : Operation 798 [25/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 798 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 224> <Delay = 2.91>
ST_229 : Operation 799 [24/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 799 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_229 : Operation 800 [24/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 800 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 230 <SV = 225> <Delay = 2.91>
ST_230 : Operation 801 [23/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 801 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_230 : Operation 802 [23/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 802 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 226> <Delay = 2.91>
ST_231 : Operation 803 [22/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 803 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_231 : Operation 804 [22/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 804 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 227> <Delay = 2.91>
ST_232 : Operation 805 [21/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 805 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_232 : Operation 806 [21/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 806 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 228> <Delay = 2.91>
ST_233 : Operation 807 [20/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 807 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_233 : Operation 808 [20/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 808 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 229> <Delay = 2.91>
ST_234 : Operation 809 [19/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 809 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_234 : Operation 810 [19/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 810 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 230> <Delay = 2.91>
ST_235 : Operation 811 [18/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 811 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_235 : Operation 812 [18/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 812 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 231> <Delay = 2.91>
ST_236 : Operation 813 [17/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 813 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_236 : Operation 814 [17/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 814 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 232> <Delay = 2.91>
ST_237 : Operation 815 [16/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 815 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_237 : Operation 816 [16/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 816 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 233> <Delay = 2.91>
ST_238 : Operation 817 [15/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 817 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_238 : Operation 818 [15/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 818 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 234> <Delay = 2.91>
ST_239 : Operation 819 [14/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 819 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_239 : Operation 820 [14/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 820 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 235> <Delay = 2.91>
ST_240 : Operation 821 [13/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 821 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_240 : Operation 822 [13/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 822 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 236> <Delay = 2.91>
ST_241 : Operation 823 [12/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 823 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_241 : Operation 824 [12/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 824 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 237> <Delay = 2.91>
ST_242 : Operation 825 [11/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 825 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_242 : Operation 826 [11/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 826 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 238> <Delay = 2.91>
ST_243 : Operation 827 [10/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 827 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_243 : Operation 828 [10/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 828 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 239> <Delay = 2.91>
ST_244 : Operation 829 [9/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 829 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_244 : Operation 830 [9/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 830 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 240> <Delay = 2.91>
ST_245 : Operation 831 [8/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 831 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_245 : Operation 832 [8/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 832 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 241> <Delay = 2.91>
ST_246 : Operation 833 [7/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 833 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_246 : Operation 834 [7/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 834 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 242> <Delay = 2.91>
ST_247 : Operation 835 [6/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 835 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_247 : Operation 836 [6/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 836 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 243> <Delay = 2.91>
ST_248 : Operation 837 [5/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 837 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_248 : Operation 838 [5/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 838 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 244> <Delay = 2.91>
ST_249 : Operation 839 [4/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 839 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_249 : Operation 840 [4/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 840 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 245> <Delay = 2.91>
ST_250 : Operation 841 [3/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 841 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_250 : Operation 842 [3/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 842 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 246> <Delay = 2.91>
ST_251 : Operation 843 [2/55] (2.91ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 843 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_251 : Operation 844 [2/55] (2.91ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 844 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 247> <Delay = 2.09>
ST_252 : Operation 845 [1/55] (2.09ns)   --->   "%x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97]   --->   Operation 845 'call' 'x6_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_252 : Operation 846 [1/55] (2.09ns)   --->   "%x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:98]   --->   Operation 846 'call' 'x7_V' <Predicate = (icmp_ln85)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 248> <Delay = 2.10>
ST_253 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %x6_V to i40" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 847 'sext' 'sext_ln1116_3' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_253 : Operation 848 [4/4] (2.10ns)   --->   "%r_V_18 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 848 'mul' 'r_V_18' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %x7_V to i37" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 849 'sext' 'sext_ln1116_4' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_253 : Operation 850 [4/4] (2.10ns)   --->   "%r_V_19 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 850 'mul' 'r_V_19' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 249> <Delay = 2.10>
ST_254 : Operation 851 [3/4] (2.10ns)   --->   "%r_V_18 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 851 'mul' 'r_V_18' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 852 [3/4] (2.10ns)   --->   "%r_V_19 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 852 'mul' 'r_V_19' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 250> <Delay = 2.10>
ST_255 : Operation 853 [2/4] (2.10ns)   --->   "%r_V_18 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 853 'mul' 'r_V_18' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 854 [2/4] (2.10ns)   --->   "%r_V_19 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 854 'mul' 'r_V_19' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 251> <Delay = 2.88>
ST_256 : Operation 855 [1/4] (2.10ns)   --->   "%r_V_18 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 855 'mul' 'r_V_18' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i40 %r_V_18 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 856 'sext' 'sext_ln700_3' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_256 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i48 %sext_ln700_3, %add_ln700_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 857 'add' 'add_ln700_5' <Predicate = (icmp_ln85)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 858 [1/4] (2.10ns)   --->   "%r_V_19 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 858 'mul' 'r_V_19' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i37 %r_V_19 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 859 'sext' 'sext_ln1192' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_256 : Operation 860 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i48 %sext_ln1192, %add_ln700_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 860 'add' 'ret_V_1' <Predicate = (icmp_ln85)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 861 [1/1] (0.00ns)   --->   "%exp_result_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_1, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100]   --->   Operation 861 'partselect' 'exp_result_V' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 257 <SV = 252> <Delay = 2.10>
ST_257 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %exp_result_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101]   --->   Operation 862 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_257 : Operation 863 [4/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101]   --->   Operation 863 'mul' 'r_V_20' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 253> <Delay = 2.10>
ST_258 : Operation 864 [3/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101]   --->   Operation 864 'mul' 'r_V_20' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 254> <Delay = 2.10>
ST_259 : Operation 865 [2/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101]   --->   Operation 865 'mul' 'r_V_20' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 255> <Delay = 2.10>
ST_260 : Operation 866 [1/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101]   --->   Operation 866 'mul' 'r_V_20' <Predicate = (icmp_ln85)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 867 [1/1] (0.00ns)   --->   "%s_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_20, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101]   --->   Operation 867 'partselect' 's_V' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 261 <SV = 256> <Delay = 1.15>
ST_261 : Operation 868 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str14) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 868 'specloopname' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_261 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 869 'specregionbegin' 'tmp_15' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_261 : Operation 870 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:86]   --->   Operation 870 'speclooptripcount' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_261 : Operation 871 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:87]   --->   Operation 871 'specpipeline' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_261 : Operation 872 [1/1] (0.00ns)   --->   "%vout_buffer_V_addr = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:102]   --->   Operation 872 'getelementptr' 'vout_buffer_V_addr' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_261 : Operation 873 [1/1] (1.15ns)   --->   "store i32 %s_V, i32* %vout_buffer_V_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:102]   --->   Operation 873 'store' <Predicate = (icmp_ln85)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 874 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str14, i32 %tmp_15)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:103]   --->   Operation 874 'specregionend' 'empty_82' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_261 : Operation 875 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85]   --->   Operation 875 'br' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 262 <SV = 23> <Delay = 0.82>
ST_262 : Operation 876 [1/1] (0.82ns)   --->   "%add_ln203_2 = add i64 %empty, %sext_ln64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 876 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 877 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %add_ln203_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 877 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 263 <SV = 24> <Delay = 2.92>
ST_263 : Operation 878 [1/1] (2.92ns)   --->   "%gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln56)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 878 'writereq' 'gmem_addr_4_wr_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 879 [1/1] (0.60ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 879 'br' <Predicate = true> <Delay = 0.60>

State 264 <SV = 25> <Delay = 1.15>
ST_264 : Operation 880 [1/1] (0.00ns)   --->   "%j5_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]"   --->   Operation 880 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i31 %j5_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 881 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 882 [1/1] (0.85ns)   --->   "%icmp_ln107 = icmp slt i32 %zext_ln107, %select_ln56" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 882 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 883 [1/1] (0.66ns)   --->   "%j_3 = add i31 %j5_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 883 'add' 'j_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 884 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %write, label %hls_label_0_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i31 %j5_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 885 'zext' 'zext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_264 : Operation 886 [1/1] (0.00ns)   --->   "%vout_buffer_V_addr_1 = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln110" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 886 'getelementptr' 'vout_buffer_V_addr_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_264 : Operation 887 [2/2] (1.15ns)   --->   "%vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 887 'load' 'vout_buffer_V_load' <Predicate = (icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 265 <SV = 26> <Delay = 1.15>
ST_265 : Operation 888 [1/2] (1.15ns)   --->   "%vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 888 'load' 'vout_buffer_V_load' <Predicate = (icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 266 <SV = 27> <Delay = 2.92>
ST_266 : Operation 889 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 889 'specloopname' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_266 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str15)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 890 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_266 : Operation 891 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:108]   --->   Operation 891 'speclooptripcount' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_266 : Operation 892 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:109]   --->   Operation 892 'specpipeline' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_266 : Operation 893 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_V_load, i4 -1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 893 'write' <Predicate = (icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 894 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str15, i32 %tmp_16)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:111]   --->   Operation 894 'specregionend' 'empty_83' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_266 : Operation 895 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107]   --->   Operation 895 'br' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 267 <SV = 26> <Delay = 2.92>
ST_267 : Operation 896 [5/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 896 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 27> <Delay = 2.92>
ST_268 : Operation 897 [4/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 897 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 28> <Delay = 2.92>
ST_269 : Operation 898 [3/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 898 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 29> <Delay = 2.92>
ST_270 : Operation 899 [2/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 899 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 30> <Delay = 2.92>
ST_271 : Operation 900 [1/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110]   --->   Operation 900 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 901 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:129]   --->   Operation 901 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 902 [1/1] (0.00ns)   --->   "br label %.preheader1042" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52]   --->   Operation 902 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	s_axi read on port 'size' [26]  (1 ns)
	'sub' operation ('sub_ln52', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52) [55]  (0.669 ns)
	'sub' operation ('sub_ln52_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52) [57]  (0.585 ns)
	'select' operation ('select_ln52', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52) [59]  (0 ns)
	'select' operation ('select_ln52_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:52) [60]  (0.353 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56) [64]  (0 ns)
	'add' operation ('i', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56) [70]  (0.669 ns)
	'icmp' operation ('icmp_ln56', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56) [71]  (0.859 ns)
	'select' operation ('select_ln56', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:56) [73]  (0.227 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [77]  (2.92 ns)

 <State 10>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61) [80]  (0 ns)
	'icmp' operation ('icmp_ln61', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:61) [82]  (0.859 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [91]  (2.92 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v1_buffer_V_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) [92]  (0 ns)
	'store' operation ('store_ln64', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64) of variable 'gmem_addr_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:64 on array 'v1_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:47 [93]  (1.16 ns)

 <State 13>: 0.825ns
The critical path consists of the following:
	'add' operation ('add_ln203_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [100]  (0.825 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [102]  (2.92 ns)

 <State 21>: 0.5ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68) [105]  (0 ns)
	'icmp' operation ('icmp_ln68', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:68) [106]  (0.5 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [115]  (2.92 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v2_buffer_V_addr_4', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) [116]  (0 ns)
	'store' operation ('store_ln71', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71) of variable 'gmem_addr_1_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:71 on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:48 [117]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'load' operation ('t.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:74) on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:48 [121]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'load' operation ('t.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:74) on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:48 [121]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'load' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:76) on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:48 [123]  (1.16 ns)

 <State 27>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85) [131]  (0 ns)
	'icmp' operation ('icmp_ln85', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:85) [133]  (0.859 ns)

 <State 28>: 1.49ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (1.49 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 35>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 53>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 54>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 55>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 56>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 57>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 58>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 59>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 60>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 61>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 62>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 63>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 64>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 65>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 67>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 68>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 69>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 70>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 71>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 72>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 73>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 74>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 75>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 76>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 77>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 78>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 79>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 80>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 81>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.92 ns)

 <State 82>: 2.81ns
The critical path consists of the following:
	'call' operation ('hls_p.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:90) to 'pow<32, 16>' [144]  (2.09 ns)
	'sub' operation ('sub_ln1148', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [148]  (0.72 ns)

 <State 83>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [161]  (2.16 ns)

 <State 84>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [161]  (2.16 ns)

 <State 85>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [161]  (2.16 ns)

 <State 86>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [161]  (2.16 ns)

 <State 87>: 2.82ns
The critical path consists of the following:
	'mul' operation ('mul_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [156]  (2.1 ns)
	'sub' operation ('sub_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [157]  (0.72 ns)

 <State 88>: 2.33ns
The critical path consists of the following:
	'add' operation ('ret.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:92) [163]  (0.844 ns)
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (1.49 ns)

 <State 89>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 90>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 91>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 92>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 93>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 94>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 95>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 96>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 97>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 98>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 99>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 100>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 101>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 102>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 103>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 104>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 105>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 106>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 107>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 108>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 109>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 110>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 111>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 112>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 113>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 114>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 115>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 116>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 117>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 118>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 119>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 120>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 121>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 122>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 123>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 124>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 125>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 126>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 127>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 128>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 129>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 130>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 131>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 132>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 133>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 134>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 135>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 136>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 137>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 138>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 139>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 140>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 141>: 2.92ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.92 ns)

 <State 142>: 2.09ns
The critical path consists of the following:
	'call' operation ('x2.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:93) to 'pow<32, 16>' [165]  (2.09 ns)

 <State 143>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [177]  (2.1 ns)

 <State 144>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 145>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 146>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 147>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 148>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 149>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 150>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 151>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 152>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 153>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 154>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 155>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 156>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 157>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 158>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 159>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 160>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 161>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 162>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 163>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 164>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 165>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 166>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 167>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 168>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 169>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 170>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 171>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 172>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 173>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 174>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 175>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 176>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 177>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 178>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 179>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 180>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 181>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 182>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 183>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 184>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 185>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 186>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 187>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 188>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 189>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 190>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 191>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 192>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 193>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 194>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 195>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 196>: 2.92ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.92 ns)

 <State 197>: 2.09ns
The critical path consists of the following:
	'call' operation ('x4.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:95) to 'pow<32, 16>' [167]  (2.09 ns)

 <State 198>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [181]  (2.1 ns)

 <State 199>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 200>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 201>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 202>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 203>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 204>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 205>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 206>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 207>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 208>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 209>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 210>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 211>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 212>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 213>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 214>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 215>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 216>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 217>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 218>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 219>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 220>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 221>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 222>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 223>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 224>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 225>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 226>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 227>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 228>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 229>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 230>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 231>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 232>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 233>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 234>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 235>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 236>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 237>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 238>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 239>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 240>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 241>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 242>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 243>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 244>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 245>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 246>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 247>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 248>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 249>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 250>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 251>: 2.92ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.92 ns)

 <State 252>: 2.09ns
The critical path consists of the following:
	'call' operation ('x6.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:97) to 'pow<32, 16>' [169]  (2.09 ns)

 <State 253>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [188]  (2.1 ns)

 <State 254>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [188]  (2.1 ns)

 <State 255>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [188]  (2.1 ns)

 <State 256>: 2.88ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [188]  (2.1 ns)
	'add' operation ('add_ln700_5', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [190]  (0 ns)
	'add' operation ('ret.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:100) [194]  (0.781 ns)

 <State 257>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101) [197]  (2.1 ns)

 <State 258>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101) [197]  (2.1 ns)

 <State 259>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101) [197]  (2.1 ns)

 <State 260>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101) [197]  (2.1 ns)

 <State 261>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('vout_buffer_V_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:102) [199]  (0 ns)
	'store' operation ('store_ln102', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:102) of variable 's.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:101 on array 'vout_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:49 [200]  (1.16 ns)

 <State 262>: 0.825ns
The critical path consists of the following:
	'add' operation ('add_ln203_2', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [204]  (0.825 ns)

 <State 263>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [206]  (2.92 ns)

 <State 264>: 1.16ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:107) [209]  (0 ns)
	'getelementptr' operation ('vout_buffer_V_addr_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [220]  (0 ns)
	'load' operation ('vout_buffer_V_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) on array 'vout_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:49 [221]  (1.16 ns)

 <State 265>: 1.16ns
The critical path consists of the following:
	'load' operation ('vout_buffer_V_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) on array 'vout_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:49 [221]  (1.16 ns)

 <State 266>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [222]  (2.92 ns)

 <State 267>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [226]  (2.92 ns)

 <State 268>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [226]  (2.92 ns)

 <State 269>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [226]  (2.92 ns)

 <State 270>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [226]  (2.92 ns)

 <State 271>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_dev.cpp:110) [226]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
