{
  "Top": "resize_accel",
  "RtlTop": "resize_accel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name=moments",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "491302",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "resize_accel",
    "Version": "1.0",
    "DisplayName": "moments",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/xf_resize_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axis2xfMat.vhd",
      "impl\/vhdl\/CoreProcessDownArea.vhd",
      "impl\/vhdl\/fifo_w24_d2_A.vhd",
      "impl\/vhdl\/fifo_w24_d150_A.vhd",
      "impl\/vhdl\/Inverse.vhd",
      "impl\/vhdl\/Inverse_xf_divisibkb.vhd",
      "impl\/vhdl\/resize.vhd",
      "impl\/vhdl\/resize_accel_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/resize_accel_mac_eOg.vhd",
      "impl\/vhdl\/resize_accel_mac_fYi.vhd",
      "impl\/vhdl\/resize_accel_mac_hbi.vhd",
      "impl\/vhdl\/resize_accel_mul_dEe.vhd",
      "impl\/vhdl\/resize_accel_mul_g8j.vhd",
      "impl\/vhdl\/resize_accel_mux_cud.vhd",
      "impl\/vhdl\/resize_accel_mux_Gfk.vhd",
      "impl\/vhdl\/resize_accel_mux_Hfu.vhd",
      "impl\/vhdl\/resize_accel_sdivFfa.vhd",
      "impl\/vhdl\/resize_accel_sremIfE.vhd",
      "impl\/vhdl\/resize_Loop_1_proc59.vhd",
      "impl\/vhdl\/resize_Loop_2_proc61.vhd",
      "impl\/vhdl\/start_for_resize_KfY.vhd",
      "impl\/vhdl\/start_for_resize_U0.vhd",
      "impl\/vhdl\/start_for_xfMat2aLf8.vhd",
      "impl\/vhdl\/start_for_xFresizJfO.vhd",
      "impl\/vhdl\/xfExtractPixels.vhd",
      "impl\/vhdl\/xfMat2axis.vhd",
      "impl\/vhdl\/xFresize60.vhd",
      "impl\/vhdl\/xFResizeAreaDownScal.vhd",
      "impl\/vhdl\/xFResizeAreaDownSEe0.vhd",
      "impl\/vhdl\/xFResizeAreaDownSibs.vhd",
      "impl\/vhdl\/xFResizeAreaDownSjbC.vhd",
      "impl\/vhdl\/xFResizeAreaDownSmb6.vhd",
      "impl\/vhdl\/xFResizeAreaDownSocq.vhd",
      "impl\/vhdl\/xFResizeAreaDownStde.vhd",
      "impl\/vhdl\/xFResizeAreaDownSudo.vhd",
      "impl\/vhdl\/xFResizeAreaDownSvdy.vhd",
      "impl\/vhdl\/xFResizeAreaDownSwdI.vhd",
      "impl\/vhdl\/resize_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axis2xfMat.v",
      "impl\/verilog\/CoreProcessDownArea.v",
      "impl\/verilog\/fifo_w24_d2_A.v",
      "impl\/verilog\/fifo_w24_d150_A.v",
      "impl\/verilog\/Inverse.v",
      "impl\/verilog\/Inverse_xf_divisibkb.v",
      "impl\/verilog\/Inverse_xf_divisibkb_rom.dat",
      "impl\/verilog\/resize.v",
      "impl\/verilog\/resize_accel_AXILiteS_s_axi.v",
      "impl\/verilog\/resize_accel_mac_eOg.v",
      "impl\/verilog\/resize_accel_mac_fYi.v",
      "impl\/verilog\/resize_accel_mac_hbi.v",
      "impl\/verilog\/resize_accel_mul_dEe.v",
      "impl\/verilog\/resize_accel_mul_g8j.v",
      "impl\/verilog\/resize_accel_mux_cud.v",
      "impl\/verilog\/resize_accel_mux_Gfk.v",
      "impl\/verilog\/resize_accel_mux_Hfu.v",
      "impl\/verilog\/resize_accel_sdivFfa.v",
      "impl\/verilog\/resize_accel_sremIfE.v",
      "impl\/verilog\/resize_Loop_1_proc59.v",
      "impl\/verilog\/resize_Loop_2_proc61.v",
      "impl\/verilog\/start_for_resize_KfY.v",
      "impl\/verilog\/start_for_resize_U0.v",
      "impl\/verilog\/start_for_xfMat2aLf8.v",
      "impl\/verilog\/start_for_xFresizJfO.v",
      "impl\/verilog\/xfExtractPixels.v",
      "impl\/verilog\/xfMat2axis.v",
      "impl\/verilog\/xFresize60.v",
      "impl\/verilog\/xFResizeAreaDownScal.v",
      "impl\/verilog\/xFResizeAreaDownSEe0.v",
      "impl\/verilog\/xFResizeAreaDownSibs.v",
      "impl\/verilog\/xFResizeAreaDownSjbC.v",
      "impl\/verilog\/xFResizeAreaDownSmb6.v",
      "impl\/verilog\/xFResizeAreaDownSocq.v",
      "impl\/verilog\/xFResizeAreaDownStde.v",
      "impl\/verilog\/xFResizeAreaDownSudo.v",
      "impl\/verilog\/xFResizeAreaDownSvdy.v",
      "impl\/verilog\/xFResizeAreaDownSwdI.v",
      "impl\/verilog\/resize_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/resize_accel_v1_0\/data\/resize_accel.mdd",
      "impl\/misc\/drivers\/resize_accel_v1_0\/data\/resize_accel.tcl",
      "impl\/misc\/drivers\/resize_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/resize_accel_v1_0\/src\/xresize_accel.c",
      "impl\/misc\/drivers\/resize_accel_v1_0\/src\/xresize_accel.h",
      "impl\/misc\/drivers\/resize_accel_v1_0\/src\/xresize_accel_hw.h",
      "impl\/misc\/drivers\/resize_accel_v1_0\/src\/xresize_accel_linux.c",
      "impl\/misc\/drivers\/resize_accel_v1_0\/src\/xresize_accel_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Misca\/beuth_ws1920\/ModellbasierterEntwurf\/PYNQ-ts\/boards\/ip\/hls\/resize\/moments\/solution1\/.autopilot\/db\/resize_accel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS src dst",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dst": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TLAST": {
          "Type": "integer signed",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inval",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of inval",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inval",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of inval"
            }]
        },
        {
          "offset": "0x18",
          "name": "xc_out",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of xc_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xc_out",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of xc_out"
            }]
        },
        {
          "offset": "0x1c",
          "name": "xc_out_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of xc_out",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "xc_out_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal xc_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "yc_out",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of yc_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "yc_out",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of yc_out"
            }]
        },
        {
          "offset": "0x24",
          "name": "yc_out_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of yc_out",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "yc_out_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal yc_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "anglexcomp",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of anglexcomp",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "anglexcomp",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of anglexcomp"
            }]
        },
        {
          "offset": "0x2c",
          "name": "anglexcomp_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of anglexcomp",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "anglexcomp_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal anglexcomp_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "angleycomp",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of angleycomp",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "angleycomp",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of angleycomp"
            }]
        },
        {
          "offset": "0x34",
          "name": "angleycomp_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of angleycomp",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "angleycomp_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal angleycomp_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "src": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer signed",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "inval": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "xc_out": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "24",
      "statusOffset": "28",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "1"
    },
    "yc_out": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "32",
      "statusOffset": "36",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "1"
    },
    "anglexcomp": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "40",
      "statusOffset": "44",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "1"
    },
    "angleycomp": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "48",
      "statusOffset": "52",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "1"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "src_data_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_last_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "dst_data_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_last_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "resize_accel",
      "Instances": [
        {
          "ModuleName": "resize",
          "InstanceName": "resize_U0",
          "Instances": [
            {
              "ModuleName": "xFresize60",
              "InstanceName": "xFresize60_U0",
              "Instances": [{
                  "ModuleName": "xFResizeAreaDownScal",
                  "InstanceName": "grp_xFResizeAreaDownScal_fu_60",
                  "Instances": [
                    {
                      "ModuleName": "Inverse",
                      "InstanceName": "grp_Inverse_fu_1782"
                    },
                    {
                      "ModuleName": "CoreProcessDownArea",
                      "InstanceName": "grp_CoreProcessDownArea_fu_1808"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1849"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1861"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1873"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1885"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1897"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1909"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1921"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1933"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1945"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1957"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1969"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "grp_xfExtractPixels_fu_1981"
                    },
                    {
                      "ModuleName": "xfExtractPixels",
                      "InstanceName": "call_ret14_xfExtractPixels_fu_1993"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "resize_Loop_1_proc59",
              "InstanceName": "resize_Loop_1_proc59_U0"
            },
            {
              "ModuleName": "resize_Loop_2_proc61",
              "InstanceName": "resize_Loop_2_proc61_U0"
            }
          ]
        },
        {
          "ModuleName": "xfMat2axis",
          "InstanceName": "xfMat2axis_U0"
        },
        {
          "ModuleName": "axis2xfMat",
          "InstanceName": "axis2xfMat_U0"
        }
      ]
    },
    "Metrics": {
      "axis2xfMat": {
        "Latency": {
          "LatencyBest": "231481",
          "LatencyAvg": "231481",
          "LatencyWorst": "231481",
          "PipelineII": "231481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "360",
            "Latency": "231480",
            "PipelineII": "",
            "PipelineDepth": "643",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "640",
                "Latency": "640",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "113",
          "LUT": "199",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "resize_Loop_1_proc59": {
        "Latency": {
          "LatencyBest": "231481",
          "LatencyAvg": "231481",
          "LatencyWorst": "231481",
          "PipelineII": "231481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "360",
            "Latency": "231480",
            "PipelineII": "",
            "PipelineDepth": "643",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "640",
                "Latency": "640",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "37",
          "LUT": "161",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Inverse": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "5",
          "LatencyWorst": "8",
          "PipelineIIMin": "1",
          "PipelineIIMax": "8",
          "PipelineII": "1 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.501"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 4",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "FF": "110",
          "LUT": "544",
          "DSP48E": "0"
        }
      },
      "xfExtractPixels": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.479"
        },
        "Area": {
          "FF": "0",
          "LUT": "225",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "CoreProcessDownArea": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "90",
          "FF": "2932",
          "LUT": "817"
        }
      },
      "xFResizeAreaDownScal": {
        "Latency": {
          "LatencyBest": "491300",
          "LatencyAvg": "494819",
          "LatencyWorst": "497837",
          "PipelineIIMin": "491300",
          "PipelineIIMax": "497837",
          "PipelineII": "491300 ~ 497837",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Loops": [
          {
            "Name": "Hoffset_loop",
            "TripCount": "320",
            "LatencyMin": "3520",
            "LatencyMax": "7680",
            "Latency": "3520 ~ 7680",
            "PipelineII": "",
            "PipelineDepthMin": "11",
            "PipelineDepthMax": "24",
            "PipelineDepth": "11 ~ 24",
            "Loops": [{
                "Name": "Hoffset_loop.1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "4",
                "Latency": "1 ~ 4",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Voffset_loop",
            "TripCount": "180",
            "LatencyMin": "1800",
            "LatencyMax": "4140",
            "Latency": "1800 ~ 4140",
            "PipelineII": "",
            "PipelineDepthMin": "10",
            "PipelineDepthMax": "23",
            "PipelineDepth": "10 ~ 23",
            "Loops": [{
                "Name": "Voffset_loop.1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "4",
                "Latency": "1 ~ 4",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "5",
            "Latency": "3215",
            "PipelineII": "",
            "PipelineDepth": "643",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "640",
                "Latency": "640",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "outerloop",
            "TripCount": "360",
            "Latency": "482760",
            "PipelineII": "",
            "PipelineDepth": "1341",
            "Loops": [{
                "Name": "innerloop",
                "TripCount": "645",
                "Latency": "1335",
                "PipelineII": "2",
                "PipelineDepth": "48"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "33",
          "DSP48E": "118",
          "FF": "13147",
          "LUT": "14626"
        }
      },
      "xFresize60": {
        "Latency": {
          "LatencyBest": "491301",
          "LatencyAvg": "494820",
          "LatencyWorst": "497838",
          "PipelineIIMin": "491301",
          "PipelineIIMax": "497838",
          "PipelineII": "491301 ~ 497838",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "33",
          "DSP48E": "118",
          "FF": "13152",
          "LUT": "14679"
        }
      },
      "resize_Loop_2_proc61": {
        "Latency": {
          "LatencyBest": "58141",
          "LatencyAvg": "58141",
          "LatencyWorst": "58141",
          "PipelineII": "58141",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "180",
            "Latency": "58140",
            "PipelineII": "",
            "PipelineDepth": "323",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "320",
                "Latency": "320",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "33",
          "LUT": "151",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "resize": {
        "Latency": {
          "LatencyBest": "491301",
          "LatencyAvg": "494820",
          "LatencyWorst": "497838",
          "PipelineIIMin": "491302",
          "PipelineIIMax": "497839",
          "PipelineII": "491302 ~ 497839",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "33",
          "DSP48E": "118",
          "FF": "13233",
          "LUT": "15078"
        }
      },
      "xfMat2axis": {
        "Latency": {
          "LatencyBest": "58321",
          "LatencyAvg": "58321",
          "LatencyWorst": "58321",
          "PipelineII": "58321",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "180",
            "Latency": "58320",
            "PipelineII": "",
            "PipelineDepth": "324",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "320",
                "Latency": "321",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "95",
          "LUT": "260",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "resize_accel": {
        "Latency": {
          "LatencyBest": "491302",
          "LatencyAvg": "494821",
          "LatencyWorst": "497839",
          "PipelineIIMin": "491302",
          "PipelineIIMax": "497839",
          "PipelineII": "491302 ~ 497839",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "37",
          "DSP48E": "118",
          "FF": "13765",
          "LUT": "16015"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "resize_accel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-01-13 23:50:43 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
