0
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_forward_fcc_top glbl -prj forward_fcc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s forward_fcc 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_mac_muladd_16s_16s_23ns_23_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_mac_muladd_16s_16s_23ns_23_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module forward_fcc_mac_muladd_16s_16s_23ns_23_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_wbuf_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_wbuf_V_ram
INFO: [VRFC 10-311] analyzing module forward_fcc_wbuf_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module forward_fcc_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_mul_31s_31s_31_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_mul_31s_31s_31_2_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module forward_fcc_mul_31s_31s_31_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_forward_fcc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_mul_7ns_8ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_mul_7ns_8ns_14_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module forward_fcc_mul_7ns_8ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_ybuf_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_ybuf_V_ram
INFO: [VRFC 10-311] analyzing module forward_fcc_ybuf_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_fcc_mul_32s_32s_32_2_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module forward_fcc_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/df_process_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.forward_fcc_CTRL_s_axi
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_buffer(DA...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_decoder(D...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_write(NUM...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_buffer(DA...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_read(NUM_...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi_throttle_...
Compiling module xil_defaultlib.forward_fcc_gmem_m_axi(NUM_READ_...
Compiling module xil_defaultlib.forward_fcc_ybuf_V_ram
Compiling module xil_defaultlib.forward_fcc_ybuf_V(DataWidth=16,...
Compiling module xil_defaultlib.forward_fcc_wbuf_V_ram
Compiling module xil_defaultlib.forward_fcc_wbuf_V(DataWidth=16,...
Compiling module xil_defaultlib.forward_fcc_mul_31s_31s_31_2_1_M...
Compiling module xil_defaultlib.forward_fcc_mul_31s_31s_31_2_1(I...
Compiling module xil_defaultlib.forward_fcc_mul_7ns_8ns_14_1_1_M...
Compiling module xil_defaultlib.forward_fcc_mul_7ns_8ns_14_1_1(I...
Compiling module xil_defaultlib.forward_fcc_mul_32s_32s_32_2_1_M...
Compiling module xil_defaultlib.forward_fcc_mul_32s_32s_32_2_1(I...
Compiling module xil_defaultlib.forward_fcc_mac_muladd_16s_16s_2...
Compiling module xil_defaultlib.forward_fcc_mac_muladd_16s_16s_2...
Compiling module xil_defaultlib.forward_fcc
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_forward_fcc_top
Compiling module work.glbl
Built simulation snapshot forward_fcc

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/xsim.dir/forward_fcc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 29 16:23:36 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/forward_fcc/xsim_script.tcl
# xsim {forward_fcc} -autoloadwcfg -tclbatch {forward_fcc.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source forward_fcc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1865000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1905 ns : File "/home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/sim/verilog/forward_fcc.autotb.v" Line 449
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 29 16:23:44 2022...
0
ERROR: System recieved a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be: 1) the depth setting of pointer type argument is much larger than it needed; 2)insufficient depth of array argument; 3)null pointer etc.
Current execution stopped during CodeState = ENTER_WRAPC_PC.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

