--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml juntar.twx juntar.ncd -o juntar.twr juntar.pcf -ucf
BasysRevEGeneralYo.ucf

Design file:              juntar.ncd
Physical constraint file: juntar.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
btn_bajar      |    3.301(R)|    0.838(R)|clk_BUFGP         |   0.000|
btn_subir      |    3.808(R)|    0.399(R)|clk_BUFGP         |   0.000|
sw_sentido     |    1.915(R)|    1.098(R)|clk_BUFGP         |   0.000|
sw_velocidad<0>|    7.497(R)|   -1.505(R)|clk_BUFGP         |   0.000|
sw_velocidad<1>|    7.485(R)|   -1.277(R)|clk_BUFGP         |   0.000|
sw_velocidad<2>|    7.069(R)|   -0.688(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodo<0>    |   11.004(R)|clk_BUFGP         |   0.000|
anodo<1>    |   10.417(R)|clk_BUFGP         |   0.000|
anodo<2>    |   10.595(R)|clk_BUFGP         |   0.000|
led_salida  |    8.427(R)|clk_BUFGP         |   0.000|
led_sentido |    6.020(R)|clk_BUFGP         |   0.000|
motor1      |    8.014(R)|clk_BUFGP         |   0.000|
motor2      |    7.849(R)|clk_BUFGP         |   0.000|
segmento<0> |   21.709(R)|clk_BUFGP         |   0.000|
segmento<1> |   21.283(R)|clk_BUFGP         |   0.000|
segmento<2> |   21.704(R)|clk_BUFGP         |   0.000|
segmento<3> |   21.764(R)|clk_BUFGP         |   0.000|
segmento<4> |   20.868(R)|clk_BUFGP         |   0.000|
segmento<5> |   21.215(R)|clk_BUFGP         |   0.000|
segmento<6> |   22.831(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.366|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn_reset      |anodo<0>       |   10.269|
btn_reset      |anodo<1>       |    9.740|
btn_reset      |anodo<2>       |    7.785|
sw_velocidad<0>|segmento<0>    |   14.455|
sw_velocidad<0>|segmento<1>    |   14.029|
sw_velocidad<0>|segmento<2>    |   14.450|
sw_velocidad<0>|segmento<3>    |   14.510|
sw_velocidad<0>|segmento<4>    |   13.614|
sw_velocidad<0>|segmento<5>    |   13.961|
sw_velocidad<0>|segmento<6>    |   15.577|
sw_velocidad<1>|segmento<0>    |   14.000|
sw_velocidad<1>|segmento<1>    |   13.574|
sw_velocidad<1>|segmento<2>    |   13.995|
sw_velocidad<1>|segmento<3>    |   14.055|
sw_velocidad<1>|segmento<4>    |   13.159|
sw_velocidad<1>|segmento<5>    |   13.506|
sw_velocidad<1>|segmento<6>    |   15.122|
sw_velocidad<2>|segmento<0>    |   13.751|
sw_velocidad<2>|segmento<1>    |   13.325|
sw_velocidad<2>|segmento<2>    |   13.746|
sw_velocidad<2>|segmento<3>    |   13.806|
sw_velocidad<2>|segmento<4>    |   12.910|
sw_velocidad<2>|segmento<5>    |   13.257|
sw_velocidad<2>|segmento<6>    |   14.873|
---------------+---------------+---------+


Analysis completed Wed Sep 11 18:27:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



