

================================================================
== Vitis HLS Report for 'hwmm_layer2'
================================================================
* Date:           Mon Nov 18 06:18:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1129|     1129|  11.290 us|  11.290 us|  1129|  1129|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |     1128|     1128|       141|          -|          -|     8|        no|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    516|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    160|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     413|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    8|     413|   1049|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_32s_40_1_1_U16  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U17  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U18  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U19  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U20  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U21  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U22  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U23  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0| 160|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_layer2_weights_V_U  |hwmm_layer2_weights_layer2_weights_V  |        2|  0|   0|    0|  2048|   11|     1|        22528|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |        2|  0|   0|    0|  2048|   11|     1|        22528|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_fu_463_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln40_fu_955_p2       |         +|   0|  0|  13|           6|           3|
    |add_ln44_1_fu_551_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln44_2_fu_692_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln44_3_fu_832_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln44_fu_393_p2       |         +|   0|  0|  14|           7|           2|
    |ret_V_18_fu_518_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_19_fu_622_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_20_fu_659_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_21_fu_762_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_22_fu_799_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_23_fu_902_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_24_fu_939_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_481_p2          |         +|   0|  0|  47|          40|          40|
    |or_ln40_1_fu_675_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln40_2_fu_815_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln40_fu_534_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln44_1_fu_592_p2      |        or|   0|  0|   6|           6|           1|
    |or_ln44_2_fu_719_p2      |        or|   0|  0|   6|           6|           1|
    |or_ln44_3_fu_859_p2      |        or|   0|  0|   6|           6|           1|
    |or_ln44_fu_445_p2        |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 516|         414|         362|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |  14|          3|    1|          3|
    |input_0_address0                   |  26|          5|    6|         30|
    |input_0_address1                   |  26|          5|    6|         30|
    |j_reg_257                          |   9|          2|    6|         12|
    |k_7_reg_293                        |   9|          2|    7|         14|
    |k_8_reg_317                        |   9|          2|    7|         14|
    |k_9_reg_341                        |   9|          2|    7|         14|
    |k_reg_269                          |   9|          2|    7|         14|
    |output_0_address0                  |  26|          5|    5|         25|
    |output_0_d0                        |  26|          5|   32|        160|
    |sum_V_30_reg_280                   |   9|          2|   32|         64|
    |sum_V_31_reg_304                   |   9|          2|   32|         64|
    |sum_V_32_reg_328                   |   9|          2|   32|         64|
    |sum_V_33_reg_352                   |   9|          2|   32|         64|
    |weights_layer2_weights_V_address0  |  26|          5|   11|         55|
    |weights_layer2_weights_V_address1  |  26|          5|   11|         55|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 373|         76|  242|        707|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |empty_43_reg_996               |   6|   0|    6|          0|
    |empty_45_reg_1051              |   6|   0|    6|          0|
    |j_reg_257                      |   6|   0|    6|          0|
    |k_7_reg_293                    |   7|   0|    7|          0|
    |k_8_reg_317                    |   7|   0|    7|          0|
    |k_9_reg_341                    |   7|   0|    7|          0|
    |k_reg_269                      |   7|   0|    7|          0|
    |mul_ln1192_16_reg_1061         |  40|   0|   40|          0|
    |mul_ln1192_18_reg_1117         |  40|   0|   40|          0|
    |mul_ln1192_20_reg_1173         |  40|   0|   40|          0|
    |mul_ln1192_reg_1006            |  40|   0|   40|          0|
    |or_ln40_1_reg_1081             |   4|   0|    5|          1|
    |or_ln40_2_reg_1137             |   3|   0|    5|          2|
    |or_ln40_reg_1026               |   4|   0|    5|          1|
    |or_ln44_2_reg_1111             |   5|   0|    6|          1|
    |or_ln44_3_reg_1167             |   5|   0|    6|          1|
    |sum_V_30_reg_280               |  32|   0|   32|          0|
    |sum_V_31_reg_304               |  32|   0|   32|          0|
    |sum_V_32_reg_328               |  32|   0|   32|          0|
    |sum_V_33_reg_352               |  32|   0|   32|          0|
    |tmp_19_reg_982                 |   1|   0|    1|          0|
    |tmp_19_reg_982_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_20_reg_1037                |   1|   0|    1|          0|
    |tmp_20_reg_1037_pp1_iter1_reg  |   1|   0|    1|          0|
    |tmp_21_reg_1092                |   1|   0|    1|          0|
    |tmp_21_reg_1092_pp2_iter1_reg  |   1|   0|    1|          0|
    |tmp_22_reg_1148                |   1|   0|    1|          0|
    |tmp_22_reg_1148_pp3_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln40_reg_975             |   5|   0|    5|          0|
    |zext_ln40_1_reg_970            |   6|   0|   11|          5|
    |zext_ln40_reg_965              |   6|   0|   64|         58|
    |zext_ln44_1_reg_1087           |   4|   0|   64|         60|
    |zext_ln44_2_reg_1143           |   3|   0|   64|         61|
    |zext_ln44_reg_1032             |   4|   0|   64|         60|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 413|   0|  663|        250|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hwmm_layer2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hwmm_layer2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hwmm_layer2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hwmm_layer2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hwmm_layer2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hwmm_layer2|  return value|
|input_0_address0   |  out|    6|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   32|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    6|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   32|   ap_memory|       input_0|         array|
|output_0_address0  |  out|    5|   ap_memory|      output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0        |  out|   32|   ap_memory|      output_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

