INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/test_bench_new/vivado_prj/DT_vivado.srcs/sim_1/imports/motor_dtf_antiwindup/DT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/test_bench_new/vivado_prj/DT_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
