// Seed: 1160552394
module module_0 (
    output supply1 id_0,
    input tri1 id_1
    , id_4,
    output tri id_2
);
  wire id_5;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    inout wor id_2,
    input tri0 id_3
);
  tri0 id_5 = id_3;
  xor primCall (id_2, id_3, id_0);
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4
);
  logic [7:0] id_6;
  assign id_6[""] = 1;
  assign module_0.type_2 = 0;
endmodule
