#define INDUS_TX_EB_ADDR_LOW_OFFSET  0xc00
#define INDUS_TX_EB_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_TX_EB_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_TX_EB_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_TX_EB_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_TX_EB_ADDR_HIGH_OFFSET  0xc04
#define INDUS_TX_EB_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_TX_EB_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_TX_EB_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_TX_EB_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_TX_EB_LENGTH_OFFSET  0xc08
#define INDUS_TX_EB_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_TX_EB_LENGTH_VALID_MASK  0x000003FF
#define INDUS_TX_EB_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_TX_EB_LENGTH_READ_MASK  0x000003FF
#define INDUS_TX_EB_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_TX_EB_HEAD_OFFSET  0xc0c
#define INDUS_TX_EB_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_TX_EB_HEAD_VALID_MASK  0x000003FF
#define INDUS_TX_EB_HEAD_WRITE_MASK  0x000003FF
#define INDUS_TX_EB_HEAD_READ_MASK  0x000003FF
#define INDUS_TX_EB_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_TX_EB_TAIL_OFFSET  0xc10
#define INDUS_TX_EB_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_TX_EB_TAIL_VALID_MASK  0x000003FF
#define INDUS_TX_EB_TAIL_WRITE_MASK  0x00000000
#define INDUS_TX_EB_TAIL_READ_MASK  0x000003FF
#define INDUS_TX_EB_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_TX_OB_ADDR_LOW_OFFSET  0xc14
#define INDUS_TX_OB_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_TX_OB_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_TX_OB_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_TX_OB_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_TX_OB_ADDR_HIGH_OFFSET  0xc18
#define INDUS_TX_OB_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_TX_OB_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_TX_OB_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_TX_OB_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_TX_OB_LENGTH_OFFSET  0xc1c
#define INDUS_TX_OB_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_TX_OB_LENGTH_VALID_MASK  0x000003FF
#define INDUS_TX_OB_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_TX_OB_LENGTH_READ_MASK  0x000003FF
#define INDUS_TX_OB_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_TX_OB_HEAD_OFFSET  0xc20
#define INDUS_TX_OB_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_TX_OB_HEAD_VALID_MASK  0x000003FF
#define INDUS_TX_OB_HEAD_WRITE_MASK  0x00000000
#define INDUS_TX_OB_HEAD_READ_MASK  0x000003FF
#define INDUS_TX_OB_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_TX_OB_TAIL_OFFSET  0xc24
#define INDUS_TX_OB_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_TX_OB_TAIL_VALID_MASK  0x000003FF
#define INDUS_TX_OB_TAIL_WRITE_MASK  0x000003FF
#define INDUS_TX_OB_TAIL_READ_MASK  0x000003FF
#define INDUS_TX_OB_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_TX_BUFF_THLD_OFFSET  0xc28
#define INDUS_TX_BUFF_THLD_DEFAULT_VAL  0x00000001
#define INDUS_TX_BUFF_THLD_VALID_MASK  0x000003FF
#define INDUS_TX_BUFF_THLD_WRITE_MASK  0x000003FF
#define INDUS_TX_BUFF_THLD_READ_MASK  0x000003FF
#define INDUS_TX_BUFF_THLD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_EB_ADDR_LOW_OFFSET  0xc2c
#define INDUS_RX_EB_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_RX_EB_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_EB_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_EB_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_RX_EB_ADDR_HIGH_OFFSET  0xc30
#define INDUS_RX_EB_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_RX_EB_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_EB_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_EB_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_RX_EB_LENGTH_OFFSET  0xc34
#define INDUS_RX_EB_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_RX_EB_LENGTH_VALID_MASK  0x000003FF
#define INDUS_RX_EB_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_RX_EB_LENGTH_READ_MASK  0x000003FF
#define INDUS_RX_EB_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_EB_HEAD_OFFSET  0xc38
#define INDUS_RX_EB_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_RX_EB_HEAD_VALID_MASK  0x000003FF
#define INDUS_RX_EB_HEAD_WRITE_MASK  0x000003FF
#define INDUS_RX_EB_HEAD_READ_MASK  0x000003FF
#define INDUS_RX_EB_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_EB_TAIL_OFFSET  0xc3c
#define INDUS_RX_EB_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_RX_EB_TAIL_VALID_MASK  0x000003FF
#define INDUS_RX_EB_TAIL_WRITE_MASK  0x00000000
#define INDUS_RX_EB_TAIL_READ_MASK  0x000003FF
#define INDUS_RX_EB_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB0_ADDR_LOW_OFFSET  0xc40
#define INDUS_RX_OB0_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB0_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB0_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB0_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB0_ADDR_HIGH_OFFSET  0xc44
#define INDUS_RX_OB0_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB0_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB0_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB0_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB0_LENGTH_OFFSET  0xc48
#define INDUS_RX_OB0_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB0_LENGTH_VALID_MASK  0x000003FF
#define INDUS_RX_OB0_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_RX_OB0_LENGTH_READ_MASK  0x000003FF
#define INDUS_RX_OB0_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB0_HEAD_OFFSET  0xc4c
#define INDUS_RX_OB0_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB0_HEAD_VALID_MASK  0x000003FF
#define INDUS_RX_OB0_HEAD_WRITE_MASK  0x00000000
#define INDUS_RX_OB0_HEAD_READ_MASK  0x000003FF
#define INDUS_RX_OB0_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB0_TAIL_OFFSET  0xc50
#define INDUS_RX_OB0_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB0_TAIL_VALID_MASK  0x000003FF
#define INDUS_RX_OB0_TAIL_WRITE_MASK  0x000003FF
#define INDUS_RX_OB0_TAIL_READ_MASK  0x000003FF
#define INDUS_RX_OB0_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB1_ADDR_LOW_OFFSET  0xc54
#define INDUS_RX_OB1_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB1_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB1_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB1_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB1_ADDR_HIGH_OFFSET  0xc58
#define INDUS_RX_OB1_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB1_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB1_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB1_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB1_LENGTH_OFFSET  0xc5c
#define INDUS_RX_OB1_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB1_LENGTH_VALID_MASK  0x000003FF
#define INDUS_RX_OB1_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_RX_OB1_LENGTH_READ_MASK  0x000003FF
#define INDUS_RX_OB1_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB1_HEAD_OFFSET  0xc60
#define INDUS_RX_OB1_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB1_HEAD_VALID_MASK  0x000003FF
#define INDUS_RX_OB1_HEAD_WRITE_MASK  0x00000000
#define INDUS_RX_OB1_HEAD_READ_MASK  0x000003FF
#define INDUS_RX_OB1_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB1_TAIL_OFFSET  0xc64
#define INDUS_RX_OB1_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB1_TAIL_VALID_MASK  0x000003FF
#define INDUS_RX_OB1_TAIL_WRITE_MASK  0x000003FF
#define INDUS_RX_OB1_TAIL_READ_MASK  0x000003FF
#define INDUS_RX_OB1_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB2_ADDR_LOW_OFFSET  0xc68
#define INDUS_RX_OB2_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB2_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB2_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB2_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB2_ADDR_HIGH_OFFSET  0xc6c
#define INDUS_RX_OB2_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB2_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB2_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB2_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB2_LENGTH_OFFSET  0xc70
#define INDUS_RX_OB2_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB2_LENGTH_VALID_MASK  0x000003FF
#define INDUS_RX_OB2_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_RX_OB2_LENGTH_READ_MASK  0x000003FF
#define INDUS_RX_OB2_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB2_HEAD_OFFSET  0xc74
#define INDUS_RX_OB2_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB2_HEAD_VALID_MASK  0x000003FF
#define INDUS_RX_OB2_HEAD_WRITE_MASK  0x00000000
#define INDUS_RX_OB2_HEAD_READ_MASK  0x000003FF
#define INDUS_RX_OB2_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB2_TAIL_OFFSET  0xc78
#define INDUS_RX_OB2_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB2_TAIL_VALID_MASK  0x000003FF
#define INDUS_RX_OB2_TAIL_WRITE_MASK  0x000003FF
#define INDUS_RX_OB2_TAIL_READ_MASK  0x000003FF
#define INDUS_RX_OB2_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB3_ADDR_LOW_OFFSET  0xc7c
#define INDUS_RX_OB3_ADDR_LOW_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB3_ADDR_LOW_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB3_ADDR_LOW_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB3_ADDR_LOW_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB3_ADDR_HIGH_OFFSET  0xc80
#define INDUS_RX_OB3_ADDR_HIGH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB3_ADDR_HIGH_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_OB3_ADDR_HIGH_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_OB3_ADDR_HIGH_READ_MASK  0xFFFFFFFF

#define INDUS_RX_OB3_LENGTH_OFFSET  0xc84
#define INDUS_RX_OB3_LENGTH_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB3_LENGTH_VALID_MASK  0x000003FF
#define INDUS_RX_OB3_LENGTH_WRITE_MASK  0x000003FF
#define INDUS_RX_OB3_LENGTH_READ_MASK  0x000003FF
#define INDUS_RX_OB3_LENGTH_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB3_HEAD_OFFSET  0xc88
#define INDUS_RX_OB3_HEAD_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB3_HEAD_VALID_MASK  0x000003FF
#define INDUS_RX_OB3_HEAD_WRITE_MASK  0x00000000
#define INDUS_RX_OB3_HEAD_READ_MASK  0x000003FF
#define INDUS_RX_OB3_HEAD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_OB3_TAIL_OFFSET  0xc8c
#define INDUS_RX_OB3_TAIL_DEFAULT_VAL  0x00000000
#define INDUS_RX_OB3_TAIL_VALID_MASK  0x000003FF
#define INDUS_RX_OB3_TAIL_WRITE_MASK  0x000003FF
#define INDUS_RX_OB3_TAIL_READ_MASK  0x000003FF
#define INDUS_RX_OB3_TAIL_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_Q0_INTR_CNT_OFFSET  0xc90
#define INDUS_RX_Q0_INTR_CNT_DEFAULT_VAL  0x00000001
#define INDUS_RX_Q0_INTR_CNT_VALID_MASK  0x000003FF
#define INDUS_RX_Q0_INTR_CNT_WRITE_MASK  0x000003FF
#define INDUS_RX_Q0_INTR_CNT_READ_MASK  0x000003FF
#define INDUS_RX_Q0_INTR_CNT_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_Q1_INTR_CNT_OFFSET  0xc94
#define INDUS_RX_Q1_INTR_CNT_DEFAULT_VAL  0x00000001
#define INDUS_RX_Q1_INTR_CNT_VALID_MASK  0x000003FF
#define INDUS_RX_Q1_INTR_CNT_WRITE_MASK  0x000003FF
#define INDUS_RX_Q1_INTR_CNT_READ_MASK  0x000003FF
#define INDUS_RX_Q1_INTR_CNT_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_Q2_INTR_CNT_OFFSET  0xc98
#define INDUS_RX_Q2_INTR_CNT_DEFAULT_VAL  0x00000001
#define INDUS_RX_Q2_INTR_CNT_VALID_MASK  0x000003FF
#define INDUS_RX_Q2_INTR_CNT_WRITE_MASK  0x000003FF
#define INDUS_RX_Q2_INTR_CNT_READ_MASK  0x000003FF
#define INDUS_RX_Q2_INTR_CNT_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_Q3_INTR_CNT_OFFSET  0xc9c
#define INDUS_RX_Q3_INTR_CNT_DEFAULT_VAL  0x00000001
#define INDUS_RX_Q3_INTR_CNT_VALID_MASK  0x000003FF
#define INDUS_RX_Q3_INTR_CNT_WRITE_MASK  0x000003FF
#define INDUS_RX_Q3_INTR_CNT_READ_MASK  0x000003FF
#define INDUS_RX_Q3_INTR_CNT_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_RX_Q0_IDLE_TMR_OFFSET  0xca0
#define INDUS_RX_Q0_IDLE_TMR_DEFAULT_VAL  0x00000000
#define INDUS_RX_Q0_IDLE_TMR_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_Q0_IDLE_TMR_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_Q0_IDLE_TMR_READ_MASK  0xFFFFFFFF

#define INDUS_RX_Q1_IDLE_TMR_OFFSET  0xca4
#define INDUS_RX_Q1_IDLE_TMR_DEFAULT_VAL  0x00000000
#define INDUS_RX_Q1_IDLE_TMR_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_Q1_IDLE_TMR_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_Q1_IDLE_TMR_READ_MASK  0xFFFFFFFF

#define INDUS_RX_Q2_IDLE_TMR_OFFSET  0xca8
#define INDUS_RX_Q2_IDLE_TMR_DEFAULT_VAL  0x00000000
#define INDUS_RX_Q2_IDLE_TMR_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_Q2_IDLE_TMR_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_Q2_IDLE_TMR_READ_MASK  0xFFFFFFFF

#define INDUS_RX_Q3_IDLE_TMR_OFFSET  0xcac
#define INDUS_RX_Q3_IDLE_TMR_DEFAULT_VAL  0x00000000
#define INDUS_RX_Q3_IDLE_TMR_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_Q3_IDLE_TMR_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_Q3_IDLE_TMR_READ_MASK  0xFFFFFFFF

#define INDUS_RX_TIMER_CNT_OFFSET  0xcb0
#define INDUS_RX_TIMER_CNT_DEFAULT_VAL  0x00000000
#define INDUS_RX_TIMER_CNT_VALID_MASK  0xFFFFFFFF
#define INDUS_RX_TIMER_CNT_WRITE_MASK  0xFFFFFFFF
#define INDUS_RX_TIMER_CNT_READ_MASK  0xFFFFFFFF

#define INDUS_RX_TIMER_EN_OFFSET  0xcb4
#define INDUS_RX_TIMER_EN_DEFAULT_VAL  0x00000000
#define INDUS_RX_TIMER_EN_VALID_MASK  0x00000001
#define INDUS_RX_TIMER_EN_WRITE_MASK  0x00000001
#define INDUS_RX_TIMER_EN_READ_MASK  0x00000001
#define INDUS_RX_TIMER_EN_RESERVED_31_1_MASK    	   0xFFFFFFFE

#define INDUS_RX_EB_THLD_OFFSET  0xcb8
#define INDUS_RX_EB_THLD_DEFAULT_VAL  0x00000000
#define INDUS_RX_EB_THLD_VALID_MASK  0x000003FF
#define INDUS_RX_EB_THLD_WRITE_MASK  0x000003FF
#define INDUS_RX_EB_THLD_READ_MASK  0x000003FF
#define INDUS_RX_EB_THLD_RESERVED_31_10_MASK    	   0xFFFFFC00

#define INDUS_AXI_ID_OFFSET  0xcbc
#define INDUS_AXI_ID_DEFAULT_VAL  0x00000000
#define INDUS_AXI_ID_VALID_MASK  0x0000000F
#define INDUS_AXI_ID_WRITE_MASK  0x0000000F
#define INDUS_AXI_ID_READ_MASK  0x0000000F
#define INDUS_AXI_ID_RESERVED_31_4_MASK    	   0xFFFFFFF0
#define INDUS_AXI_ID_WID    	   0x0000000C
#define INDUS_AXI_ID_RID    	   0x00000003

