{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554324884084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554324884089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 16:54:43 2019 " "Processing started: Wed Apr 03 16:54:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554324884089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324884089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiles -c tiles " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiles -c tiles" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324884089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554324884663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554324884663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../Lab_6/files/vga_adapter/vga_pll.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../Lab_6/files/vga_adapter/vga_controller.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../Lab_6/files/vga_adapter/vga_address_translator.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894259 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 tiles.v(254) " "Verilog HDL Expression warning at tiles.v(254): truncated literal to match 7 bits" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 254 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1554324894263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tiles.v(229) " "Verilog HDL information at tiles.v(229): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554324894263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiles.v(144) " "Verilog HDL Declaration information at tiles.v(144): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554324894263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE tiles.v(118) " "Verilog HDL Declaration information at tiles.v(118): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554324894263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tiles.v 7 7 " "Found 7 design units, including 7 entities, in source file output_files/tiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiles " "Found entity 1: tiles" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""} { "Info" "ISGN_ENTITY_NAME" "3 check_tile " "Found entity 3: check_tile" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""} { "Info" "ISGN_ENTITY_NAME" "4 generator " "Found entity 4: generator" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter " "Found entity 5: counter" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""} { "Info" "ISGN_ENTITY_NAME" "6 display_lives " "Found entity 6: display_lives" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""} { "Info" "ISGN_ENTITY_NAME" "7 hex_decoder " "Found entity 7: hex_decoder" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894265 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tiles.v(94) " "Verilog HDL Instantiation warning at tiles.v(94): instance has no name" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554324894267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiles " "Elaborating entity \"tiles\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554324894348 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] tiles.v(28) " "Output port \"LEDG\[3\]\" at tiles.v(28) has no driver" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554324894348 "|tiles"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "output_files/tiles.v" "VGA" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894452 ""}  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554324894452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554324894640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324894640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../Lab_6/files/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../Lab_6/files/vga_adapter/vga_pll.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554324894690 ""}  } { { "../Lab_6/files/vga_adapter/vga_pll.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554324894690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../Lab_6/files/vga_adapter/vga_adapter.v" "controller" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:comb_4 " "Elaborating entity \"control\" for hierarchy \"control:comb_4\"" {  } { { "output_files/tiles.v" "comb_4" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_c tiles.v(142) " "Verilog HDL or VHDL warning at tiles.v(142): object \"t_c\" assigned a value but never read" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554324894699 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tile tiles.v(146) " "Verilog HDL or VHDL warning at tiles.v(146): object \"tile\" assigned a value but never read" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554324894699 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_counter tiles.v(156) " "Verilog HDL or VHDL warning at tiles.v(156): object \"read_counter\" assigned a value but never read" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554324894703 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 tiles.v(244) " "Verilog HDL assignment warning at tiles.v(244): truncated value with size 8 to match size of target (7)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894708 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 tiles.v(253) " "Verilog HDL assignment warning at tiles.v(253): truncated value with size 8 to match size of target (7)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894708 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 tiles.v(267) " "Verilog HDL assignment warning at tiles.v(267): truncated value with size 8 to match size of target (7)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894709 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 tiles.v(287) " "Verilog HDL assignment warning at tiles.v(287): truncated value with size 8 to match size of target (7)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894709 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 tiles.v(389) " "Verilog HDL assignment warning at tiles.v(389): truncated value with size 8 to match size of target (7)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894710 "|tiles|control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 tiles.v(402) " "Verilog HDL assignment warning at tiles.v(402): truncated value with size 8 to match size of target (7)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894711 "|tiles|control:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_lives control:comb_4\|display_lives:d " "Elaborating entity \"display_lives\" for hierarchy \"control:comb_4\|display_lives:d\"" {  } { { "output_files/tiles.v" "d" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator control:comb_4\|generator:g " "Elaborating entity \"generator\" for hierarchy \"control:comb_4\|generator:g\"" {  } { { "output_files/tiles.v" "g" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter control:comb_4\|counter:c " "Elaborating entity \"counter\" for hierarchy \"control:comb_4\|counter:c\"" {  } { { "output_files/tiles.v" "c" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiles.v(500) " "Verilog HDL assignment warning at tiles.v(500): truncated value with size 32 to match size of target (1)" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554324894832 "|tiles|control:comb_4|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_tile control:comb_4\|check_tile:ct " "Elaborating entity \"check_tile\" for hierarchy \"control:comb_4\|check_tile:ct\"" {  } { { "output_files/tiles.v" "ct" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h1\"" {  } { { "output_files/tiles.v" "h1" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324894862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554324895862 "|tiles|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554324895862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554324895943 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554324896374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.map.smsg " "Generated suppressed messages file C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324896426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554324896653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554324896653 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "output_files/tiles.v" "" { Text "C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554324896864 "|tiles|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554324896864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "563 " "Implemented 563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554324896864 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554324896864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554324896864 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554324896864 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554324896864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554324896864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554324896965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 16:54:56 2019 " "Processing ended: Wed Apr 03 16:54:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554324896965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554324896965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554324896965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554324896965 ""}
