// Seed: 3547297223
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_5 = 1;
  logic id_6 = id_4 - 1;
endmodule
