// Seed: 439608059
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_4;
  uwire id_5;
  assign id_2 = id_5 ^ 1'b0;
  wire id_6, id_7;
  tri0 id_8, id_9;
  tri1 id_10 = 1'b0;
  assign id_5 = 1 - 1;
  assign id_8 = (1'd0);
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_11[1] = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_13,
      id_6
  );
endmodule
