|DIVISOR
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => clock_out~reg0.CLK
clock_out << clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


