{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539569638028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539569638028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:13:57 2018 " "Processing started: Sun Oct 14 23:13:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539569638028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1539569638028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Controller -c LCD_Controller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Controller -c LCD_Controller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1539569638028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1539569638519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1539569638519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/main.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main/synthesis/Main.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Main/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Main/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_irq_mapper " "Found entity 1: Main_irq_mapper" {  } { { "Main/synthesis/submodules/Main_irq_mapper.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0 " "Found entity 1: Main_mm_interconnect_0" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Main_mm_interconnect_0_avalon_st_adapter" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_rsp_mux " "Found entity 1: Main_mm_interconnect_0_rsp_mux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file main/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646799 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_rsp_demux " "Found entity 1: Main_mm_interconnect_0_rsp_demux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_cmd_mux " "Found entity 1: Main_mm_interconnect_0_cmd_mux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_cmd_demux " "Found entity 1: Main_mm_interconnect_0_cmd_demux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Main_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Main_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1539569646805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Main_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Main_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1539569646805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_router_002_default_decode " "Found entity 1: Main_mm_interconnect_0_router_002_default_decode" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646806 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main_mm_interconnect_0_router_002 " "Found entity 2: Main_mm_interconnect_0_router_002" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Main_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Main_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1539569646807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Main_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Main_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1539569646807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_router_default_decode " "Found entity 1: Main_mm_interconnect_0_router_default_decode" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646808 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main_mm_interconnect_0_router " "Found entity 2: Main_mm_interconnect_0_router" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Main/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Main/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Main/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Main/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Main/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Main/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_processor_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor_custom_instruction_master_multi_xconnect " "Found entity 1: Main_nios2_processor_custom_instruction_master_multi_xconnect" {  } { { "Main/synthesis/submodules/Main_nios2_processor_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Main/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_push_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_push_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_push_buttons " "Found entity 1: Main_push_buttons" {  } { { "Main/synthesis/submodules/Main_push_buttons.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_push_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor " "Found entity 1: Main_nios2_processor" {  } { { "Main/synthesis/submodules/Main_nios2_processor.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file main/synthesis/submodules/main_nios2_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor_cpu_register_bank_a_module " "Found entity 1: Main_nios2_processor_cpu_register_bank_a_module" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main_nios2_processor_cpu_register_bank_b_module " "Found entity 2: Main_nios2_processor_cpu_register_bank_b_module" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main_nios2_processor_cpu_nios2_oci_debug " "Found entity 3: Main_nios2_processor_cpu_nios2_oci_debug" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "4 Main_nios2_processor_cpu_nios2_oci_break " "Found entity 4: Main_nios2_processor_cpu_nios2_oci_break" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "5 Main_nios2_processor_cpu_nios2_oci_xbrk " "Found entity 5: Main_nios2_processor_cpu_nios2_oci_xbrk" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "6 Main_nios2_processor_cpu_nios2_oci_dbrk " "Found entity 6: Main_nios2_processor_cpu_nios2_oci_dbrk" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "7 Main_nios2_processor_cpu_nios2_oci_itrace " "Found entity 7: Main_nios2_processor_cpu_nios2_oci_itrace" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "8 Main_nios2_processor_cpu_nios2_oci_td_mode " "Found entity 8: Main_nios2_processor_cpu_nios2_oci_td_mode" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "9 Main_nios2_processor_cpu_nios2_oci_dtrace " "Found entity 9: Main_nios2_processor_cpu_nios2_oci_dtrace" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "10 Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "11 Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "12 Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "13 Main_nios2_processor_cpu_nios2_oci_fifo " "Found entity 13: Main_nios2_processor_cpu_nios2_oci_fifo" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "14 Main_nios2_processor_cpu_nios2_oci_pib " "Found entity 14: Main_nios2_processor_cpu_nios2_oci_pib" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "15 Main_nios2_processor_cpu_nios2_oci_im " "Found entity 15: Main_nios2_processor_cpu_nios2_oci_im" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "16 Main_nios2_processor_cpu_nios2_performance_monitors " "Found entity 16: Main_nios2_processor_cpu_nios2_performance_monitors" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "17 Main_nios2_processor_cpu_nios2_avalon_reg " "Found entity 17: Main_nios2_processor_cpu_nios2_avalon_reg" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "18 Main_nios2_processor_cpu_ociram_sp_ram_module " "Found entity 18: Main_nios2_processor_cpu_ociram_sp_ram_module" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "19 Main_nios2_processor_cpu_nios2_ocimem " "Found entity 19: Main_nios2_processor_cpu_nios2_ocimem" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "20 Main_nios2_processor_cpu_nios2_oci " "Found entity 20: Main_nios2_processor_cpu_nios2_oci" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""} { "Info" "ISGN_ENTITY_NAME" "21 Main_nios2_processor_cpu " "Found entity 21: Main_nios2_processor_cpu" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor_cpu_debug_slave_sysclk " "Found entity 1: Main_nios2_processor_cpu_debug_slave_sysclk" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_sysclk.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor_cpu_debug_slave_tck " "Found entity 1: Main_nios2_processor_cpu_debug_slave_tck" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_tck.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor_cpu_debug_slave_wrapper " "Found entity 1: Main_nios2_processor_cpu_debug_slave_wrapper" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_processor_cpu_test_bench " "Found entity 1: Main_nios2_processor_cpu_test_bench" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_test_bench.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_main_memory " "Found entity 1: Main_main_memory" {  } { { "Main/synthesis/submodules/Main_main_memory.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_main_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_lcd_output.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_lcd_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_lcd_output " "Found entity 1: Main_lcd_output" {  } { { "Main/synthesis/submodules/Main_lcd_output.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_lcd_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerLCD " "Found entity 1: ControllerLCD" {  } { { "Main/synthesis/submodules/LCD_Controller.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569646856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569646856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1539569646912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerLCD ControllerLCD:controllerlcd_0 " "Elaborating entity \"ControllerLCD\" for hierarchy \"ControllerLCD:controllerlcd_0\"" {  } { { "Main/synthesis/Main.v" "controllerlcd_0" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569646946 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD_Controller.v(28) " "Verilog HDL Case Statement warning at LCD_Controller.v(28): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Main/synthesis/submodules/LCD_Controller.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/LCD_Controller.v" 28 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1539569646947 "|Main|ControllerLCD:controllerlcd_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done LCD_Controller.v(19) " "Output port \"done\" at LCD_Controller.v(19) has no driver" {  } { { "Main/synthesis/submodules/LCD_Controller.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/LCD_Controller.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1539569646947 "|Main|ControllerLCD:controllerlcd_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_lcd_output Main_lcd_output:lcd_output " "Elaborating entity \"Main_lcd_output\" for hierarchy \"Main_lcd_output:lcd_output\"" {  } { { "Main/synthesis/Main.v" "lcd_output" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569646959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_main_memory Main_main_memory:main_memory " "Elaborating entity \"Main_main_memory\" for hierarchy \"Main_main_memory:main_memory\"" {  } { { "Main/synthesis/Main.v" "main_memory" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569646976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Main_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Main_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "Main/synthesis/submodules/Main_main_memory.v" "the_altsyncram" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_main_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Main_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "Main/synthesis/submodules/Main_main_memory.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_main_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_main_memory:main_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Main_main_memory:main_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Main_main_memory.hex " "Parameter \"init_file\" = \"Main_main_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10024 " "Parameter \"maximum_depth\" = \"10024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10024 " "Parameter \"numwords_a\" = \"10024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647034 ""}  } { { "Main/synthesis/submodules/Main_main_memory.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_main_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1539569647034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igg1 " "Found entity 1: altsyncram_igg1" {  } { { "db/altsyncram_igg1.tdf" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_igg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569647076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569647076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igg1 Main_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_igg1:auto_generated " "Elaborating entity \"altsyncram_igg1\" for hierarchy \"Main_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_igg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569647318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569647318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Main_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_igg1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"Main_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_igg1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_igg1.tdf" "decode3" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_igg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569647360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569647360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Main_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_igg1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"Main_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_igg1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_igg1.tdf" "mux2" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_igg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor Main_nios2_processor:nios2_processor " "Elaborating entity \"Main_nios2_processor\" for hierarchy \"Main_nios2_processor:nios2_processor\"" {  } { { "Main/synthesis/Main.v" "nios2_processor" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu " "Elaborating entity \"Main_nios2_processor_cpu\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor.v" "cpu" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_test_bench Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_test_bench:the_Main_nios2_processor_cpu_test_bench " "Elaborating entity \"Main_nios2_processor_cpu_test_bench\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_test_bench:the_Main_nios2_processor_cpu_test_bench\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_test_bench" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 3616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_register_bank_a_module Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a " "Elaborating entity \"Main_nios2_processor_cpu_register_bank_a_module\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "Main_nios2_processor_cpu_register_bank_a" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_altsyncram" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647600 ""}  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1539569647600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569647637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569647637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_a_module:Main_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_register_bank_b_module Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_b_module:Main_nios2_processor_cpu_register_bank_b " "Elaborating entity \"Main_nios2_processor_cpu_register_bank_b_module\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_register_bank_b_module:Main_nios2_processor_cpu_register_bank_b\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "Main_nios2_processor_cpu_register_bank_b" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 4164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 4683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_debug Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_debug\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_debug" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_altera_std_synchronizer" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1539569647735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647735 ""}  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1539569647735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_break Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_break:the_Main_nios2_processor_cpu_nios2_oci_break " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_break\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_break:the_Main_nios2_processor_cpu_nios2_oci_break\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_break" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_xbrk Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_xbrk:the_Main_nios2_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_xbrk\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_xbrk:the_Main_nios2_processor_cpu_nios2_oci_xbrk\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_xbrk" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_dbrk Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_dbrk:the_Main_nios2_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_dbrk\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_dbrk:the_Main_nios2_processor_cpu_nios2_oci_dbrk\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_dbrk" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_itrace Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_itrace:the_Main_nios2_processor_cpu_nios2_oci_itrace " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_itrace\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_itrace:the_Main_nios2_processor_cpu_nios2_oci_itrace\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_itrace" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_dtrace Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_dtrace:the_Main_nios2_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_dtrace\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_dtrace:the_Main_nios2_processor_cpu_nios2_oci_dtrace\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_dtrace" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_td_mode Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_dtrace:the_Main_nios2_processor_cpu_nios2_oci_dtrace\|Main_nios2_processor_cpu_nios2_oci_td_mode:Main_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_td_mode\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_dtrace:the_Main_nios2_processor_cpu_nios2_oci_dtrace\|Main_nios2_processor_cpu_nios2_oci_td_mode:Main_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "Main_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_fifo Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_fifo\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_fifo" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\|Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\|Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\|Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\|Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\|Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_fifo:the_Main_nios2_processor_cpu_nios2_oci_fifo\|Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_pib Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_pib:the_Main_nios2_processor_cpu_nios2_oci_pib " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_pib\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_pib:the_Main_nios2_processor_cpu_nios2_oci_pib\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_pib" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_oci_im Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_im:the_Main_nios2_processor_cpu_nios2_oci_im " "Elaborating entity \"Main_nios2_processor_cpu_nios2_oci_im\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_oci_im:the_Main_nios2_processor_cpu_nios2_oci_im\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_oci_im" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_avalon_reg Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_avalon_reg:the_Main_nios2_processor_cpu_nios2_avalon_reg " "Elaborating entity \"Main_nios2_processor_cpu_nios2_avalon_reg\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_avalon_reg:the_Main_nios2_processor_cpu_nios2_avalon_reg\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_avalon_reg" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_nios2_ocimem Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem " "Elaborating entity \"Main_nios2_processor_cpu_nios2_ocimem\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_nios2_ocimem" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_ociram_sp_ram_module Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram " "Elaborating entity \"Main_nios2_processor_cpu_ociram_sp_ram_module\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "Main_nios2_processor_cpu_ociram_sp_ram" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_altsyncram" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569647998 ""}  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1539569647998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569648035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569648035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem\|Main_nios2_processor_cpu_ociram_sp_ram_module:Main_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_debug_slave_wrapper Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper " "Elaborating entity \"Main_nios2_processor_cpu_debug_slave_wrapper\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu.v" "the_Main_nios2_processor_cpu_debug_slave_wrapper" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_debug_slave_tck Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck " "Elaborating entity \"Main_nios2_processor_cpu_debug_slave_tck\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "the_Main_nios2_processor_cpu_debug_slave_tck" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_cpu_debug_slave_sysclk Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|Main_nios2_processor_cpu_debug_slave_sysclk:the_Main_nios2_processor_cpu_debug_slave_sysclk " "Elaborating entity \"Main_nios2_processor_cpu_debug_slave_sysclk\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|Main_nios2_processor_cpu_debug_slave_sysclk:the_Main_nios2_processor_cpu_debug_slave_sysclk\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "the_Main_nios2_processor_cpu_debug_slave_sysclk" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "Main_nios2_processor_cpu_debug_slave_phy" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\"" {  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy " "Instantiated megafunction \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648161 ""}  } { { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1539569648161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Main_nios2_processor:nios2_processor\|Main_nios2_processor_cpu:cpu\|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci\|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Main_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_push_buttons Main_push_buttons:push_buttons " "Elaborating entity \"Main_push_buttons\" for hierarchy \"Main_push_buttons:push_buttons\"" {  } { { "Main/synthesis/Main.v" "push_buttons" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_processor_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_processor_custom_instruction_master_translator\"" {  } { { "Main/synthesis/Main.v" "nios2_processor_custom_instruction_master_translator" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648784 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "Main/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1539569648785 "|Main|altera_customins_master_translator:nios2_processor_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_nios2_processor_custom_instruction_master_multi_xconnect Main_nios2_processor_custom_instruction_master_multi_xconnect:nios2_processor_custom_instruction_master_multi_xconnect " "Elaborating entity \"Main_nios2_processor_custom_instruction_master_multi_xconnect\" for hierarchy \"Main_nios2_processor_custom_instruction_master_multi_xconnect:nios2_processor_custom_instruction_master_multi_xconnect\"" {  } { { "Main/synthesis/Main.v" "nios2_processor_custom_instruction_master_multi_xconnect" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_processor_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_processor_custom_instruction_master_multi_slave_translator0\"" {  } { { "Main/synthesis/Main.v" "nios2_processor_custom_instruction_master_multi_slave_translator0" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Main/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1539569648813 "|Main|altera_customins_slave_translator:nios2_processor_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Main/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1539569648814 "|Main|altera_customins_slave_translator:nios2_processor_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Main/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1539569648814 "|Main|altera_customins_slave_translator:nios2_processor_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0 Main_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Main_mm_interconnect_0\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Main/synthesis/Main.v" "mm_interconnect_0" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_data_master_translator" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_instruction_master_translator" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569648987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_translator" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_output_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_output_s1_translator\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "lcd_output_s1_translator" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "main_memory_s1_translator" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_data_master_agent" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_instruction_master_agent" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_agent" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Main/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Main_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_agent_rsp_fifo" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_router Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router:router " "Elaborating entity \"Main_mm_interconnect_0_router\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router:router\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "router" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_router_default_decode Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router:router\|Main_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Main_mm_interconnect_0_router_default_decode\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router:router\|Main_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_router_002 Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Main_mm_interconnect_0_router_002\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router_002:router_002\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "router_002" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_router_002_default_decode Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router_002:router_002\|Main_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Main_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_router_002:router_002\|Main_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_cmd_demux Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Main_mm_interconnect_0_cmd_demux\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "cmd_demux" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_cmd_mux Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Main_mm_interconnect_0_cmd_mux\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "cmd_mux" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Main/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_rsp_demux Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Main_mm_interconnect_0_rsp_demux\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "rsp_demux" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_rsp_mux Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Main_mm_interconnect_0_rsp_mux\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "rsp_mux" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Main/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_avalon_st_adapter Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Main_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Main_mm_interconnect_0:mm_interconnect_0\|Main_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Main_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_irq_mapper Main_irq_mapper:irq_mapper " "Elaborating entity \"Main_irq_mapper\" for hierarchy \"Main_irq_mapper:irq_mapper\"" {  } { { "Main/synthesis/Main.v" "irq_mapper" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Main/synthesis/Main.v" "rst_controller" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Main/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Main/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1539569649410 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1539569650261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.14.23:14:13 Progress: Loading sld4dedc2c0/alt_sld_fab_wrapper_hw.tcl " "2018.10.14.23:14:13 Progress: Loading sld4dedc2c0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569653563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569655305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569655406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569656572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569656712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569656853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569657001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569657008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1539569657015 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1539569657699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4dedc2c0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4dedc2c0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4dedc2c0/alt_sld_fab.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569657976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569657976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569658054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569658054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569658056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569658056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569658124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569658124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569658205 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569658205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569658205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/ip/sld4dedc2c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539569658274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539569658274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1539569659266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/output_files/LCD_Controller.map.smsg " "Generated suppressed messages file D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/output_files/LCD_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1539569659589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539569659639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:14:19 2018 " "Processing ended: Sun Oct 14 23:14:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539569659639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539569659639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539569659639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1539569659639 ""}
