<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Digital Logic Review Notes | Val-Blog</title><meta name="author" content="Val,10425999@qq.com, val213666@gmail.com"><meta name="copyright" content="Val"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="数字逻辑复习笔记 Chapter 1 二进制控制复杂性的艺术“3Y” 原则 Hierarchy (层次化)把系统划分为若干模块，然后进一步划分每个模块直到这些模块可以很容易理解 Modularity（模块化）所有模块有定义好的功能和接口，以便于他们之间可以很容易地相互连接而不会产生意想不到的副作用 Regularity（规整化）在模块之间寻求一致，通用模块可以重复使用多次，以便减少设计不同模块的数">
<meta property="og:type" content="article">
<meta property="og:title" content="Digital Logic Review Notes">
<meta property="og:url" content="https://val213.github.io/2023/07/02/Digital%20Logic%20%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0%EF%BC%88%E4%B8%8D%E5%AE%8C%E5%85%A8%E7%89%88%E6%9C%AC%EF%BC%89/index.html">
<meta property="og:site_name" content="Val-Blog">
<meta property="og:description" content="数字逻辑复习笔记 Chapter 1 二进制控制复杂性的艺术“3Y” 原则 Hierarchy (层次化)把系统划分为若干模块，然后进一步划分每个模块直到这些模块可以很容易理解 Modularity（模块化）所有模块有定义好的功能和接口，以便于他们之间可以很容易地相互连接而不会产生意想不到的副作用 Regularity（规整化）在模块之间寻求一致，通用模块可以重复使用多次，以便减少设计不同模块的数">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg">
<meta property="article:published_time" content="2023-07-01T22:29:06.999Z">
<meta property="article:modified_time" content="2023-08-16T13:31:01.762Z">
<meta property="article:author" content="Val">
<meta property="article:tag" content="数字逻辑">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://val213.github.io/2023/07/02/Digital%20Logic%20%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0%EF%BC%88%E4%B8%8D%E5%AE%8C%E5%85%A8%E7%89%88%E6%9C%AC%EF%BC%89/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//fonts.googleapis.com" crossorigin=""/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Titillium+Web&amp;display=swap" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: {"limitCount":50,"languages":{"author":"Author: Val","link":"Link: ","source":"Source: Val-Blog","info":"Copyright is owned by the author. For commercial reprints, please contact the author for authorization. For non-commercial reprints, please indicate the source."}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Digital Logic Review Notes',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-08-16 21:31:01'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">Loading...</div></div></div><script>(()=>{
  const $loadingBox = document.getElementById('loading-box')
  const $body = document.body
  const preloader = {
    endLoading: () => {
      $body.style.overflow = ''
      $loadingBox.classList.add('loaded')
    },
    initLoading: () => {
      $body.style.overflow = 'hidden'
      $loadingBox.classList.remove('loaded')
    }
  }

  preloader.initLoading()
  window.addEventListener('load',() => { preloader.endLoading() })

  if (false) {
    document.addEventListener('pjax:send', () => { preloader.initLoading() })
    document.addEventListener('pjax:complete', () => { preloader.endLoading() })
  }
})()</script><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://github.com/val213/image/blob/main/%E5%BE%AE%E4%BF%A1%E5%9B%BE%E7%89%87_20230630230143.jpg?raw=true" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">114</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">15</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 清单</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 照片</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="Val-Blog"><span class="site-name">Val-Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 清单</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 照片</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Digital Logic Review Notes</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2023-07-01T22:29:06.999Z" title="Created 2023-07-02 06:29:06">2023-07-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2023-08-16T13:31:01.762Z" title="Updated 2023-08-16 21:31:01">2023-08-16</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/">复习笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Digital Logic Review Notes"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="数字逻辑复习笔记"><a href="#数字逻辑复习笔记" class="headerlink" title="数字逻辑复习笔记"></a>数字逻辑复习笔记</h1><hr>
<h2 id="Chapter-1-二进制"><a href="#Chapter-1-二进制" class="headerlink" title="Chapter 1 二进制"></a>Chapter 1 二进制</h2><h3 id="控制复杂性的艺术"><a href="#控制复杂性的艺术" class="headerlink" title="控制复杂性的艺术"></a>控制复杂性的艺术</h3><h4 id="“3Y”-原则"><a href="#“3Y”-原则" class="headerlink" title="“3Y” 原则"></a>“3Y” 原则</h4><blockquote>
<h5 id="Hierarchy-层次化"><a href="#Hierarchy-层次化" class="headerlink" title="Hierarchy (层次化)"></a>Hierarchy (层次化)</h5><pre><code>把系统划分为若干模块，然后进一步划分每个模块直到这些模块可以很容易理解
</code></pre><h5 id="Modularity（模块化）"><a href="#Modularity（模块化）" class="headerlink" title="Modularity（模块化）"></a>Modularity（模块化）</h5><pre><code>所有模块有定义好的功能和接口，以便于他们之间可以很容易地相互连接而不会产生意想不到的副作用
</code></pre><h5 id="Regularity（规整化）"><a href="#Regularity（规整化）" class="headerlink" title="Regularity（规整化）"></a>Regularity（规整化）</h5><pre><code>在模块之间寻求一致，通用模块可以重复使用多次，以便减少设计不同模块的数量
</code></pre><h2 id="数制"><a href="#数制" class="headerlink" title="数制"></a>数制</h2><h3 id="十进制、二进制、八进制和十六进制的转换"><a href="#十进制、二进制、八进制和十六进制的转换" class="headerlink" title="十进制、二进制、八进制和十六进制的转换"></a>十进制、二进制、八进制和十六进制的转换</h3><h3 id="二进制加减法"><a href="#二进制加减法" class="headerlink" title="二进制加减法"></a>二进制加减法</h3><h2 id="数字抽象"><a href="#数字抽象" class="headerlink" title="数字抽象"></a>数字抽象</h2><h3 id="噪声容限"><a href="#噪声容限" class="headerlink" title="噪声容限"></a>噪声容限</h3><p>NM_L = V_IL - V_OL<br>NM_H = V_OH - V_IH</p>
<h3 id="静态约束-static-discipline"><a href="#静态约束-static-discipline" class="headerlink" title="静态约束 static discipline"></a>静态约束 static discipline</h3><p>牺牲使用任意模拟电路元件的自由来换取数字电路的简单可靠</p>
<h2 id="同一个逻辑系列-logic-family-的元器件遵循相同的静态约束，逻辑门之间保持兼容的逻辑电平"><a href="#同一个逻辑系列-logic-family-的元器件遵循相同的静态约束，逻辑门之间保持兼容的逻辑电平" class="headerlink" title="同一个逻辑系列(logic family)的元器件遵循相同的静态约束，逻辑门之间保持兼容的逻辑电平"></a>同一个逻辑系列(logic family)的元器件遵循相同的静态约束，逻辑门之间保持兼容的逻辑电平</h2><h2 id="Chapter-2-组合逻辑设计"><a href="#Chapter-2-组合逻辑设计" class="headerlink" title="Chapter 2 组合逻辑设计"></a>Chapter 2 组合逻辑设计</h2><h3 id="组合电路的概念"><a href="#组合电路的概念" class="headerlink" title="组合电路的概念"></a>组合电路的概念</h3><ul>
<li>每一个电路元件本身就是组合电路</li>
<li>每一个<strong>电路结点</strong>或者是<strong>一个电路</strong>的输入，或者是连接到外部电路的一个输出端</li>
<li>电路不包含回路；经过电路的每条路径最多只能经过每个电路结点一次<h3 id="布尔表达式"><a href="#布尔表达式" class="headerlink" title="布尔表达式"></a>布尔表达式</h3><h4 id="与或式（SOP-sum-of-products）（先与后或）、最小项（minterm）"><a href="#与或式（SOP-sum-of-products）（先与后或）、最小项（minterm）" class="headerlink" title="与或式（SOP,sum of products）（先与后或）、最小项（minterm）"></a>与或式（SOP,sum of products）（先与后或）、最小项（minterm）</h4></li>
</ul>
</blockquote>
<p>对应真值表为TRUE的行; Eg：AB+AB’</p>
<h4 id="或与式（POS-products-of-sums）（先或后与）、最大项-maxterm"><a href="#或与式（POS-products-of-sums）（先或后与）、最大项-maxterm" class="headerlink" title="或与式（POS,products of sums）（先或后与）、最大项(maxterm)"></a>或与式（POS,products of sums）（先或后与）、最大项(maxterm)</h4><p>对应真值表为FALSE的行; Eg：(A+B)(A+B’)</p>
<h3 id="布尔代数"><a href="#布尔代数" class="headerlink" title="布尔代数"></a>布尔代数</h3><h4 id="布尔代数公理（Axioms）"><a href="#布尔代数公理（Axioms）" class="headerlink" title="布尔代数公理（Axioms）"></a>布尔代数公理（Axioms）</h4><p>对偶式</p>
<h3 id="单变量定理"><a href="#单变量定理" class="headerlink" title="单变量定理"></a>单变量定理</h3><blockquote>
<h4 id="T1-同一性定理"><a href="#T1-同一性定理" class="headerlink" title="T1 同一性定理"></a>T1 同一性定理</h4><h4 id="T2-零元定理"><a href="#T2-零元定理" class="headerlink" title="T2 零元定理"></a>T2 零元定理</h4><h4 id="T3-重叠定理"><a href="#T3-重叠定理" class="headerlink" title="T3 重叠定理"></a>T3 重叠定理</h4><h4 id="T4-回旋定理"><a href="#T4-回旋定理" class="headerlink" title="T4 回旋定理"></a>T4 回旋定理</h4><h4 id="T5-互补定理"><a href="#T5-互补定理" class="headerlink" title="T5 互补定理"></a>T5 互补定理</h4><h3 id="多变量定理"><a href="#多变量定理" class="headerlink" title="多变量定理"></a>多变量定理</h3><h4 id="交换律"><a href="#交换律" class="headerlink" title="交换律"></a>交换律</h4><h4 id="结合律"><a href="#结合律" class="headerlink" title="结合律"></a>结合律</h4><h4 id="分配律"><a href="#分配律" class="headerlink" title="分配律"></a>分配律</h4><h4 id="吸收律"><a href="#吸收律" class="headerlink" title="吸收律"></a>吸收律</h4><h4 id="合并律"><a href="#合并律" class="headerlink" title="合并律"></a>合并律</h4><h4 id="一致律"><a href="#一致律" class="headerlink" title="一致律"></a>一致律</h4><h4 id="德摩根定理"><a href="#德摩根定理" class="headerlink" title="德摩根定理"></a><em>德摩根定理</em></h4><p>所有项的乘积的补等于每个项的补的和，对偶表达为：所有项的和的补等于每个项的补的乘积<br>吸收、合并和一致律，允许消除冗余变量</p>
<h3 id="由德摩根定理到’推气泡’法"><a href="#由德摩根定理到’推气泡’法" class="headerlink" title="由德摩根定理到’推气泡’法"></a>由德摩根定理到’推气泡’法</h3><p>把门电路中的逆变器看作’气泡’，从输入端推气泡到输出端，或者把气泡从输出端推回输出端，同时与门和或门相互转换，逻辑等价</p>
<h3 id="展开蕴含项-AB-AB-C-C’"><a href="#展开蕴含项-AB-AB-C-C’" class="headerlink" title="展开蕴含项 AB=AB(C+C’)"></a>展开蕴含项 AB=AB(C+C’)</h3><h3 id="4输入优先级电路（priority-circuit）"><a href="#4输入优先级电路（priority-circuit）" class="headerlink" title="4输入优先级电路（priority circuit）"></a>4输入优先级电路（priority circuit）</h3><h3 id="X（contention）-与-Z（floating）"><a href="#X（contention）-与-Z（floating）" class="headerlink" title="X（contention） 与 Z（floating）"></a>X（contention） 与 Z（floating）</h3><h4 id="非法值-X"><a href="#非法值-X" class="headerlink" title="非法值 X"></a>非法值 X</h4><p> X 在<strong>电路中</strong>表示出现非法的或者未知的值，会在比如一个节点同时被1和0驱动的时候出现，这种情况称为”竞争“（contention）是必须避免的错误。</p>
</blockquote>
<p>需要注意的是，<strong>电路</strong>中的X和<strong>真值表</strong>中的 X 代表不同的含义，不能混淆。后者指的是在真值表中的<strong>无关项</strong>，表示不重要的值。</p>
<h4 id="浮空值-Z"><a href="#浮空值-Z" class="headerlink" title="浮空值 Z"></a>浮空值 Z</h4><p>浮空值Z代表结点既没有被低电平也没有被高电平驱动，他可能是 0 也可能是 1 ，也可能 0 和 1 之间的电压，取决于系统先前的状态。浮空不代表错误，但是很可能是因为输入端忘记接入电压，可能会引发错误。</p>
<p>应用：旧的计算机系统中，不同芯片经常被连接到共享总线（sharebus）上使用，通过三态缓冲器（tristates）与共享存储器总线进行连接。在某时刻只允许一个芯片的使能信号有效，其他芯片的输出必须为浮空。不过现代计算机用的是点到点链路直接连接而不是使用共享总线了。</p>
<h3 id="卡诺图（Karnaugh-Map）"><a href="#卡诺图（Karnaugh-Map）" class="headerlink" title="卡诺图（Karnaugh Map）"></a>卡诺图（Karnaugh Map）</h3><p>卡诺图通过格雷码的顺序把各个真值组合放在一张表里，通过把相邻的1方格圈起来化简。<br>Karnaugh Map 化简逻辑：</p>
<ul>
<li>用最少、而且最大的圈来圈出所有的1</li>
<li>每个圈中的方格都必须有1</li>
<li>必须是矩形，边长是2^n（1，2，4等）</li>
<li>卡诺图是没有边缘的，可以上下相通，左右相通</li>
<li>同一个1可以多次被圈出</li>
<li>如果算上 X，可以圈出更多1，那 X 也可以被圈起来<h3 id="小结"><a href="#小结" class="headerlink" title="小结"></a>小结</h3>逻辑代数或者卡诺图这两种逻辑化简方法。logic synthesizer（逻辑综合）干的事其实就是化简电路。<h2 id="组合逻辑模块"><a href="#组合逻辑模块" class="headerlink" title="组合逻辑模块"></a>组合逻辑模块</h2><h3 id="Multiplexer-复用器（2-8-1）"><a href="#Multiplexer-复用器（2-8-1）" class="headerlink" title="Multiplexer 复用器（2.8.1）"></a>Multiplexer 复用器（2.8.1）</h3>一种最常用的组合逻辑电路，根据选择（select）信号的值，从多个输入中选择一个作为输出。复用器又称mux。</li>
</ul>
<p>复用器可以用与或门的两级逻辑设计，也可以用三台缓冲器构成。</p>
<p>8：1复用器可以转换成4：1乃至2：1复用器，只需要重新设计真值表让某些输出从0/1转变为由某个值的输入。</p>
<h3 id="译码器d-ecoder（2-8-2）"><a href="#译码器d-ecoder（2-8-2）" class="headerlink" title="译码器d ecoder（2.8.2）"></a>译码器d ecoder（2.8.2）</h3><p>N个输入和2^N个输出，每个输出取决于输入的组合。输出是独热（one-hot），给定时间恰好只有一个输出为高电平。</p>
<p>译码器会被应用到只读存储器（ROM）。</p>
<h3 id="时序"><a href="#时序" class="headerlink" title="时序"></a>时序</h3><h4 id="上升沿"><a href="#上升沿" class="headerlink" title="上升沿"></a>上升沿</h4><p>从低电平到高电平被称为上升沿。同样的有下降沿。timing diagram（时序图）描绘了电路的transient response（瞬间响应）。</p>
<h4 id="传播延迟和最小延迟"><a href="#传播延迟和最小延迟" class="headerlink" title="传播延迟和最小延迟"></a>传播延迟和最小延迟</h4><h5 id="propagation-delay（传播延迟tpd）"><a href="#propagation-delay（传播延迟tpd）" class="headerlink" title="propagation delay（传播延迟tpd）"></a>propagation delay（传播延迟tpd）</h5><p>当输入改变直到一个或者多个输出达到他们的最终值所经历的最长时间，对应者critical path</p>
<h5 id="contamination-delay（最小延迟tcd）"><a href="#contamination-delay（最小延迟tcd）" class="headerlink" title="contamination delay（最小延迟tcd）"></a>contamination delay（最小延迟tcd）</h5><p>当一个输入发生变化直到任何一个输出开始改变的最短时间，对应者short path<br>组合电路的tpd是critical path上所有原件的tpd之和,tcd也是所有元件tcd之和。</p>
<h4 id="控制关键路径和数据关键路径"><a href="#控制关键路径和数据关键路径" class="headerlink" title="控制关键路径和数据关键路径"></a>控制关键路径和数据关键路径</h4><p>(不考，其实就是critical path是从输入信号到输出信号还是控制信号到输出信号的差别)</p>
<h4 id="glitch（毛刺）或者hazard（冒险）"><a href="#glitch（毛刺）或者hazard（冒险）" class="headerlink" title="glitch（毛刺）或者hazard（冒险）"></a>glitch（毛刺）或者hazard（冒险）</h4><p>毛刺通常不会导致什么问题。产生原因：用卡诺图表示理解就是圈到圈之间没有扣在一起</p>
<hr>
<h2 id="Chapter-3-时序逻辑设计"><a href="#Chapter-3-时序逻辑设计" class="headerlink" title="Chapter 3 时序逻辑设计"></a>Chapter 3 时序逻辑设计</h2><h3 id="introduction"><a href="#introduction" class="headerlink" title="introduction"></a>introduction</h3><p>Outputs of sequential logic depend on current<br>and prior input values – it has memory.</p>
<h4 id="State-elements-store-state"><a href="#State-elements-store-state" class="headerlink" title="State elements store state"></a>State elements store state</h4><ul>
<li>Bistable circuit</li>
<li>SR Latch</li>
<li>D Latch</li>
<li>D Flip-flop</li>
</ul>
<h3 id="Latches-and-Flip-Flops"><a href="#Latches-and-Flip-Flops" class="headerlink" title="Latches and Flip-Flops"></a>Latches and Flip-Flops</h3><h4 id="Bistable-Circuit"><a href="#Bistable-Circuit" class="headerlink" title="Bistable Circuit"></a>Bistable Circuit</h4><p>可以存1位信息 但是没啥用</p>
<h4 id="SR-Set-Reset-Latch（3-2-1）"><a href="#SR-Set-Reset-Latch（3-2-1）" class="headerlink" title="SR (Set/Reset) Latch（3.2.1）"></a>SR (Set/Reset) Latch（3.2.1）</h4><ul>
<li><p>S = 1, R = 0: </p>
<blockquote>
<p>then Q = 1 and Q = 0</p>
<p>Set the output</p>
</blockquote>
</li>
<li><p>S = 0, R = 1:</p>
<blockquote>
<p>then Q = 0 and Q = 1</p>
<p>Reset the output</p>
</blockquote>
</li>
<li><p>S = 0, R = 0:</p>
<blockquote>
<p>then Q = Qprev</p>
<p>Memory!</p>
</blockquote>
</li>
<li><p>q – S = 1, R = 1: </p>
<blockquote>
<p>then Q = 0, Q’ = 0</p>
<p>Invalid State<br>Q’ ≠ NOT Q</p>
<h4 id="D-Latch（3-2-2）"><a href="#D-Latch（3-2-2）" class="headerlink" title="D Latch（3.2.2）"></a>D Latch（3.2.2）</h4><p>D锁存器避免了S和R同时有效造成的奇怪情况</p>
</blockquote>
</li>
<li>Two inputs: CLK, D<br>CLK: controls when the output changes</li>
</ul>
<p>D (the data input): controls what the output changes to</p>
<p>When CLK = 1, D passes through to Q (transparent)</p>
<h4 id="D-Flip-Flop（3-2-3）"><a href="#D-Flip-Flop（3-2-3）" class="headerlink" title="D Flip-Flop（3.2.3）"></a>D Flip-Flop（3.2.3）</h4><p>D触发器由两个背靠背的D锁存器构成，第一个L1是主锁存器，L2次锁存器。<br>CLK先0后为1的时候，L1和L2轮流阻塞（期间D到N1,再从N1到Q）。因此只有在clock-edge（时钟沿）,D才能被复制到Q。</p>
<p>tips:电路符号中的三角形代表时钟输入，当不需要输出的时候经常被省略。</p>
<h4 id="Register-寄存器"><a href="#Register-寄存器" class="headerlink" title="Register 寄存器"></a>Register 寄存器</h4><p>一个N位寄存器由共享一个CLK的N个触发器构成，这样寄存器的所有位将被同时更新。寄存器是大多数时序电路的关键组件。</p>
<h4 id="Enabled-Flip-Flops-带使能端的触发器"><a href="#Enabled-Flip-Flops-带使能端的触发器" class="headerlink" title="Enabled Flip-Flops 带使能端的触发器"></a>Enabled Flip-Flops 带使能端的触发器</h4><ul>
<li>Inputs: CLK, D, EN<br>增加一个EN输入，确定在时钟沿是否载入数据。</li>
</ul>
<p>tips：具体原理可以使用Mux把EN作为一个输入，也可以把CLK和EN作为一个新的AND门的输入，但是后者可能会造成时钟延迟，在时钟上执行逻辑不是一个好主意，一般不推荐使用。</p>
<h4 id="Resettable-Flip-Flops"><a href="#Resettable-Flip-Flops" class="headerlink" title="Resettable Flip-Flops"></a>Resettable Flip-Flops</h4><p>Two types:</p>
<ul>
<li>Synchronous(同步): resets at the clock edge only<br>只需要把R和D作为一个新的AND门的输入，输出到D Flip-Flops</li>
<li>Asynchronous（异步）: resets immediately when Reset = 1<br>需要改变Flip-Flops的内部结构。</li>
</ul>
<h3 id="Synchronous-Sequential-Logic-Design"><a href="#Synchronous-Sequential-Logic-Design" class="headerlink" title="Synchronous Sequential Logic Design"></a>Synchronous Sequential Logic Design</h3><ul>
<li>Breaks cyclic paths by inserting registers</li>
<li>Registers contain state of the system</li>
<li>State changes at clock edge: system synchronized to the<br>clock</li>
</ul>
<p>Two common synchronous sequential circuits</p>
<ul>
<li>Finite State Machines (FSMs)</li>
<li>Pipelines<h5 id="Finite-State-Machine（FSM）有限状态机"><a href="#Finite-State-Machine（FSM）有限状态机" class="headerlink" title="Finite State Machine（FSM）有限状态机"></a>Finite State Machine（FSM）有限状态机</h5>Consists of state register and combinational.</li>
</ul>
<p>Two types of finite state machines differ in output logic:</p>
<ul>
<li>Moore FSM: outputs depend only on current state,outputs labeled in each state</li>
<li>Mealy FSM: outputs depend on current state and inputs,arcs indicate input/output<h5 id="factoring-FSM"><a href="#factoring-FSM" class="headerlink" title="factoring FSM"></a>factoring FSM</h5><h5 id="FSM-Design-Procedure"><a href="#FSM-Design-Procedure" class="headerlink" title="FSM Design Procedure"></a>FSM Design Procedure</h5></li>
</ul>
<ol>
<li>Identify inputs and outputs</li>
<li>Sketch state transition diagram</li>
<li>Write state transition table</li>
<li>Select state encodings</li>
<li>For Moore machine:</li>
<li>Rewrite state transition table with state encodings</li>
<li>Write output table</li>
<li>For a Mealy machine:</li>
<li>Rewrite combined state transition and output table with state<br>encodings</li>
<li>Write Boolean equations for next state and output logic</li>
<li>Sketch the circuit schematic</li>
</ol>
<h5 id="逆向工程：从电路图到状态转移图"><a href="#逆向工程：从电路图到状态转移图" class="headerlink" title="逆向工程：从电路图到状态转移图"></a>逆向工程：从电路图到状态转移图</h5><h4 id="Timing"><a href="#Timing" class="headerlink" title="Timing"></a>Timing</h4><ul>
<li>Flip-flop samples D at clock edge</li>
<li>D must be stable when sampled</li>
<li>Similar to a photograph, D must be stable<br>around clock edge</li>
<li>If not, metastability can occur<h5 id="Dynamic-discipline"><a href="#Dynamic-discipline" class="headerlink" title="Dynamic discipline"></a>Dynamic discipline</h5></li>
<li>Setup time（建立时间）: t<br>setup = time before clock edge data must be<br>stable (i.e. not changing)</li>
<li>Hold time（保持时间）: thold = time after clock edge data must be stable</li>
<li>Aperture time（孔径时间）: ta = time around clock edge data must be<br>stable (ta = tsetup + thold)</li>
<li>Propagation delay: tpcq = time after clock edge that the<br>output Q is guaranteed to be stable (i.e., to stop changing)</li>
<li>Contamination delay: tccq = time after clock edge that Q<br>might be unstable (i.e., start changing)</li>
</ul>
<p><strong>Setup Time Constraint</strong></p>
<ul>
<li>Tc ≥ tpcq + tpd + tsetup</li>
<li>tpd ≤ Tc – (tpcq + tsetup)</li>
<li>(tpcq + tsetup): sequencing overhead</li>
</ul>
<p><strong>Hold Time Constraint</strong></p>
<ul>
<li>thold ≤ tccq + tcd</li>
<li>tcd ≥ thold - tccq</li>
</ul>
<p>如果有时钟偏移tskew，加在建立时间或者保持时间那一侧</p>
<h5 id="亚稳态、同步器分辨时间略（不会考吧？？没印象学过）"><a href="#亚稳态、同步器分辨时间略（不会考吧？？没印象学过）" class="headerlink" title="亚稳态、同步器分辨时间略（不会考吧？？没印象学过）"></a>亚稳态、同步器分辨时间略（不会考吧？？没印象学过）</h5><h4 id="Parallelism"><a href="#Parallelism" class="headerlink" title="Parallelism"></a>Parallelism</h4><ul>
<li>Token（任务）: Group of inputs processed to produce<br>group of outputs</li>
<li>Latency（延迟）: Time for one token to pass from start to end</li>
<li>Throughput（吞吐量）: Number of tokens produced </li>
<li><strong>Spatial parallelism:</strong> Ben asks Allysa P. Hacker to help, using her own oven</li>
<li><strong>Temporal parallelism</strong>: While first batch is baking, he rolls the second batch, etc.</li>
</ul>
<hr>
<h2 id="Chapter-4-硬件描述语言"><a href="#Chapter-4-硬件描述语言" class="headerlink" title="Chapter 4 硬件描述语言"></a>Chapter 4 硬件描述语言</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sillyfunction(<span class="keyword">input</span> <span class="keyword">logic</span> a,b,c,</span><br><span class="line">						<span class="keyword">output</span> <span class="keyword">logic</span> y):</span><br><span class="line">	<span class="keyword">assign</span> y = ~a &amp; ~b &amp; ~c|</span><br><span class="line">			    a &amp; ~b &amp; ~c|</span><br><span class="line">				a &amp; ~b &amp;  c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>2:1复用器</strong><br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">3</span>:<span class="number">0</span>] d0,d1,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">3</span>:<span class="number">0</span>] y):</span><br><span class="line">	<span class="keyword">assign</span> y = s?d1:d0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<h2 id="Chapter-5-数字模块"><a href="#Chapter-5-数字模块" class="headerlink" title="Chapter 5 数字模块"></a>Chapter 5 数字模块</h2><hr>
<h3 id="算术电路"><a href="#算术电路" class="headerlink" title="算术电路"></a>算术电路</h3><h4 id="加法"><a href="#加法" class="headerlink" title="加法"></a>加法</h4><h5 id="1-bit-adder"><a href="#1-bit-adder" class="headerlink" title="1-bit adder"></a>1-bit adder</h5><h6 id="half-adder"><a href="#half-adder" class="headerlink" title="half adder"></a>half adder</h6><h6 id="full-adder"><a href="#full-adder" class="headerlink" title="full adder"></a>full adder</h6><h5 id="multibit-adders-Carry-Propagate-adder-CPAs-进位传播加法器"><a href="#multibit-adders-Carry-Propagate-adder-CPAs-进位传播加法器" class="headerlink" title="multibit adders(Carry=Propagate adder,CPAs,进位传播加法器)"></a>multibit adders(Carry=Propagate adder,CPAs,进位传播加法器)</h5><h6 id="ripple-carry-adder（行波进位加法器）slow"><a href="#ripple-carry-adder（行波进位加法器）slow" class="headerlink" title="ripple-carry adder（行波进位加法器）slow"></a>ripple-carry adder（<strong>行波</strong>进位加法器）slow</h6><p>N个全加器串联起来，其中一级的Cout就是下一节的Cin,这是模块化和规整化的应用范例。但是当N比较大的时候，运行速度会慢下来。行波进位加法器的延迟 t_ripple = Nt_FA 直接随位数的增加而增加</p>
<h6 id="Carry-lookahead-adder-CLA-先行进位加法器-fast"><a href="#Carry-lookahead-adder-CLA-先行进位加法器-fast" class="headerlink" title="Carry-lookahead adder,CLA (先行进位加法器) fast"></a>Carry-lookahead adder,CLA (<strong>先行</strong>进位加法器) fast</h6><p>把加法器分解成若干块，同时增加电路，当每块一有进位的时候就快速确定此块的输出进位，不需要等待进位行波通过一块内的所有加法器，而是先行通过该块。</p>
<p>两个信号：P（传播）、G（产生）</p>
<ul>
<li><p>Example: 4-bit blocks (G3:0 and P3:0) :<br>G3:0 = G3 + P3<br>(G2 + P2<br>(G1 + P1G0<br>)<br>P3:0 = P3P2 P1P0</p>
</li>
<li><p>Generally,<br>Gi:j = Gi + Pi<br>(Gi-1 + Pi-1<br>(Gi-2 + Pi-2Gj )<br>Pi:j = PiPi-1 Pi-2Pj<br>Ci = Gi:j + Pi:jCj-1</p>
</li>
</ul>
<p>For N-bit CLA with k-bit blocks:<br>tCLA = tpg + tpg_block + (N/k – 1)tAND_OR + ktFA</p>
<ul>
<li>tpg : delay to generate all Pi, Gi</li>
<li>tpg_block : delay to generate all Pi:j, Gi:j</li>
<li>tAND_OR : delay from Cin to Cout of final AND/OR gate in k-bit CLA block<br>An N-bit carry-lookahead adder is generally much faster than a ripple-carry adder for N &gt; 16</li>
</ul>
<h6 id="（前缀加法器）fastesr-似乎没有学？"><a href="#（前缀加法器）fastesr-似乎没有学？" class="headerlink" title="（前缀加法器）fastesr (似乎没有学？)"></a>（前缀加法器）fastesr (似乎没有学？)</h6><p>tPA = tpg + log2N(tpg_prefix ) + tXOR</p>
<ul>
<li>tpg: delay to produce Pi Gi<br>(AND or OR gate)</li>
<li>tpg_prefix: delay of black prefix cell (AND-OR gate)<h4 id="减法"><a href="#减法" class="headerlink" title="减法"></a>减法</h4>改变减数的符号然后做加法<br>改变二进制补码的符号就是反转所有的位，然后加1<br>Y=A-B=A+B’+1<h4 id="比较器"><a href="#比较器" class="headerlink" title="比较器"></a>比较器</h4><h5 id="equality-comparator（相等比较器）"><a href="#equality-comparator（相等比较器）" class="headerlink" title="equality comparator（相等比较器）"></a>equality comparator（相等比较器）</h5>N位相等比较器就是把N个与或门作为一个与门的输入</li>
</ul>
<h5 id="magnitude-comparator"><a href="#magnitude-comparator" class="headerlink" title="magnitude comparator"></a>magnitude comparator</h5><p>计算A-B的值，检查结果的符号位</p>
<h4 id="Arithmetic-Logic-Unit（算术逻辑单元ALU）"><a href="#Arithmetic-Logic-Unit（算术逻辑单元ALU）" class="headerlink" title="Arithmetic/Logic Unit（算术逻辑单元ALU）"></a>Arithmetic/Logic Unit（算术逻辑单元ALU）</h4><p><strong>SLT (set if less than)</strong> :当A &lt; B的时候Y=1,否则Y=0。</p>
<p><strong>zero extend unit（零拓展单元）</strong>STL 的输出本来只有1位，通过零拓展变N位输出</p>
<h4 id="shifter（移位器）-and-rotator（循环移位器）"><a href="#shifter（移位器）-and-rotator（循环移位器）" class="headerlink" title="shifter（移位器） and rotator（循环移位器）"></a>shifter（移位器） and rotator（循环移位器）</h4><ul>
<li>逻辑移位器 LSL&lt;&lt;或者LSR&gt;&gt;<br>以0填充空位</li>
<li>算术移位器<br>算术左移（ASL）和逻辑左移一样，但是算术右移（ASR&gt;&gt;&gt;)会把原来数据的最高位填充在新数据的最高有效位（msb）上</li>
<li>循环移位器<br>循环移动数字，从一端移走的位重新填充到另一端的空位上</li>
</ul>
<p>一个N位移位器可以使用N个N位的复用器构造而成。</p>
<h3 id="数制-1"><a href="#数制-1" class="headerlink" title="数制"></a>数制</h3><h4 id="定点数"><a href="#定点数" class="headerlink" title="定点数"></a>定点数</h4><p>fixed-pointnotation定点表示法</p>
<p>小数二进制和十进制的转换！</p>
<h4 id="浮点数"><a href="#浮点数" class="headerlink" title="浮点数"></a>浮点数</h4><p>和科学计数法一样，浮点数包含符号（sign），尾数（mantissa,M），基数（base,B）和阶码（exponent,E）<br>32位浮点数：1（符号）+8（阶码）+23（尾数）<br>尾数的第一位（二进制小数点的左端）总是为一，因此不需要存储它，称为隐含前导0（implicant leading 0）。</p>
<p><strong>偏置阶码</strong>是原始阶码加上一个常数偏置。32位浮点数使用的是127.对于阶码7，偏置编码就是7+127=134=1000_0110【2】</p>
<h3 id="时序电路模块"><a href="#时序电路模块" class="headerlink" title="时序电路模块"></a>时序电路模块</h3><h4 id="计数器"><a href="#计数器" class="headerlink" title="计数器"></a>计数器</h4><h5 id="N位二进制计数器（binary-counter）"><a href="#N位二进制计数器（binary-counter）" class="headerlink" title="N位二进制计数器（binary counter）"></a>N位二进制计数器（binary counter）</h5><h5 id="shift-register-移位寄存器"><a href="#shift-register-移位寄存器" class="headerlink" title="shift register 移位寄存器"></a>shift register 移位寄存器</h5><p>移位寄存器可以用N个触发器串联而成，一个相关的电路是并行到串行（parrallel-to-serial）转换器。<br>移位寄存器可以看作串行到并行转换器。</p>
<h5 id="带并行加载的移位寄存器"><a href="#带并行加载的移位寄存器" class="headerlink" title="带并行加载的移位寄存器"></a>带并行加载的移位寄存器</h5><p>通过load信号和lock选择</p>
<h3 id="存储器阵列（memory-array）"><a href="#存储器阵列（memory-array）" class="headerlink" title="存储器阵列（memory array）"></a>存储器阵列（memory array）</h3><p>DRAM（动态随机访问存储器），SRAM（静态随机访问存储器），ROM（只读存储器）。<br>RAM是易失的，ROM是非易失的。</p>
<h4 id="位单元（bit-cell）"><a href="#位单元（bit-cell）" class="headerlink" title="位单元（bit cell）"></a>位单元（bit cell）</h4><p>wordline，bitline</p>
<h4 id="使用存储器阵列的逻辑"><a href="#使用存储器阵列的逻辑" class="headerlink" title="使用存储器阵列的逻辑"></a>使用存储器阵列的逻辑</h4><p>用于执行逻辑的存储阵列称为查找表（LookUp Table,LUT）</p>
<h3 id="逻辑阵列"><a href="#逻辑阵列" class="headerlink" title="逻辑阵列"></a>逻辑阵列</h3><h4 id="可编程逻辑阵列-PLA"><a href="#可编程逻辑阵列-PLA" class="headerlink" title="可编程逻辑阵列(PLA)"></a>可编程逻辑阵列(PLA)</h4><p>PLA以与或形式实现两级组合逻辑。<br>AND 阵列每一行中的点表示组成蕴含项的项。OR阵列中的点说明输出函数包含了哪些蕴含项。</p>
<p>ROM可以看作PLA的一种特殊情况，一个2^M字N位的ROM就是一个M×2^M×N位的PLA。</p>
<h4 id="现场可编程逻辑门阵列（Field-Programmable-Gate-Arrary-FPGA）是一个可重构-的门阵列。"><a href="#现场可编程逻辑门阵列（Field-Programmable-Gate-Arrary-FPGA）是一个可重构-的门阵列。" class="headerlink" title="现场可编程逻辑门阵列（Field Programmable Gate Arrary,FPGA）是一个可重构 的门阵列。"></a>现场可编程逻辑门阵列（Field Programmable Gate Arrary,FPGA）是一个可重构 的门阵列。</h4></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="https://val213.github.io">Val</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="https://val213.github.io/2023/07/02/Digital%20Logic%20%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0%EF%BC%88%E4%B8%8D%E5%AE%8C%E5%85%A8%E7%89%88%E6%9C%AC%EF%BC%89/">https://val213.github.io/2023/07/02/Digital%20Logic%20%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0%EF%BC%88%E4%B8%8D%E5%AE%8C%E5%85%A8%E7%89%88%E6%9C%AC%EF%BC%89/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/">数字逻辑</a></div><div class="post_share"><div class="social-share" data-image="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/07/12/%E5%B7%A5%E5%8E%82%E6%A8%A1%E5%BC%8F/" title="【设计模式】简单工厂模式"><img class="cover" src="https://th.bing.com/th/id/OIP.wooVzEkxstheFQ_8Anv8AwHaGY?w=203&amp;h=180&amp;c=7&amp;r=0&amp;o=5&amp;dpr=1.9&amp;pid=1.7" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">【设计模式】简单工厂模式</div></div></a></div><div class="next-post pull-right"><a href="/2023/07/01/hello-world/" title="Hello World"><img class="cover" src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">Hello World</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://github.com/val213/image/blob/main/%E5%BE%AE%E4%BF%A1%E5%9B%BE%E7%89%87_20230630230143.jpg?raw=true" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Val</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">114</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">15</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/val213"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/val213" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:val213666@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">记录跬步 e/acc</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0"><span class="toc-number">1.</span> <span class="toc-text">数字逻辑复习笔记</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Chapter-1-%E4%BA%8C%E8%BF%9B%E5%88%B6"><span class="toc-number">1.1.</span> <span class="toc-text">Chapter 1 二进制</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A7%E5%88%B6%E5%A4%8D%E6%9D%82%E6%80%A7%E7%9A%84%E8%89%BA%E6%9C%AF"><span class="toc-number">1.1.1.</span> <span class="toc-text">控制复杂性的艺术</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E2%80%9C3Y%E2%80%9D-%E5%8E%9F%E5%88%99"><span class="toc-number">1.1.1.1.</span> <span class="toc-text">“3Y” 原则</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Hierarchy-%E5%B1%82%E6%AC%A1%E5%8C%96"><span class="toc-number">1.1.1.1.1.</span> <span class="toc-text">Hierarchy (层次化)</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Modularity%EF%BC%88%E6%A8%A1%E5%9D%97%E5%8C%96%EF%BC%89"><span class="toc-number">1.1.1.1.2.</span> <span class="toc-text">Modularity（模块化）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Regularity%EF%BC%88%E8%A7%84%E6%95%B4%E5%8C%96%EF%BC%89"><span class="toc-number">1.1.1.1.3.</span> <span class="toc-text">Regularity（规整化）</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E5%88%B6"><span class="toc-number">1.2.</span> <span class="toc-text">数制</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8D%81%E8%BF%9B%E5%88%B6%E3%80%81%E4%BA%8C%E8%BF%9B%E5%88%B6%E3%80%81%E5%85%AB%E8%BF%9B%E5%88%B6%E5%92%8C%E5%8D%81%E5%85%AD%E8%BF%9B%E5%88%B6%E7%9A%84%E8%BD%AC%E6%8D%A2"><span class="toc-number">1.2.1.</span> <span class="toc-text">十进制、二进制、八进制和十六进制的转换</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BA%8C%E8%BF%9B%E5%88%B6%E5%8A%A0%E5%87%8F%E6%B3%95"><span class="toc-number">1.2.2.</span> <span class="toc-text">二进制加减法</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E6%8A%BD%E8%B1%A1"><span class="toc-number">1.3.</span> <span class="toc-text">数字抽象</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%99%AA%E5%A3%B0%E5%AE%B9%E9%99%90"><span class="toc-number">1.3.1.</span> <span class="toc-text">噪声容限</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%99%E6%80%81%E7%BA%A6%E6%9D%9F-static-discipline"><span class="toc-number">1.3.2.</span> <span class="toc-text">静态约束 static discipline</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8C%E4%B8%80%E4%B8%AA%E9%80%BB%E8%BE%91%E7%B3%BB%E5%88%97-logic-family-%E7%9A%84%E5%85%83%E5%99%A8%E4%BB%B6%E9%81%B5%E5%BE%AA%E7%9B%B8%E5%90%8C%E7%9A%84%E9%9D%99%E6%80%81%E7%BA%A6%E6%9D%9F%EF%BC%8C%E9%80%BB%E8%BE%91%E9%97%A8%E4%B9%8B%E9%97%B4%E4%BF%9D%E6%8C%81%E5%85%BC%E5%AE%B9%E7%9A%84%E9%80%BB%E8%BE%91%E7%94%B5%E5%B9%B3"><span class="toc-number">1.4.</span> <span class="toc-text">同一个逻辑系列(logic family)的元器件遵循相同的静态约束，逻辑门之间保持兼容的逻辑电平</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Chapter-2-%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E8%AE%BE%E8%AE%A1"><span class="toc-number">1.5.</span> <span class="toc-text">Chapter 2 组合逻辑设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E7%94%B5%E8%B7%AF%E7%9A%84%E6%A6%82%E5%BF%B5"><span class="toc-number">1.5.1.</span> <span class="toc-text">组合电路的概念</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%83%E5%B0%94%E8%A1%A8%E8%BE%BE%E5%BC%8F"><span class="toc-number">1.5.2.</span> <span class="toc-text">布尔表达式</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%8E%E6%88%96%E5%BC%8F%EF%BC%88SOP-sum-of-products%EF%BC%89%EF%BC%88%E5%85%88%E4%B8%8E%E5%90%8E%E6%88%96%EF%BC%89%E3%80%81%E6%9C%80%E5%B0%8F%E9%A1%B9%EF%BC%88minterm%EF%BC%89"><span class="toc-number">1.5.2.1.</span> <span class="toc-text">与或式（SOP,sum of products）（先与后或）、最小项（minterm）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%88%96%E4%B8%8E%E5%BC%8F%EF%BC%88POS-products-of-sums%EF%BC%89%EF%BC%88%E5%85%88%E6%88%96%E5%90%8E%E4%B8%8E%EF%BC%89%E3%80%81%E6%9C%80%E5%A4%A7%E9%A1%B9-maxterm"><span class="toc-number">1.5.2.2.</span> <span class="toc-text">或与式（POS,products of sums）（先或后与）、最大项(maxterm)</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%83%E5%B0%94%E4%BB%A3%E6%95%B0"><span class="toc-number">1.5.3.</span> <span class="toc-text">布尔代数</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%83%E5%B0%94%E4%BB%A3%E6%95%B0%E5%85%AC%E7%90%86%EF%BC%88Axioms%EF%BC%89"><span class="toc-number">1.5.3.1.</span> <span class="toc-text">布尔代数公理（Axioms）</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8D%95%E5%8F%98%E9%87%8F%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.4.</span> <span class="toc-text">单变量定理</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#T1-%E5%90%8C%E4%B8%80%E6%80%A7%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.4.1.</span> <span class="toc-text">T1 同一性定理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#T2-%E9%9B%B6%E5%85%83%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.4.2.</span> <span class="toc-text">T2 零元定理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#T3-%E9%87%8D%E5%8F%A0%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.4.3.</span> <span class="toc-text">T3 重叠定理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#T4-%E5%9B%9E%E6%97%8B%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.4.4.</span> <span class="toc-text">T4 回旋定理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#T5-%E4%BA%92%E8%A1%A5%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.4.5.</span> <span class="toc-text">T5 互补定理</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A4%9A%E5%8F%98%E9%87%8F%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.5.</span> <span class="toc-text">多变量定理</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BA%A4%E6%8D%A2%E5%BE%8B"><span class="toc-number">1.5.5.1.</span> <span class="toc-text">交换律</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%93%E5%90%88%E5%BE%8B"><span class="toc-number">1.5.5.2.</span> <span class="toc-text">结合律</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%88%86%E9%85%8D%E5%BE%8B"><span class="toc-number">1.5.5.3.</span> <span class="toc-text">分配律</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%90%B8%E6%94%B6%E5%BE%8B"><span class="toc-number">1.5.5.4.</span> <span class="toc-text">吸收律</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%90%88%E5%B9%B6%E5%BE%8B"><span class="toc-number">1.5.5.5.</span> <span class="toc-text">合并律</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%80%E8%87%B4%E5%BE%8B"><span class="toc-number">1.5.5.6.</span> <span class="toc-text">一致律</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%BE%B7%E6%91%A9%E6%A0%B9%E5%AE%9A%E7%90%86"><span class="toc-number">1.5.5.7.</span> <span class="toc-text">德摩根定理</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B1%E5%BE%B7%E6%91%A9%E6%A0%B9%E5%AE%9A%E7%90%86%E5%88%B0%E2%80%99%E6%8E%A8%E6%B0%94%E6%B3%A1%E2%80%99%E6%B3%95"><span class="toc-number">1.5.6.</span> <span class="toc-text">由德摩根定理到’推气泡’法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B1%95%E5%BC%80%E8%95%B4%E5%90%AB%E9%A1%B9-AB-AB-C-C%E2%80%99"><span class="toc-number">1.5.7.</span> <span class="toc-text">展开蕴含项 AB&#x3D;AB(C+C’)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4%E8%BE%93%E5%85%A5%E4%BC%98%E5%85%88%E7%BA%A7%E7%94%B5%E8%B7%AF%EF%BC%88priority-circuit%EF%BC%89"><span class="toc-number">1.5.8.</span> <span class="toc-text">4输入优先级电路（priority circuit）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#X%EF%BC%88contention%EF%BC%89-%E4%B8%8E-Z%EF%BC%88floating%EF%BC%89"><span class="toc-number">1.5.9.</span> <span class="toc-text">X（contention） 与 Z（floating）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%9D%9E%E6%B3%95%E5%80%BC-X"><span class="toc-number">1.5.9.1.</span> <span class="toc-text">非法值 X</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B5%AE%E7%A9%BA%E5%80%BC-Z"><span class="toc-number">1.5.9.2.</span> <span class="toc-text">浮空值 Z</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8D%A1%E8%AF%BA%E5%9B%BE%EF%BC%88Karnaugh-Map%EF%BC%89"><span class="toc-number">1.5.10.</span> <span class="toc-text">卡诺图（Karnaugh Map）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B0%8F%E7%BB%93"><span class="toc-number">1.5.11.</span> <span class="toc-text">小结</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97"><span class="toc-number">1.6.</span> <span class="toc-text">组合逻辑模块</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Multiplexer-%E5%A4%8D%E7%94%A8%E5%99%A8%EF%BC%882-8-1%EF%BC%89"><span class="toc-number">1.6.1.</span> <span class="toc-text">Multiplexer 复用器（2.8.1）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%91%E7%A0%81%E5%99%A8d-ecoder%EF%BC%882-8-2%EF%BC%89"><span class="toc-number">1.6.2.</span> <span class="toc-text">译码器d ecoder（2.8.2）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F"><span class="toc-number">1.6.3.</span> <span class="toc-text">时序</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%8A%E5%8D%87%E6%B2%BF"><span class="toc-number">1.6.3.1.</span> <span class="toc-text">上升沿</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BC%A0%E6%92%AD%E5%BB%B6%E8%BF%9F%E5%92%8C%E6%9C%80%E5%B0%8F%E5%BB%B6%E8%BF%9F"><span class="toc-number">1.6.3.2.</span> <span class="toc-text">传播延迟和最小延迟</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#propagation-delay%EF%BC%88%E4%BC%A0%E6%92%AD%E5%BB%B6%E8%BF%9Ftpd%EF%BC%89"><span class="toc-number">1.6.3.2.1.</span> <span class="toc-text">propagation delay（传播延迟tpd）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#contamination-delay%EF%BC%88%E6%9C%80%E5%B0%8F%E5%BB%B6%E8%BF%9Ftcd%EF%BC%89"><span class="toc-number">1.6.3.2.2.</span> <span class="toc-text">contamination delay（最小延迟tcd）</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%8E%A7%E5%88%B6%E5%85%B3%E9%94%AE%E8%B7%AF%E5%BE%84%E5%92%8C%E6%95%B0%E6%8D%AE%E5%85%B3%E9%94%AE%E8%B7%AF%E5%BE%84"><span class="toc-number">1.6.3.3.</span> <span class="toc-text">控制关键路径和数据关键路径</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#glitch%EF%BC%88%E6%AF%9B%E5%88%BA%EF%BC%89%E6%88%96%E8%80%85hazard%EF%BC%88%E5%86%92%E9%99%A9%EF%BC%89"><span class="toc-number">1.6.3.4.</span> <span class="toc-text">glitch（毛刺）或者hazard（冒险）</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Chapter-3-%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E8%AE%BE%E8%AE%A1"><span class="toc-number">1.7.</span> <span class="toc-text">Chapter 3 时序逻辑设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#introduction"><span class="toc-number">1.7.1.</span> <span class="toc-text">introduction</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#State-elements-store-state"><span class="toc-number">1.7.1.1.</span> <span class="toc-text">State elements store state</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Latches-and-Flip-Flops"><span class="toc-number">1.7.2.</span> <span class="toc-text">Latches and Flip-Flops</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Bistable-Circuit"><span class="toc-number">1.7.2.1.</span> <span class="toc-text">Bistable Circuit</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#SR-Set-Reset-Latch%EF%BC%883-2-1%EF%BC%89"><span class="toc-number">1.7.2.2.</span> <span class="toc-text">SR (Set&#x2F;Reset) Latch（3.2.1）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#D-Latch%EF%BC%883-2-2%EF%BC%89"><span class="toc-number">1.7.2.3.</span> <span class="toc-text">D Latch（3.2.2）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#D-Flip-Flop%EF%BC%883-2-3%EF%BC%89"><span class="toc-number">1.7.2.4.</span> <span class="toc-text">D Flip-Flop（3.2.3）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Register-%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.7.2.5.</span> <span class="toc-text">Register 寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Enabled-Flip-Flops-%E5%B8%A6%E4%BD%BF%E8%83%BD%E7%AB%AF%E7%9A%84%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">1.7.2.6.</span> <span class="toc-text">Enabled Flip-Flops 带使能端的触发器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Resettable-Flip-Flops"><span class="toc-number">1.7.2.7.</span> <span class="toc-text">Resettable Flip-Flops</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Synchronous-Sequential-Logic-Design"><span class="toc-number">1.7.3.</span> <span class="toc-text">Synchronous Sequential Logic Design</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Finite-State-Machine%EF%BC%88FSM%EF%BC%89%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="toc-number">1.7.3.0.1.</span> <span class="toc-text">Finite State Machine（FSM）有限状态机</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#factoring-FSM"><span class="toc-number">1.7.3.0.2.</span> <span class="toc-text">factoring FSM</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#FSM-Design-Procedure"><span class="toc-number">1.7.3.0.3.</span> <span class="toc-text">FSM Design Procedure</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E9%80%86%E5%90%91%E5%B7%A5%E7%A8%8B%EF%BC%9A%E4%BB%8E%E7%94%B5%E8%B7%AF%E5%9B%BE%E5%88%B0%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%9B%BE"><span class="toc-number">1.7.3.0.4.</span> <span class="toc-text">逆向工程：从电路图到状态转移图</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Timing"><span class="toc-number">1.7.3.1.</span> <span class="toc-text">Timing</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Dynamic-discipline"><span class="toc-number">1.7.3.1.1.</span> <span class="toc-text">Dynamic discipline</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E4%BA%9A%E7%A8%B3%E6%80%81%E3%80%81%E5%90%8C%E6%AD%A5%E5%99%A8%E5%88%86%E8%BE%A8%E6%97%B6%E9%97%B4%E7%95%A5%EF%BC%88%E4%B8%8D%E4%BC%9A%E8%80%83%E5%90%A7%EF%BC%9F%EF%BC%9F%E6%B2%A1%E5%8D%B0%E8%B1%A1%E5%AD%A6%E8%BF%87%EF%BC%89"><span class="toc-number">1.7.3.1.2.</span> <span class="toc-text">亚稳态、同步器分辨时间略（不会考吧？？没印象学过）</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Parallelism"><span class="toc-number">1.7.3.2.</span> <span class="toc-text">Parallelism</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Chapter-4-%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80"><span class="toc-number">1.8.</span> <span class="toc-text">Chapter 4 硬件描述语言</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Chapter-5-%E6%95%B0%E5%AD%97%E6%A8%A1%E5%9D%97"><span class="toc-number">1.9.</span> <span class="toc-text">Chapter 5 数字模块</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AE%97%E6%9C%AF%E7%94%B5%E8%B7%AF"><span class="toc-number">1.9.1.</span> <span class="toc-text">算术电路</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8A%A0%E6%B3%95"><span class="toc-number">1.9.1.1.</span> <span class="toc-text">加法</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#1-bit-adder"><span class="toc-number">1.9.1.1.1.</span> <span class="toc-text">1-bit adder</span></a><ol class="toc-child"><li class="toc-item toc-level-6"><a class="toc-link" href="#half-adder"><span class="toc-number">1.9.1.1.1.1.</span> <span class="toc-text">half adder</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#full-adder"><span class="toc-number">1.9.1.1.1.2.</span> <span class="toc-text">full adder</span></a></li></ol></li><li class="toc-item toc-level-5"><a class="toc-link" href="#multibit-adders-Carry-Propagate-adder-CPAs-%E8%BF%9B%E4%BD%8D%E4%BC%A0%E6%92%AD%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-number">1.9.1.1.2.</span> <span class="toc-text">multibit adders(Carry&#x3D;Propagate adder,CPAs,进位传播加法器)</span></a><ol class="toc-child"><li class="toc-item toc-level-6"><a class="toc-link" href="#ripple-carry-adder%EF%BC%88%E8%A1%8C%E6%B3%A2%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8%EF%BC%89slow"><span class="toc-number">1.9.1.1.2.1.</span> <span class="toc-text">ripple-carry adder（行波进位加法器）slow</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#Carry-lookahead-adder-CLA-%E5%85%88%E8%A1%8C%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8-fast"><span class="toc-number">1.9.1.1.2.2.</span> <span class="toc-text">Carry-lookahead adder,CLA (先行进位加法器) fast</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%EF%BC%88%E5%89%8D%E7%BC%80%E5%8A%A0%E6%B3%95%E5%99%A8%EF%BC%89fastesr-%E4%BC%BC%E4%B9%8E%E6%B2%A1%E6%9C%89%E5%AD%A6%EF%BC%9F"><span class="toc-number">1.9.1.1.2.3.</span> <span class="toc-text">（前缀加法器）fastesr (似乎没有学？)</span></a></li></ol></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%87%8F%E6%B3%95"><span class="toc-number">1.9.1.2.</span> <span class="toc-text">减法</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%AF%94%E8%BE%83%E5%99%A8"><span class="toc-number">1.9.1.3.</span> <span class="toc-text">比较器</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#equality-comparator%EF%BC%88%E7%9B%B8%E7%AD%89%E6%AF%94%E8%BE%83%E5%99%A8%EF%BC%89"><span class="toc-number">1.9.1.3.1.</span> <span class="toc-text">equality comparator（相等比较器）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#magnitude-comparator"><span class="toc-number">1.9.1.3.2.</span> <span class="toc-text">magnitude comparator</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Arithmetic-Logic-Unit%EF%BC%88%E7%AE%97%E6%9C%AF%E9%80%BB%E8%BE%91%E5%8D%95%E5%85%83ALU%EF%BC%89"><span class="toc-number">1.9.1.4.</span> <span class="toc-text">Arithmetic&#x2F;Logic Unit（算术逻辑单元ALU）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#shifter%EF%BC%88%E7%A7%BB%E4%BD%8D%E5%99%A8%EF%BC%89-and-rotator%EF%BC%88%E5%BE%AA%E7%8E%AF%E7%A7%BB%E4%BD%8D%E5%99%A8%EF%BC%89"><span class="toc-number">1.9.1.5.</span> <span class="toc-text">shifter（移位器） and rotator（循环移位器）</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E5%88%B6-1"><span class="toc-number">1.9.2.</span> <span class="toc-text">数制</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AE%9A%E7%82%B9%E6%95%B0"><span class="toc-number">1.9.2.1.</span> <span class="toc-text">定点数</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0"><span class="toc-number">1.9.2.2.</span> <span class="toc-text">浮点数</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E7%94%B5%E8%B7%AF%E6%A8%A1%E5%9D%97"><span class="toc-number">1.9.3.</span> <span class="toc-text">时序电路模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="toc-number">1.9.3.1.</span> <span class="toc-text">计数器</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#N%E4%BD%8D%E4%BA%8C%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8%EF%BC%88binary-counter%EF%BC%89"><span class="toc-number">1.9.3.1.1.</span> <span class="toc-text">N位二进制计数器（binary counter）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#shift-register-%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.9.3.1.2.</span> <span class="toc-text">shift register 移位寄存器</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%B8%A6%E5%B9%B6%E8%A1%8C%E5%8A%A0%E8%BD%BD%E7%9A%84%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.9.3.1.3.</span> <span class="toc-text">带并行加载的移位寄存器</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E9%98%B5%E5%88%97%EF%BC%88memory-array%EF%BC%89"><span class="toc-number">1.9.4.</span> <span class="toc-text">存储器阵列（memory array）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BD%8D%E5%8D%95%E5%85%83%EF%BC%88bit-cell%EF%BC%89"><span class="toc-number">1.9.4.1.</span> <span class="toc-text">位单元（bit cell）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8%E5%AD%98%E5%82%A8%E5%99%A8%E9%98%B5%E5%88%97%E7%9A%84%E9%80%BB%E8%BE%91"><span class="toc-number">1.9.4.2.</span> <span class="toc-text">使用存储器阵列的逻辑</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E9%98%B5%E5%88%97"><span class="toc-number">1.9.5.</span> <span class="toc-text">逻辑阵列</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E9%98%B5%E5%88%97-PLA"><span class="toc-number">1.9.5.1.</span> <span class="toc-text">可编程逻辑阵列(PLA)</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%8E%B0%E5%9C%BA%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E9%97%A8%E9%98%B5%E5%88%97%EF%BC%88Field-Programmable-Gate-Arrary-FPGA%EF%BC%89%E6%98%AF%E4%B8%80%E4%B8%AA%E5%8F%AF%E9%87%8D%E6%9E%84-%E7%9A%84%E9%97%A8%E9%98%B5%E5%88%97%E3%80%82"><span class="toc-number">1.9.5.2.</span> <span class="toc-text">现场可编程逻辑门阵列（Field Programmable Gate Arrary,FPGA）是一个可重构 的门阵列。</span></a></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/09/02/%E3%80%90%E5%B7%A5%E4%B8%9A%E8%BD%AF%E4%BB%B6%E3%80%91iDME/" title="iDME"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="iDME"/></a><div class="content"><a class="title" href="/2024/09/02/%E3%80%90%E5%B7%A5%E4%B8%9A%E8%BD%AF%E4%BB%B6%E3%80%91iDME/" title="iDME">iDME</a><time datetime="2024-09-02T09:27:48.358Z" title="Created 2024-09-02 17:27:48">2024-09-02</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/09/01/%E3%80%90Rust%E3%80%91Rust%E8%AF%AD%E8%A8%80%E8%BF%9B%E9%98%B6/" title="Rust语言进阶"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Rust语言进阶"/></a><div class="content"><a class="title" href="/2024/09/01/%E3%80%90Rust%E3%80%91Rust%E8%AF%AD%E8%A8%80%E8%BF%9B%E9%98%B6/" title="Rust语言进阶">Rust语言进阶</a><time datetime="2024-09-01T09:06:02.820Z" title="Created 2024-09-01 17:06:02">2024-09-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/31/IBM%E4%BF%B1%E4%B9%90%E9%83%A8%E7%BB%84%E7%BB%87%E6%9E%B6%E6%9E%84%E8%B0%83%E6%95%B4%E6%96%B9%E6%A1%88/" title="IBM俱乐部组织架构调整以及活动设想方案"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="IBM俱乐部组织架构调整以及活动设想方案"/></a><div class="content"><a class="title" href="/2024/08/31/IBM%E4%BF%B1%E4%B9%90%E9%83%A8%E7%BB%84%E7%BB%87%E6%9E%B6%E6%9E%84%E8%B0%83%E6%95%B4%E6%96%B9%E6%A1%88/" title="IBM俱乐部组织架构调整以及活动设想方案">IBM俱乐部组织架构调整以及活动设想方案</a><time datetime="2024-08-31T05:26:00.279Z" title="Created 2024-08-31 13:26:00">2024-08-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/30/%E3%80%90%E5%A4%A7%E4%B8%89%E4%B8%8A%E3%80%91%E5%8C%BA%E5%9D%97%E9%93%BE%E6%8A%80%E6%9C%AF%E4%B8%8E%E5%BA%94%E7%94%A8/" title="区块链技术与应用"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="区块链技术与应用"/></a><div class="content"><a class="title" href="/2024/08/30/%E3%80%90%E5%A4%A7%E4%B8%89%E4%B8%8A%E3%80%91%E5%8C%BA%E5%9D%97%E9%93%BE%E6%8A%80%E6%9C%AF%E4%B8%8E%E5%BA%94%E7%94%A8/" title="区块链技术与应用">区块链技术与应用</a><time datetime="2024-08-30T06:03:54.631Z" title="Created 2024-08-30 14:03:54">2024-08-30</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/29/%E3%80%90DragonOS%E3%80%91redis%E6%9C%8D%E5%8A%A1%E6%B5%8B%E8%AF%95/" title="【DragonOS】redis服务测试"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【DragonOS】redis服务测试"/></a><div class="content"><a class="title" href="/2024/08/29/%E3%80%90DragonOS%E3%80%91redis%E6%9C%8D%E5%8A%A1%E6%B5%8B%E8%AF%95/" title="【DragonOS】redis服务测试">【DragonOS】redis服务测试</a><time datetime="2024-08-29T09:36:16.287Z" title="Created 2024-08-29 17:36:16">2024-08-29</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2024 By Val</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">纯粹的心，感受意义不明</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="Switch Between Traditional Chinese And Simplified Chinese">繁</button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><canvas class="fireworks" mobile="true"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="true" data-click="true"></script><script defer="defer" id="fluttering_ribbon" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = true;
document.body.addEventListener('input', POWERMODE);
</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>