
SmartFanController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b54  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08007cf8  08007cf8  00008cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800808c  0800808c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800808c  0800808c  0000908c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008094  08008094  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008094  08008094  00009094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008098  08008098  00009098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800809c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001d4  08008270  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08008270  0000a4d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011215  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002576  00000000  00000000  0001b419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  0001d990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce1  00000000  00000000  0001ea08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002e88  00000000  00000000  0001f6e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001286f  00000000  00000000  00022571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ddad  00000000  00000000  00034de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2b8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055a8  00000000  00000000  000d2bd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000d8178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007cdc 	.word	0x08007cdc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007cdc 	.word	0x08007cdc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee8:	f000 fd5a 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eec:	f000 f80e 	bl	8000f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef0:	f000 f9bc 	bl	800126c <MX_GPIO_Init>
  MX_DMA_Init();
 8000ef4:	f000 f99a 	bl	800122c <MX_DMA_Init>
  MX_SPI1_Init();
 8000ef8:	f000 f8c2 	bl	8001080 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000efc:	f000 f8f6 	bl	80010ec <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000f00:	f000 f96a 	bl	80011d8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f04:	f000 f86a 	bl	8000fdc <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <main+0x24>

08000f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b094      	sub	sp, #80	@ 0x50
 8000f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	2230      	movs	r2, #48	@ 0x30
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f004 ffb9 	bl	8005e92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f30:	2300      	movs	r3, #0
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	4b27      	ldr	r3, [pc, #156]	@ (8000fd4 <SystemClock_Config+0xc8>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f38:	4a26      	ldr	r2, [pc, #152]	@ (8000fd4 <SystemClock_Config+0xc8>)
 8000f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f40:	4b24      	ldr	r3, [pc, #144]	@ (8000fd4 <SystemClock_Config+0xc8>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	4b21      	ldr	r3, [pc, #132]	@ (8000fd8 <SystemClock_Config+0xcc>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a20      	ldr	r2, [pc, #128]	@ (8000fd8 <SystemClock_Config+0xcc>)
 8000f56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd8 <SystemClock_Config+0xcc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f70:	2310      	movs	r3, #16
 8000f72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f74:	2302      	movs	r3, #2
 8000f76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f7c:	2308      	movs	r3, #8
 8000f7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000f80:	2364      	movs	r3, #100	@ 0x64
 8000f82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f88:	2304      	movs	r3, #4
 8000f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8c:	f107 0320 	add.w	r3, r7, #32
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 ff4d 	bl	8002e30 <HAL_RCC_OscConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f9c:	f000 f9fe 	bl	800139c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	2103      	movs	r1, #3
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f002 f9af 	bl	8003320 <HAL_RCC_ClockConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fc8:	f000 f9e8 	bl	800139c <Error_Handler>
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3750      	adds	r7, #80	@ 0x50
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40007000 	.word	0x40007000

08000fdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fee:	4b21      	ldr	r3, [pc, #132]	@ (8001074 <MX_ADC1_Init+0x98>)
 8000ff0:	4a21      	ldr	r2, [pc, #132]	@ (8001078 <MX_ADC1_Init+0x9c>)
 8000ff2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ff4:	4b1f      	ldr	r3, [pc, #124]	@ (8001074 <MX_ADC1_Init+0x98>)
 8000ff6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ffa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8001074 <MX_ADC1_Init+0x98>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001002:	4b1c      	ldr	r3, [pc, #112]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001004:	2200      	movs	r2, #0
 8001006:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001008:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <MX_ADC1_Init+0x98>)
 800100a:	2200      	movs	r2, #0
 800100c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800100e:	4b19      	ldr	r3, [pc, #100]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001016:	4b17      	ldr	r3, [pc, #92]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001018:	2200      	movs	r2, #0
 800101a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101c:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <MX_ADC1_Init+0x98>)
 800101e:	4a17      	ldr	r2, [pc, #92]	@ (800107c <MX_ADC1_Init+0xa0>)
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001022:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001024:	2200      	movs	r2, #0
 8001026:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001028:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <MX_ADC1_Init+0x98>)
 800102a:	2201      	movs	r2, #1
 800102c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800102e:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001030:	2200      	movs	r2, #0
 8001032:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <MX_ADC1_Init+0x98>)
 8001038:	2201      	movs	r2, #1
 800103a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800103c:	480d      	ldr	r0, [pc, #52]	@ (8001074 <MX_ADC1_Init+0x98>)
 800103e:	f000 fd21 	bl	8001a84 <HAL_ADC_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001048:	f000 f9a8 	bl	800139c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800104c:	2301      	movs	r3, #1
 800104e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001050:	2301      	movs	r3, #1
 8001052:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	4619      	mov	r1, r3
 800105c:	4805      	ldr	r0, [pc, #20]	@ (8001074 <MX_ADC1_Init+0x98>)
 800105e:	f000 fe83 	bl	8001d68 <HAL_ADC_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001068:	f000 f998 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200001f0 	.word	0x200001f0
 8001078:	40012000 	.word	0x40012000
 800107c:	0f000001 	.word	0x0f000001

08001080 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001084:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <MX_SPI1_Init+0x64>)
 8001086:	4a18      	ldr	r2, [pc, #96]	@ (80010e8 <MX_SPI1_Init+0x68>)
 8001088:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800108a:	4b16      	ldr	r3, [pc, #88]	@ (80010e4 <MX_SPI1_Init+0x64>)
 800108c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001090:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001092:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <MX_SPI1_Init+0x64>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001098:	4b12      	ldr	r3, [pc, #72]	@ (80010e4 <MX_SPI1_Init+0x64>)
 800109a:	2200      	movs	r2, #0
 800109c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800109e:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010aa:	4b0e      	ldr	r3, [pc, #56]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010b2:	4b0c      	ldr	r3, [pc, #48]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010b4:	2210      	movs	r2, #16
 80010b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010c4:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010ca:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010cc:	220a      	movs	r2, #10
 80010ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <MX_SPI1_Init+0x64>)
 80010d2:	f002 fb45 	bl	8003760 <HAL_SPI_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010dc:	f000 f95e 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000298 	.word	0x20000298
 80010e8:	40013000 	.word	0x40013000

080010ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08e      	sub	sp, #56	@ 0x38
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	f107 0320 	add.w	r3, r7, #32
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
 8001118:	615a      	str	r2, [r3, #20]
 800111a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800111c:	4b2c      	ldr	r3, [pc, #176]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 800111e:	4a2d      	ldr	r2, [pc, #180]	@ (80011d4 <MX_TIM3_Init+0xe8>)
 8001120:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 8001122:	4b2b      	ldr	r3, [pc, #172]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 8001124:	2263      	movs	r2, #99	@ 0x63
 8001126:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001128:	4b29      	ldr	r3, [pc, #164]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800112e:	4b28      	ldr	r3, [pc, #160]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 8001130:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001134:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001136:	4b26      	ldr	r3, [pc, #152]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113c:	4b24      	ldr	r3, [pc, #144]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001142:	4823      	ldr	r0, [pc, #140]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 8001144:	f002 fb95 	bl	8003872 <HAL_TIM_Base_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800114e:	f000 f925 	bl	800139c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001152:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001156:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001158:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800115c:	4619      	mov	r1, r3
 800115e:	481c      	ldr	r0, [pc, #112]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 8001160:	f002 fde2 	bl	8003d28 <HAL_TIM_ConfigClockSource>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800116a:	f000 f917 	bl	800139c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800116e:	4818      	ldr	r0, [pc, #96]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 8001170:	f002 fbce 	bl	8003910 <HAL_TIM_PWM_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800117a:	f000 f90f 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001186:	f107 0320 	add.w	r3, r7, #32
 800118a:	4619      	mov	r1, r3
 800118c:	4810      	ldr	r0, [pc, #64]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 800118e:	f003 f971 	bl	8004474 <HAL_TIMEx_MasterConfigSynchronization>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001198:	f000 f900 	bl	800139c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800119c:	2360      	movs	r3, #96	@ 0x60
 800119e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011a4:	2300      	movs	r3, #0
 80011a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ac:	1d3b      	adds	r3, r7, #4
 80011ae:	2200      	movs	r2, #0
 80011b0:	4619      	mov	r1, r3
 80011b2:	4807      	ldr	r0, [pc, #28]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 80011b4:	f002 fcf6 	bl	8003ba4 <HAL_TIM_PWM_ConfigChannel>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80011be:	f000 f8ed 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80011c2:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <MX_TIM3_Init+0xe4>)
 80011c4:	f000 fa08 	bl	80015d8 <HAL_TIM_MspPostInit>

}
 80011c8:	bf00      	nop
 80011ca:	3738      	adds	r7, #56	@ 0x38
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200002f0 	.word	0x200002f0
 80011d4:	40000400 	.word	0x40000400

080011d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011dc:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 80011de:	4a12      	ldr	r2, [pc, #72]	@ (8001228 <MX_USART2_UART_Init+0x50>)
 80011e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 80011e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011fc:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 80011fe:	220c      	movs	r2, #12
 8001200:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001202:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800120e:	4805      	ldr	r0, [pc, #20]	@ (8001224 <MX_USART2_UART_Init+0x4c>)
 8001210:	f003 f9b2 	bl	8004578 <HAL_UART_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800121a:	f000 f8bf 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000338 	.word	0x20000338
 8001228:	40004400 	.word	0x40004400

0800122c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <MX_DMA_Init+0x3c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123a:	4a0b      	ldr	r2, [pc, #44]	@ (8001268 <MX_DMA_Init+0x3c>)
 800123c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001240:	6313      	str	r3, [r2, #48]	@ 0x30
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <MX_DMA_Init+0x3c>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2100      	movs	r1, #0
 8001252:	2038      	movs	r0, #56	@ 0x38
 8001254:	f001 f89b 	bl	800238e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001258:	2038      	movs	r0, #56	@ 0x38
 800125a:	f001 f8b4 	bl	80023c6 <HAL_NVIC_EnableIRQ>

}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40023800 	.word	0x40023800

0800126c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	@ 0x28
 8001270:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
 8001280:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b41      	ldr	r3, [pc, #260]	@ (800138c <MX_GPIO_Init+0x120>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a40      	ldr	r2, [pc, #256]	@ (800138c <MX_GPIO_Init+0x120>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <MX_GPIO_Init+0x120>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b3a      	ldr	r3, [pc, #232]	@ (800138c <MX_GPIO_Init+0x120>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a39      	ldr	r2, [pc, #228]	@ (800138c <MX_GPIO_Init+0x120>)
 80012a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b37      	ldr	r3, [pc, #220]	@ (800138c <MX_GPIO_Init+0x120>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	4b33      	ldr	r3, [pc, #204]	@ (800138c <MX_GPIO_Init+0x120>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a32      	ldr	r2, [pc, #200]	@ (800138c <MX_GPIO_Init+0x120>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b30      	ldr	r3, [pc, #192]	@ (800138c <MX_GPIO_Init+0x120>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b2c      	ldr	r3, [pc, #176]	@ (800138c <MX_GPIO_Init+0x120>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	4a2b      	ldr	r2, [pc, #172]	@ (800138c <MX_GPIO_Init+0x120>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e6:	4b29      	ldr	r3, [pc, #164]	@ (800138c <MX_GPIO_Init+0x120>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2180      	movs	r1, #128	@ 0x80
 80012f6:	4826      	ldr	r0, [pc, #152]	@ (8001390 <MX_GPIO_Init+0x124>)
 80012f8:	f001 fd80 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_Res_GPIO_Port, OLED_Res_Pin, GPIO_PIN_RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001302:	4824      	ldr	r0, [pc, #144]	@ (8001394 <MX_GPIO_Init+0x128>)
 8001304:	f001 fd7a 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	2140      	movs	r1, #64	@ 0x40
 800130c:	4822      	ldr	r0, [pc, #136]	@ (8001398 <MX_GPIO_Init+0x12c>)
 800130e:	f001 fd75 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001312:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001318:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800131c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4619      	mov	r1, r3
 8001328:	4819      	ldr	r0, [pc, #100]	@ (8001390 <MX_GPIO_Init+0x124>)
 800132a:	f001 fbe3 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 800132e:	2380      	movs	r3, #128	@ 0x80
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	4812      	ldr	r0, [pc, #72]	@ (8001390 <MX_GPIO_Init+0x124>)
 8001346:	f001 fbd5 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_Res_Pin */
  GPIO_InitStruct.Pin = OLED_Res_Pin;
 800134a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800134e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_Res_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4619      	mov	r1, r3
 8001362:	480c      	ldr	r0, [pc, #48]	@ (8001394 <MX_GPIO_Init+0x128>)
 8001364:	f001 fbc6 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8001368:	2340      	movs	r3, #64	@ 0x40
 800136a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	4619      	mov	r1, r3
 800137e:	4806      	ldr	r0, [pc, #24]	@ (8001398 <MX_GPIO_Init+0x12c>)
 8001380:	f001 fbb8 	bl	8002af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001384:	bf00      	nop
 8001386:	3728      	adds	r7, #40	@ 0x28
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40023800 	.word	0x40023800
 8001390:	40020800 	.word	0x40020800
 8001394:	40020000 	.word	0x40020000
 8001398:	40020400 	.word	0x40020400

0800139c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a0:	b672      	cpsid	i
}
 80013a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <Error_Handler+0x8>

080013a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	4a0f      	ldr	r2, [pc, #60]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	603b      	str	r3, [r7, #0]
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d2:	4a08      	ldr	r2, [pc, #32]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013da:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e2:	603b      	str	r3, [r7, #0]
 80013e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013e6:	2007      	movs	r0, #7
 80013e8:	f000 ffc6 	bl	8002378 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800

080013f8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a33      	ldr	r2, [pc, #204]	@ (80014e4 <HAL_ADC_MspInit+0xec>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d15f      	bne.n	80014da <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	4b32      	ldr	r3, [pc, #200]	@ (80014e8 <HAL_ADC_MspInit+0xf0>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	4a31      	ldr	r2, [pc, #196]	@ (80014e8 <HAL_ADC_MspInit+0xf0>)
 8001424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001428:	6453      	str	r3, [r2, #68]	@ 0x44
 800142a:	4b2f      	ldr	r3, [pc, #188]	@ (80014e8 <HAL_ADC_MspInit+0xf0>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	4b2b      	ldr	r3, [pc, #172]	@ (80014e8 <HAL_ADC_MspInit+0xf0>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a2a      	ldr	r2, [pc, #168]	@ (80014e8 <HAL_ADC_MspInit+0xf0>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b28      	ldr	r3, [pc, #160]	@ (80014e8 <HAL_ADC_MspInit+0xf0>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001452:	2302      	movs	r3, #2
 8001454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001456:	2303      	movs	r3, #3
 8001458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145e:	f107 0314 	add.w	r3, r7, #20
 8001462:	4619      	mov	r1, r3
 8001464:	4821      	ldr	r0, [pc, #132]	@ (80014ec <HAL_ADC_MspInit+0xf4>)
 8001466:	f001 fb45 	bl	8002af4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800146a:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 800146c:	4a21      	ldr	r2, [pc, #132]	@ (80014f4 <HAL_ADC_MspInit+0xfc>)
 800146e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800147c:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001482:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 8001484:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001488:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 800148c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001490:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001492:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 8001494:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001498:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 800149c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014a2:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014a8:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014ae:	4810      	ldr	r0, [pc, #64]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 80014b0:	f000 ffa4 	bl	80023fc <HAL_DMA_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80014ba:	f7ff ff6f 	bl	800139c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a0b      	ldr	r2, [pc, #44]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 80014c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80014c4:	4a0a      	ldr	r2, [pc, #40]	@ (80014f0 <HAL_ADC_MspInit+0xf8>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	2012      	movs	r0, #18
 80014d0:	f000 ff5d 	bl	800238e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80014d4:	2012      	movs	r0, #18
 80014d6:	f000 ff76 	bl	80023c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	@ 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40012000 	.word	0x40012000
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000
 80014f0:	20000238 	.word	0x20000238
 80014f4:	40026410 	.word	0x40026410

080014f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a19      	ldr	r2, [pc, #100]	@ (800157c <HAL_SPI_MspInit+0x84>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d12b      	bne.n	8001572 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <HAL_SPI_MspInit+0x88>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001522:	4a17      	ldr	r2, [pc, #92]	@ (8001580 <HAL_SPI_MspInit+0x88>)
 8001524:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001528:	6453      	str	r3, [r2, #68]	@ 0x44
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_SPI_MspInit+0x88>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <HAL_SPI_MspInit+0x88>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a10      	ldr	r2, [pc, #64]	@ (8001580 <HAL_SPI_MspInit+0x88>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <HAL_SPI_MspInit+0x88>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001552:	23a0      	movs	r3, #160	@ 0xa0
 8001554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001556:	2302      	movs	r3, #2
 8001558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155e:	2303      	movs	r3, #3
 8001560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001562:	2305      	movs	r3, #5
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	4619      	mov	r1, r3
 800156c:	4805      	ldr	r0, [pc, #20]	@ (8001584 <HAL_SPI_MspInit+0x8c>)
 800156e:	f001 fac1 	bl	8002af4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001572:	bf00      	nop
 8001574:	3728      	adds	r7, #40	@ 0x28
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40013000 	.word	0x40013000
 8001580:	40023800 	.word	0x40023800
 8001584:	40020000 	.word	0x40020000

08001588 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0e      	ldr	r2, [pc, #56]	@ (80015d0 <HAL_TIM_Base_MspInit+0x48>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d115      	bne.n	80015c6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	4b0d      	ldr	r3, [pc, #52]	@ (80015d4 <HAL_TIM_Base_MspInit+0x4c>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a2:	4a0c      	ldr	r2, [pc, #48]	@ (80015d4 <HAL_TIM_Base_MspInit+0x4c>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015aa:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <HAL_TIM_Base_MspInit+0x4c>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2100      	movs	r1, #0
 80015ba:	201d      	movs	r0, #29
 80015bc:	f000 fee7 	bl	800238e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80015c0:	201d      	movs	r0, #29
 80015c2:	f000 ff00 	bl	80023c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40000400 	.word	0x40000400
 80015d4:	40023800 	.word	0x40023800

080015d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e0:	f107 030c 	add.w	r3, r7, #12
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <HAL_TIM_MspPostInit+0x68>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d11d      	bne.n	8001636 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <HAL_TIM_MspPostInit+0x6c>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	4a10      	ldr	r2, [pc, #64]	@ (8001644 <HAL_TIM_MspPostInit+0x6c>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6313      	str	r3, [r2, #48]	@ 0x30
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <HAL_TIM_MspPostInit+0x6c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	60bb      	str	r3, [r7, #8]
 8001614:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001616:	2340      	movs	r3, #64	@ 0x40
 8001618:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	2300      	movs	r3, #0
 8001624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001626:	2302      	movs	r3, #2
 8001628:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	4619      	mov	r1, r3
 8001630:	4805      	ldr	r0, [pc, #20]	@ (8001648 <HAL_TIM_MspPostInit+0x70>)
 8001632:	f001 fa5f 	bl	8002af4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001636:	bf00      	nop
 8001638:	3720      	adds	r7, #32
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40000400 	.word	0x40000400
 8001644:	40023800 	.word	0x40023800
 8001648:	40020000 	.word	0x40020000

0800164c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	@ 0x28
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a1d      	ldr	r2, [pc, #116]	@ (80016e0 <HAL_UART_MspInit+0x94>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d133      	bne.n	80016d6 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <HAL_UART_MspInit+0x98>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	4a1b      	ldr	r2, [pc, #108]	@ (80016e4 <HAL_UART_MspInit+0x98>)
 8001678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167c:	6413      	str	r3, [r2, #64]	@ 0x40
 800167e:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <HAL_UART_MspInit+0x98>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <HAL_UART_MspInit+0x98>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a14      	ldr	r2, [pc, #80]	@ (80016e4 <HAL_UART_MspInit+0x98>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b12      	ldr	r3, [pc, #72]	@ (80016e4 <HAL_UART_MspInit+0x98>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016a6:	230c      	movs	r3, #12
 80016a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b2:	2303      	movs	r3, #3
 80016b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016b6:	2307      	movs	r3, #7
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4619      	mov	r1, r3
 80016c0:	4809      	ldr	r0, [pc, #36]	@ (80016e8 <HAL_UART_MspInit+0x9c>)
 80016c2:	f001 fa17 	bl	8002af4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2026      	movs	r0, #38	@ 0x26
 80016cc:	f000 fe5f 	bl	800238e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016d0:	2026      	movs	r0, #38	@ 0x26
 80016d2:	f000 fe78 	bl	80023c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	@ 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40004400 	.word	0x40004400
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40020000 	.word	0x40020000

080016ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <NMI_Handler+0x4>

080016f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <HardFault_Handler+0x4>

080016fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <MemManage_Handler+0x4>

08001704 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <BusFault_Handler+0x4>

0800170c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <UsageFault_Handler+0x4>

08001714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001742:	f000 f97f 	bl	8001a44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
	...

0800174c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001750:	4802      	ldr	r0, [pc, #8]	@ (800175c <ADC_IRQHandler+0x10>)
 8001752:	f000 f9da 	bl	8001b0a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200001f0 	.word	0x200001f0

08001760 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001764:	4802      	ldr	r0, [pc, #8]	@ (8001770 <TIM3_IRQHandler+0x10>)
 8001766:	f002 f92c 	bl	80039c2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200002f0 	.word	0x200002f0

08001774 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001778:	4802      	ldr	r0, [pc, #8]	@ (8001784 <USART2_IRQHandler+0x10>)
 800177a:	f002 ff4d 	bl	8004618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000338 	.word	0x20000338

08001788 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800178c:	4802      	ldr	r0, [pc, #8]	@ (8001798 <DMA2_Stream0_IRQHandler+0x10>)
 800178e:	f000 ff75 	bl	800267c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000238 	.word	0x20000238

0800179c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  return 1;
 80017a0:	2301      	movs	r3, #1
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <_kill>:

int _kill(int pid, int sig)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017b6:	f004 fbbf 	bl	8005f38 <__errno>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2216      	movs	r2, #22
 80017be:	601a      	str	r2, [r3, #0]
  return -1;
 80017c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_exit>:

void _exit (int status)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff ffe7 	bl	80017ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80017de:	bf00      	nop
 80017e0:	e7fd      	b.n	80017de <_exit+0x12>

080017e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b086      	sub	sp, #24
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	60f8      	str	r0, [r7, #12]
 80017ea:	60b9      	str	r1, [r7, #8]
 80017ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	e00a      	b.n	800180a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017f4:	f3af 8000 	nop.w
 80017f8:	4601      	mov	r1, r0
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	1c5a      	adds	r2, r3, #1
 80017fe:	60ba      	str	r2, [r7, #8]
 8001800:	b2ca      	uxtb	r2, r1
 8001802:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	3301      	adds	r3, #1
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	697a      	ldr	r2, [r7, #20]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	429a      	cmp	r2, r3
 8001810:	dbf0      	blt.n	80017f4 <_read+0x12>
  }

  return len;
 8001812:	687b      	ldr	r3, [r7, #4]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	e009      	b.n	8001842 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1c5a      	adds	r2, r3, #1
 8001832:	60ba      	str	r2, [r7, #8]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	3301      	adds	r3, #1
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	429a      	cmp	r2, r3
 8001848:	dbf1      	blt.n	800182e <_write+0x12>
  }
  return len;
 800184a:	687b      	ldr	r3, [r7, #4]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_close>:

int _close(int file)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800185c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800187c:	605a      	str	r2, [r3, #4]
  return 0;
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <_isatty>:

int _isatty(int file)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001894:	2301      	movs	r3, #1
}
 8001896:	4618      	mov	r0, r3
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b085      	sub	sp, #20
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	60f8      	str	r0, [r7, #12]
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c4:	4a14      	ldr	r2, [pc, #80]	@ (8001918 <_sbrk+0x5c>)
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <_sbrk+0x60>)
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d0:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <_sbrk+0x64>)
 80018da:	4a12      	ldr	r2, [pc, #72]	@ (8001924 <_sbrk+0x68>)
 80018dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d207      	bcs.n	80018fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ec:	f004 fb24 	bl	8005f38 <__errno>
 80018f0:	4603      	mov	r3, r0
 80018f2:	220c      	movs	r2, #12
 80018f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	e009      	b.n	8001910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018fc:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001902:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	4a05      	ldr	r2, [pc, #20]	@ (8001920 <_sbrk+0x64>)
 800190c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800190e:	68fb      	ldr	r3, [r7, #12]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20020000 	.word	0x20020000
 800191c:	00000400 	.word	0x00000400
 8001920:	20000380 	.word	0x20000380
 8001924:	200004d8 	.word	0x200004d8

08001928 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800192c:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <SystemInit+0x20>)
 800192e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001932:	4a05      	ldr	r2, [pc, #20]	@ (8001948 <SystemInit+0x20>)
 8001934:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001938:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800194c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001984 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001950:	f7ff ffea 	bl	8001928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001954:	480c      	ldr	r0, [pc, #48]	@ (8001988 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001956:	490d      	ldr	r1, [pc, #52]	@ (800198c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001958:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800196c:	4c0a      	ldr	r4, [pc, #40]	@ (8001998 <LoopFillZerobss+0x22>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800197a:	f004 fae3 	bl	8005f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800197e:	f7ff fab1 	bl	8000ee4 <main>
  bx  lr    
 8001982:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001984:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001990:	0800809c 	.word	0x0800809c
  ldr r2, =_sbss
 8001994:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001998:	200004d4 	.word	0x200004d4

0800199c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800199c:	e7fe      	b.n	800199c <DMA1_Stream0_IRQHandler>
	...

080019a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019a4:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <HAL_Init+0x40>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a0d      	ldr	r2, [pc, #52]	@ (80019e0 <HAL_Init+0x40>)
 80019aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019b0:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <HAL_Init+0x40>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <HAL_Init+0x40>)
 80019b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019bc:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a07      	ldr	r2, [pc, #28]	@ (80019e0 <HAL_Init+0x40>)
 80019c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c8:	2003      	movs	r0, #3
 80019ca:	f000 fcd5 	bl	8002378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ce:	2000      	movs	r0, #0
 80019d0:	f000 f808 	bl	80019e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019d4:	f7ff fce8 	bl	80013a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00

080019e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019ec:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <HAL_InitTick+0x54>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <HAL_InitTick+0x58>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80019fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 fced 	bl	80023e2 <HAL_SYSTICK_Config>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e00e      	b.n	8001a30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b0f      	cmp	r3, #15
 8001a16:	d80a      	bhi.n	8001a2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a20:	f000 fcb5 	bl	800238e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a24:	4a06      	ldr	r2, [pc, #24]	@ (8001a40 <HAL_InitTick+0x5c>)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	e000      	b.n	8001a30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_IncTick+0x20>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <HAL_IncTick+0x24>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4413      	add	r3, r2
 8001a54:	4a04      	ldr	r2, [pc, #16]	@ (8001a68 <HAL_IncTick+0x24>)
 8001a56:	6013      	str	r3, [r2, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000384 	.word	0x20000384

08001a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_GetTick+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000384 	.word	0x20000384

08001a84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e033      	b.n	8001b02 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d109      	bne.n	8001ab6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff fca8 	bl	80013f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aba:	f003 0310 	and.w	r3, r3, #16
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d118      	bne.n	8001af4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001aca:	f023 0302 	bic.w	r3, r3, #2
 8001ace:	f043 0202 	orr.w	r2, r3, #2
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 fa78 	bl	8001fcc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	f023 0303 	bic.w	r3, r3, #3
 8001aea:	f043 0201 	orr.w	r2, r3, #1
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001af2:	e001      	b.n	8001af8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	2300      	movs	r3, #0
 8001b18:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	f003 0320 	and.w	r3, r3, #32
 8001b38:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d049      	beq.n	8001bd4 <HAL_ADC_IRQHandler+0xca>
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d046      	beq.n	8001bd4 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d105      	bne.n	8001b5e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d12b      	bne.n	8001bc4 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d127      	bne.n	8001bc4 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d006      	beq.n	8001b90 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d119      	bne.n	8001bc4 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 0220 	bic.w	r2, r2, #32
 8001b9e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d105      	bne.n	8001bc4 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbc:	f043 0201 	orr.w	r2, r3, #1
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f8b0 	bl	8001d2a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f06f 0212 	mvn.w	r2, #18
 8001bd2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f003 0304 	and.w	r3, r3, #4
 8001bda:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001be2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d057      	beq.n	8001c9a <HAL_ADC_IRQHandler+0x190>
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d054      	beq.n	8001c9a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	f003 0310 	and.w	r3, r3, #16
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d105      	bne.n	8001c08 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d139      	bne.n	8001c8a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c1c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d006      	beq.n	8001c32 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d12b      	bne.n	8001c8a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d124      	bne.n	8001c8a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d11d      	bne.n	8001c8a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d119      	bne.n	8001c8a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c64:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d105      	bne.n	8001c8a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f043 0201 	orr.w	r2, r3, #1
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 fa9a 	bl	80021c4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f06f 020c 	mvn.w	r2, #12
 8001c98:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ca8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d017      	beq.n	8001ce0 <HAL_ADC_IRQHandler+0x1d6>
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d014      	beq.n	8001ce0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d10d      	bne.n	8001ce0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 f834 	bl	8001d3e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f06f 0201 	mvn.w	r2, #1
 8001cde:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f003 0320 	and.w	r3, r3, #32
 8001ce6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cee:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d015      	beq.n	8001d22 <HAL_ADC_IRQHandler+0x218>
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d012      	beq.n	8001d22 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d00:	f043 0202 	orr.w	r2, r3, #2
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f06f 0220 	mvn.w	r2, #32
 8001d10:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f81d 	bl	8001d52 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f06f 0220 	mvn.w	r2, #32
 8001d20:	601a      	str	r2, [r3, #0]
  }
}
 8001d22:	bf00      	nop
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
	...

08001d68 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d101      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0x1c>
 8001d80:	2302      	movs	r3, #2
 8001d82:	e113      	b.n	8001fac <HAL_ADC_ConfigChannel+0x244>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b09      	cmp	r3, #9
 8001d92:	d925      	bls.n	8001de0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68d9      	ldr	r1, [r3, #12]
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	461a      	mov	r2, r3
 8001da2:	4613      	mov	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	3b1e      	subs	r3, #30
 8001daa:	2207      	movs	r2, #7
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43da      	mvns	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	400a      	ands	r2, r1
 8001db8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68d9      	ldr	r1, [r3, #12]
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	4618      	mov	r0, r3
 8001dcc:	4603      	mov	r3, r0
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4403      	add	r3, r0
 8001dd2:	3b1e      	subs	r3, #30
 8001dd4:	409a      	lsls	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	e022      	b.n	8001e26 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6919      	ldr	r1, [r3, #16]
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	461a      	mov	r2, r3
 8001dee:	4613      	mov	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4413      	add	r3, r2
 8001df4:	2207      	movs	r2, #7
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43da      	mvns	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	400a      	ands	r2, r1
 8001e02:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6919      	ldr	r1, [r3, #16]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	4618      	mov	r0, r3
 8001e16:	4603      	mov	r3, r0
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4403      	add	r3, r0
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	430a      	orrs	r2, r1
 8001e24:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b06      	cmp	r3, #6
 8001e2c:	d824      	bhi.n	8001e78 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	3b05      	subs	r3, #5
 8001e40:	221f      	movs	r2, #31
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43da      	mvns	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	400a      	ands	r2, r1
 8001e4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	4613      	mov	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4413      	add	r3, r2
 8001e68:	3b05      	subs	r3, #5
 8001e6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e76:	e04c      	b.n	8001f12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b0c      	cmp	r3, #12
 8001e7e:	d824      	bhi.n	8001eca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	3b23      	subs	r3, #35	@ 0x23
 8001e92:	221f      	movs	r2, #31
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43da      	mvns	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	3b23      	subs	r3, #35	@ 0x23
 8001ebc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ec8:	e023      	b.n	8001f12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	3b41      	subs	r3, #65	@ 0x41
 8001edc:	221f      	movs	r2, #31
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	400a      	ands	r2, r1
 8001eea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	4618      	mov	r0, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	4613      	mov	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	3b41      	subs	r3, #65	@ 0x41
 8001f06:	fa00 f203 	lsl.w	r2, r0, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f12:	4b29      	ldr	r3, [pc, #164]	@ (8001fb8 <HAL_ADC_ConfigChannel+0x250>)
 8001f14:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a28      	ldr	r2, [pc, #160]	@ (8001fbc <HAL_ADC_ConfigChannel+0x254>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d10f      	bne.n	8001f40 <HAL_ADC_ConfigChannel+0x1d8>
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b12      	cmp	r3, #18
 8001f26:	d10b      	bne.n	8001f40 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a1d      	ldr	r2, [pc, #116]	@ (8001fbc <HAL_ADC_ConfigChannel+0x254>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d12b      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x23a>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x258>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d003      	beq.n	8001f5c <HAL_ADC_ConfigChannel+0x1f4>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2b11      	cmp	r3, #17
 8001f5a:	d122      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a11      	ldr	r2, [pc, #68]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x258>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d111      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f7e:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x25c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a11      	ldr	r2, [pc, #68]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x260>)
 8001f84:	fba2 2303 	umull	r2, r3, r2, r3
 8001f88:	0c9a      	lsrs	r2, r3, #18
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001f94:	e002      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f9      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	40012300 	.word	0x40012300
 8001fbc:	40012000 	.word	0x40012000
 8001fc0:	10000012 	.word	0x10000012
 8001fc4:	20000000 	.word	0x20000000
 8001fc8:	431bde83 	.word	0x431bde83

08001fcc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fd4:	4b79      	ldr	r3, [pc, #484]	@ (80021bc <ADC_Init+0x1f0>)
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	431a      	orrs	r2, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002000:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6859      	ldr	r1, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	021a      	lsls	r2, r3, #8
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002024:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6859      	ldr	r1, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002046:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6899      	ldr	r1, [r3, #8]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800205e:	4a58      	ldr	r2, [pc, #352]	@ (80021c0 <ADC_Init+0x1f4>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d022      	beq.n	80020aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002072:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6899      	ldr	r1, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002094:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6899      	ldr	r1, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	e00f      	b.n	80020ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0202 	bic.w	r2, r2, #2
 80020d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6899      	ldr	r1, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	7e1b      	ldrb	r3, [r3, #24]
 80020e4:	005a      	lsls	r2, r3, #1
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d01b      	beq.n	8002130 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002106:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002116:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6859      	ldr	r1, [r3, #4]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002122:	3b01      	subs	r3, #1
 8002124:	035a      	lsls	r2, r3, #13
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	e007      	b.n	8002140 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800213e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800214e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	3b01      	subs	r3, #1
 800215c:	051a      	lsls	r2, r3, #20
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002174:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6899      	ldr	r1, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002182:	025a      	lsls	r2, r3, #9
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	430a      	orrs	r2, r1
 800218a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800219a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6899      	ldr	r1, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	029a      	lsls	r2, r3, #10
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	609a      	str	r2, [r3, #8]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	40012300 	.word	0x40012300
 80021c0:	0f000001 	.word	0x0f000001

080021c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e8:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <__NVIC_SetPriorityGrouping+0x44>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021f4:	4013      	ands	r3, r2
 80021f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002200:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800220a:	4a04      	ldr	r2, [pc, #16]	@ (800221c <__NVIC_SetPriorityGrouping+0x44>)
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	60d3      	str	r3, [r2, #12]
}
 8002210:	bf00      	nop
 8002212:	3714      	adds	r7, #20
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002224:	4b04      	ldr	r3, [pc, #16]	@ (8002238 <__NVIC_GetPriorityGrouping+0x18>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	f003 0307 	and.w	r3, r3, #7
}
 800222e:	4618      	mov	r0, r3
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	e000ed00 	.word	0xe000ed00

0800223c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	2b00      	cmp	r3, #0
 800224c:	db0b      	blt.n	8002266 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f003 021f 	and.w	r2, r3, #31
 8002254:	4907      	ldr	r1, [pc, #28]	@ (8002274 <__NVIC_EnableIRQ+0x38>)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	2001      	movs	r0, #1
 800225e:	fa00 f202 	lsl.w	r2, r0, r2
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	e000e100 	.word	0xe000e100

08002278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	6039      	str	r1, [r7, #0]
 8002282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002288:	2b00      	cmp	r3, #0
 800228a:	db0a      	blt.n	80022a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	b2da      	uxtb	r2, r3
 8002290:	490c      	ldr	r1, [pc, #48]	@ (80022c4 <__NVIC_SetPriority+0x4c>)
 8002292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002296:	0112      	lsls	r2, r2, #4
 8002298:	b2d2      	uxtb	r2, r2
 800229a:	440b      	add	r3, r1
 800229c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a0:	e00a      	b.n	80022b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	4908      	ldr	r1, [pc, #32]	@ (80022c8 <__NVIC_SetPriority+0x50>)
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	3b04      	subs	r3, #4
 80022b0:	0112      	lsls	r2, r2, #4
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	440b      	add	r3, r1
 80022b6:	761a      	strb	r2, [r3, #24]
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	e000e100 	.word	0xe000e100
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b089      	sub	sp, #36	@ 0x24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f1c3 0307 	rsb	r3, r3, #7
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	bf28      	it	cs
 80022ea:	2304      	movcs	r3, #4
 80022ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	3304      	adds	r3, #4
 80022f2:	2b06      	cmp	r3, #6
 80022f4:	d902      	bls.n	80022fc <NVIC_EncodePriority+0x30>
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3b03      	subs	r3, #3
 80022fa:	e000      	b.n	80022fe <NVIC_EncodePriority+0x32>
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	f04f 32ff 	mov.w	r2, #4294967295
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43da      	mvns	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	401a      	ands	r2, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002314:	f04f 31ff 	mov.w	r1, #4294967295
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	fa01 f303 	lsl.w	r3, r1, r3
 800231e:	43d9      	mvns	r1, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002324:	4313      	orrs	r3, r2
         );
}
 8002326:	4618      	mov	r0, r3
 8002328:	3724      	adds	r7, #36	@ 0x24
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
	...

08002334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3b01      	subs	r3, #1
 8002340:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002344:	d301      	bcc.n	800234a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002346:	2301      	movs	r3, #1
 8002348:	e00f      	b.n	800236a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800234a:	4a0a      	ldr	r2, [pc, #40]	@ (8002374 <SysTick_Config+0x40>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3b01      	subs	r3, #1
 8002350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002352:	210f      	movs	r1, #15
 8002354:	f04f 30ff 	mov.w	r0, #4294967295
 8002358:	f7ff ff8e 	bl	8002278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800235c:	4b05      	ldr	r3, [pc, #20]	@ (8002374 <SysTick_Config+0x40>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002362:	4b04      	ldr	r3, [pc, #16]	@ (8002374 <SysTick_Config+0x40>)
 8002364:	2207      	movs	r2, #7
 8002366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	e000e010 	.word	0xe000e010

08002378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f7ff ff29 	bl	80021d8 <__NVIC_SetPriorityGrouping>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800238e:	b580      	push	{r7, lr}
 8002390:	b086      	sub	sp, #24
 8002392:	af00      	add	r7, sp, #0
 8002394:	4603      	mov	r3, r0
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023a0:	f7ff ff3e 	bl	8002220 <__NVIC_GetPriorityGrouping>
 80023a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	6978      	ldr	r0, [r7, #20]
 80023ac:	f7ff ff8e 	bl	80022cc <NVIC_EncodePriority>
 80023b0:	4602      	mov	r2, r0
 80023b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff5d 	bl	8002278 <__NVIC_SetPriority>
}
 80023be:	bf00      	nop
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	4603      	mov	r3, r0
 80023ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff31 	bl	800223c <__NVIC_EnableIRQ>
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff ffa2 	bl	8002334 <SysTick_Config>
 80023f0:	4603      	mov	r3, r0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff fb30 	bl	8001a6c <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e099      	b.n	800254c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2202      	movs	r2, #2
 800241c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0201 	bic.w	r2, r2, #1
 8002436:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002438:	e00f      	b.n	800245a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800243a:	f7ff fb17 	bl	8001a6c <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b05      	cmp	r3, #5
 8002446:	d908      	bls.n	800245a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2220      	movs	r2, #32
 800244c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2203      	movs	r2, #3
 8002452:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e078      	b.n	800254c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1e8      	bne.n	800243a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	4b38      	ldr	r3, [pc, #224]	@ (8002554 <HAL_DMA_Init+0x158>)
 8002474:	4013      	ands	r3, r2
 8002476:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002486:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002492:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800249e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d107      	bne.n	80024c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024bc:	4313      	orrs	r3, r2
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f023 0307 	bic.w	r3, r3, #7
 80024da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d117      	bne.n	800251e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00e      	beq.n	800251e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 fa7b 	bl	80029fc <DMA_CheckFifoParam>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2240      	movs	r2, #64	@ 0x40
 8002510:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800251a:	2301      	movs	r3, #1
 800251c:	e016      	b.n	800254c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 fa32 	bl	8002990 <DMA_CalcBaseAndBitshift>
 800252c:	4603      	mov	r3, r0
 800252e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002534:	223f      	movs	r2, #63	@ 0x3f
 8002536:	409a      	lsls	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	f010803f 	.word	0xf010803f

08002558 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002564:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002566:	f7ff fa81 	bl	8001a6c <HAL_GetTick>
 800256a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d008      	beq.n	800258a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2280      	movs	r2, #128	@ 0x80
 800257c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e052      	b.n	8002630 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0216 	bic.w	r2, r2, #22
 8002598:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695a      	ldr	r2, [r3, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d103      	bne.n	80025ba <HAL_DMA_Abort+0x62>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d007      	beq.n	80025ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0208 	bic.w	r2, r2, #8
 80025c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 0201 	bic.w	r2, r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025da:	e013      	b.n	8002604 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025dc:	f7ff fa46 	bl	8001a6c <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b05      	cmp	r3, #5
 80025e8:	d90c      	bls.n	8002604 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2220      	movs	r2, #32
 80025ee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2203      	movs	r2, #3
 80025f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e015      	b.n	8002630 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1e4      	bne.n	80025dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002616:	223f      	movs	r2, #63	@ 0x3f
 8002618:	409a      	lsls	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002646:	b2db      	uxtb	r3, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d004      	beq.n	8002656 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2280      	movs	r2, #128	@ 0x80
 8002650:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e00c      	b.n	8002670 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2205      	movs	r2, #5
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0201 	bic.w	r2, r2, #1
 800266c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002688:	4b8e      	ldr	r3, [pc, #568]	@ (80028c4 <HAL_DMA_IRQHandler+0x248>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a8e      	ldr	r2, [pc, #568]	@ (80028c8 <HAL_DMA_IRQHandler+0x24c>)
 800268e:	fba2 2303 	umull	r2, r3, r2, r3
 8002692:	0a9b      	lsrs	r3, r3, #10
 8002694:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a6:	2208      	movs	r2, #8
 80026a8:	409a      	lsls	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d01a      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0304 	and.w	r3, r3, #4
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d013      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0204 	bic.w	r2, r2, #4
 80026ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d4:	2208      	movs	r2, #8
 80026d6:	409a      	lsls	r2, r3
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e0:	f043 0201 	orr.w	r2, r3, #1
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ec:	2201      	movs	r2, #1
 80026ee:	409a      	lsls	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4013      	ands	r3, r2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d012      	beq.n	800271e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00b      	beq.n	800271e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800270a:	2201      	movs	r2, #1
 800270c:	409a      	lsls	r2, r3
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002716:	f043 0202 	orr.w	r2, r3, #2
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002722:	2204      	movs	r2, #4
 8002724:	409a      	lsls	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4013      	ands	r3, r2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d012      	beq.n	8002754 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00b      	beq.n	8002754 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002740:	2204      	movs	r2, #4
 8002742:	409a      	lsls	r2, r3
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800274c:	f043 0204 	orr.w	r2, r3, #4
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002758:	2210      	movs	r2, #16
 800275a:	409a      	lsls	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4013      	ands	r3, r2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d043      	beq.n	80027ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0308 	and.w	r3, r3, #8
 800276e:	2b00      	cmp	r3, #0
 8002770:	d03c      	beq.n	80027ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002776:	2210      	movs	r2, #16
 8002778:	409a      	lsls	r2, r3
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d018      	beq.n	80027be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d108      	bne.n	80027ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d024      	beq.n	80027ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	4798      	blx	r3
 80027aa:	e01f      	b.n	80027ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d01b      	beq.n	80027ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	4798      	blx	r3
 80027bc:	e016      	b.n	80027ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d107      	bne.n	80027dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0208 	bic.w	r2, r2, #8
 80027da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f0:	2220      	movs	r2, #32
 80027f2:	409a      	lsls	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 808f 	beq.w	800291c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0310 	and.w	r3, r3, #16
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 8087 	beq.w	800291c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002812:	2220      	movs	r2, #32
 8002814:	409a      	lsls	r2, r3
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b05      	cmp	r3, #5
 8002824:	d136      	bne.n	8002894 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0216 	bic.w	r2, r2, #22
 8002834:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002844:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	d103      	bne.n	8002856 <HAL_DMA_IRQHandler+0x1da>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0208 	bic.w	r2, r2, #8
 8002864:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286a:	223f      	movs	r2, #63	@ 0x3f
 800286c:	409a      	lsls	r2, r3
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002886:	2b00      	cmp	r3, #0
 8002888:	d07e      	beq.n	8002988 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	4798      	blx	r3
        }
        return;
 8002892:	e079      	b.n	8002988 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d01d      	beq.n	80028de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10d      	bne.n	80028cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d031      	beq.n	800291c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	4798      	blx	r3
 80028c0:	e02c      	b.n	800291c <HAL_DMA_IRQHandler+0x2a0>
 80028c2:	bf00      	nop
 80028c4:	20000000 	.word	0x20000000
 80028c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d023      	beq.n	800291c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4798      	blx	r3
 80028dc:	e01e      	b.n	800291c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10f      	bne.n	800290c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0210 	bic.w	r2, r2, #16
 80028fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002910:	2b00      	cmp	r3, #0
 8002912:	d003      	beq.n	800291c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002920:	2b00      	cmp	r3, #0
 8002922:	d032      	beq.n	800298a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b00      	cmp	r3, #0
 800292e:	d022      	beq.n	8002976 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2205      	movs	r2, #5
 8002934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0201 	bic.w	r2, r2, #1
 8002946:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	3301      	adds	r3, #1
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	429a      	cmp	r2, r3
 8002952:	d307      	bcc.n	8002964 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f2      	bne.n	8002948 <HAL_DMA_IRQHandler+0x2cc>
 8002962:	e000      	b.n	8002966 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002964:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297a:	2b00      	cmp	r3, #0
 800297c:	d005      	beq.n	800298a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	4798      	blx	r3
 8002986:	e000      	b.n	800298a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002988:	bf00      	nop
    }
  }
}
 800298a:	3718      	adds	r7, #24
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	3b10      	subs	r3, #16
 80029a0:	4a14      	ldr	r2, [pc, #80]	@ (80029f4 <DMA_CalcBaseAndBitshift+0x64>)
 80029a2:	fba2 2303 	umull	r2, r3, r2, r3
 80029a6:	091b      	lsrs	r3, r3, #4
 80029a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029aa:	4a13      	ldr	r2, [pc, #76]	@ (80029f8 <DMA_CalcBaseAndBitshift+0x68>)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4413      	add	r3, r2
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	461a      	mov	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d909      	bls.n	80029d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029c6:	f023 0303 	bic.w	r3, r3, #3
 80029ca:	1d1a      	adds	r2, r3, #4
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80029d0:	e007      	b.n	80029e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029da:	f023 0303 	bic.w	r3, r3, #3
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3714      	adds	r7, #20
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	aaaaaaab 	.word	0xaaaaaaab
 80029f8:	08007d10 	.word	0x08007d10

080029fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d11f      	bne.n	8002a56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d856      	bhi.n	8002aca <DMA_CheckFifoParam+0xce>
 8002a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a24 <DMA_CheckFifoParam+0x28>)
 8002a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a22:	bf00      	nop
 8002a24:	08002a35 	.word	0x08002a35
 8002a28:	08002a47 	.word	0x08002a47
 8002a2c:	08002a35 	.word	0x08002a35
 8002a30:	08002acb 	.word	0x08002acb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d046      	beq.n	8002ace <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a44:	e043      	b.n	8002ace <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a4e:	d140      	bne.n	8002ad2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a54:	e03d      	b.n	8002ad2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a5e:	d121      	bne.n	8002aa4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	d837      	bhi.n	8002ad6 <DMA_CheckFifoParam+0xda>
 8002a66:	a201      	add	r2, pc, #4	@ (adr r2, 8002a6c <DMA_CheckFifoParam+0x70>)
 8002a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6c:	08002a7d 	.word	0x08002a7d
 8002a70:	08002a83 	.word	0x08002a83
 8002a74:	08002a7d 	.word	0x08002a7d
 8002a78:	08002a95 	.word	0x08002a95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a80:	e030      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d025      	beq.n	8002ada <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a92:	e022      	b.n	8002ada <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a98:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a9c:	d11f      	bne.n	8002ade <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aa2:	e01c      	b.n	8002ade <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d903      	bls.n	8002ab2 <DMA_CheckFifoParam+0xb6>
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b03      	cmp	r3, #3
 8002aae:	d003      	beq.n	8002ab8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ab0:	e018      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab6:	e015      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00e      	beq.n	8002ae2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ac8:	e00b      	b.n	8002ae2 <DMA_CheckFifoParam+0xe6>
      break;
 8002aca:	bf00      	nop
 8002acc:	e00a      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ace:	bf00      	nop
 8002ad0:	e008      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ad2:	bf00      	nop
 8002ad4:	e006      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ad6:	bf00      	nop
 8002ad8:	e004      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ada:	bf00      	nop
 8002adc:	e002      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ade:	bf00      	nop
 8002ae0:	e000      	b.n	8002ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ae2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop

08002af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b089      	sub	sp, #36	@ 0x24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b02:	2300      	movs	r3, #0
 8002b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61fb      	str	r3, [r7, #28]
 8002b0e:	e159      	b.n	8002dc4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b10:	2201      	movs	r2, #1
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	f040 8148 	bne.w	8002dbe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d005      	beq.n	8002b46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d130      	bne.n	8002ba8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	2203      	movs	r2, #3
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	091b      	lsrs	r3, r3, #4
 8002b92:	f003 0201 	and.w	r2, r3, #1
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 0303 	and.w	r3, r3, #3
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d017      	beq.n	8002be4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 0303 	and.w	r3, r3, #3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d123      	bne.n	8002c38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	08da      	lsrs	r2, r3, #3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3208      	adds	r2, #8
 8002bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	f003 0307 	and.w	r3, r3, #7
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	220f      	movs	r2, #15
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	691a      	ldr	r2, [r3, #16]
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	08da      	lsrs	r2, r3, #3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	3208      	adds	r2, #8
 8002c32:	69b9      	ldr	r1, [r7, #24]
 8002c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	2203      	movs	r2, #3
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 0203 	and.w	r2, r3, #3
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80a2 	beq.w	8002dbe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	4b57      	ldr	r3, [pc, #348]	@ (8002ddc <HAL_GPIO_Init+0x2e8>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	4a56      	ldr	r2, [pc, #344]	@ (8002ddc <HAL_GPIO_Init+0x2e8>)
 8002c84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c8a:	4b54      	ldr	r3, [pc, #336]	@ (8002ddc <HAL_GPIO_Init+0x2e8>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c96:	4a52      	ldr	r2, [pc, #328]	@ (8002de0 <HAL_GPIO_Init+0x2ec>)
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	089b      	lsrs	r3, r3, #2
 8002c9c:	3302      	adds	r3, #2
 8002c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	220f      	movs	r2, #15
 8002cae:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a49      	ldr	r2, [pc, #292]	@ (8002de4 <HAL_GPIO_Init+0x2f0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d019      	beq.n	8002cf6 <HAL_GPIO_Init+0x202>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a48      	ldr	r2, [pc, #288]	@ (8002de8 <HAL_GPIO_Init+0x2f4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d013      	beq.n	8002cf2 <HAL_GPIO_Init+0x1fe>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a47      	ldr	r2, [pc, #284]	@ (8002dec <HAL_GPIO_Init+0x2f8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d00d      	beq.n	8002cee <HAL_GPIO_Init+0x1fa>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a46      	ldr	r2, [pc, #280]	@ (8002df0 <HAL_GPIO_Init+0x2fc>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d007      	beq.n	8002cea <HAL_GPIO_Init+0x1f6>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a45      	ldr	r2, [pc, #276]	@ (8002df4 <HAL_GPIO_Init+0x300>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d101      	bne.n	8002ce6 <HAL_GPIO_Init+0x1f2>
 8002ce2:	2304      	movs	r3, #4
 8002ce4:	e008      	b.n	8002cf8 <HAL_GPIO_Init+0x204>
 8002ce6:	2307      	movs	r3, #7
 8002ce8:	e006      	b.n	8002cf8 <HAL_GPIO_Init+0x204>
 8002cea:	2303      	movs	r3, #3
 8002cec:	e004      	b.n	8002cf8 <HAL_GPIO_Init+0x204>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e002      	b.n	8002cf8 <HAL_GPIO_Init+0x204>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <HAL_GPIO_Init+0x204>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	69fa      	ldr	r2, [r7, #28]
 8002cfa:	f002 0203 	and.w	r2, r2, #3
 8002cfe:	0092      	lsls	r2, r2, #2
 8002d00:	4093      	lsls	r3, r2
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d08:	4935      	ldr	r1, [pc, #212]	@ (8002de0 <HAL_GPIO_Init+0x2ec>)
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	089b      	lsrs	r3, r3, #2
 8002d0e:	3302      	adds	r3, #2
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d16:	4b38      	ldr	r3, [pc, #224]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4013      	ands	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d40:	4b2d      	ldr	r3, [pc, #180]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d64:	4a24      	ldr	r2, [pc, #144]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d6a:	4b23      	ldr	r3, [pc, #140]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	4013      	ands	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d8e:	4a1a      	ldr	r2, [pc, #104]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d94:	4b18      	ldr	r3, [pc, #96]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d003      	beq.n	8002db8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002db8:	4a0f      	ldr	r2, [pc, #60]	@ (8002df8 <HAL_GPIO_Init+0x304>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	61fb      	str	r3, [r7, #28]
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	2b0f      	cmp	r3, #15
 8002dc8:	f67f aea2 	bls.w	8002b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	3724      	adds	r7, #36	@ 0x24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40023800 	.word	0x40023800
 8002de0:	40013800 	.word	0x40013800
 8002de4:	40020000 	.word	0x40020000
 8002de8:	40020400 	.word	0x40020400
 8002dec:	40020800 	.word	0x40020800
 8002df0:	40020c00 	.word	0x40020c00
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40013c00 	.word	0x40013c00

08002dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e0c:	787b      	ldrb	r3, [r7, #1]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e18:	e003      	b.n	8002e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e1a:	887b      	ldrh	r3, [r7, #2]
 8002e1c:	041a      	lsls	r2, r3, #16
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	619a      	str	r2, [r3, #24]
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e267      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d075      	beq.n	8002f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e4e:	4b88      	ldr	r3, [pc, #544]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 030c 	and.w	r3, r3, #12
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	d00c      	beq.n	8002e74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e5a:	4b85      	ldr	r3, [pc, #532]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e62:	2b08      	cmp	r3, #8
 8002e64:	d112      	bne.n	8002e8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e66:	4b82      	ldr	r3, [pc, #520]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e72:	d10b      	bne.n	8002e8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e74:	4b7e      	ldr	r3, [pc, #504]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d05b      	beq.n	8002f38 <HAL_RCC_OscConfig+0x108>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d157      	bne.n	8002f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e242      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e94:	d106      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x74>
 8002e96:	4b76      	ldr	r3, [pc, #472]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a75      	ldr	r2, [pc, #468]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea0:	6013      	str	r3, [r2, #0]
 8002ea2:	e01d      	b.n	8002ee0 <HAL_RCC_OscConfig+0xb0>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eac:	d10c      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x98>
 8002eae:	4b70      	ldr	r3, [pc, #448]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a6f      	ldr	r2, [pc, #444]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb8:	6013      	str	r3, [r2, #0]
 8002eba:	4b6d      	ldr	r3, [pc, #436]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a6c      	ldr	r2, [pc, #432]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	e00b      	b.n	8002ee0 <HAL_RCC_OscConfig+0xb0>
 8002ec8:	4b69      	ldr	r3, [pc, #420]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a68      	ldr	r2, [pc, #416]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ed2:	6013      	str	r3, [r2, #0]
 8002ed4:	4b66      	ldr	r3, [pc, #408]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a65      	ldr	r2, [pc, #404]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d013      	beq.n	8002f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee8:	f7fe fdc0 	bl	8001a6c <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef0:	f7fe fdbc 	bl	8001a6c <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b64      	cmp	r3, #100	@ 0x64
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e207      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f02:	4b5b      	ldr	r3, [pc, #364]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d0f0      	beq.n	8002ef0 <HAL_RCC_OscConfig+0xc0>
 8002f0e:	e014      	b.n	8002f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f10:	f7fe fdac 	bl	8001a6c <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f18:	f7fe fda8 	bl	8001a6c <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b64      	cmp	r3, #100	@ 0x64
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e1f3      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f2a:	4b51      	ldr	r3, [pc, #324]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f0      	bne.n	8002f18 <HAL_RCC_OscConfig+0xe8>
 8002f36:	e000      	b.n	8002f3a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d063      	beq.n	800300e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f46:	4b4a      	ldr	r3, [pc, #296]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f003 030c 	and.w	r3, r3, #12
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00b      	beq.n	8002f6a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f52:	4b47      	ldr	r3, [pc, #284]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f5a:	2b08      	cmp	r3, #8
 8002f5c:	d11c      	bne.n	8002f98 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f5e:	4b44      	ldr	r3, [pc, #272]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d116      	bne.n	8002f98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6a:	4b41      	ldr	r3, [pc, #260]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d005      	beq.n	8002f82 <HAL_RCC_OscConfig+0x152>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d001      	beq.n	8002f82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e1c7      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f82:	4b3b      	ldr	r3, [pc, #236]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	4937      	ldr	r1, [pc, #220]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f96:	e03a      	b.n	800300e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d020      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fa0:	4b34      	ldr	r3, [pc, #208]	@ (8003074 <HAL_RCC_OscConfig+0x244>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fd61 	bl	8001a6c <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fae:	f7fe fd5d 	bl	8001a6c <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e1a8      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f0      	beq.n	8002fae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fcc:	4b28      	ldr	r3, [pc, #160]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	4925      	ldr	r1, [pc, #148]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	600b      	str	r3, [r1, #0]
 8002fe0:	e015      	b.n	800300e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fe2:	4b24      	ldr	r3, [pc, #144]	@ (8003074 <HAL_RCC_OscConfig+0x244>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe8:	f7fe fd40 	bl	8001a6c <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff0:	f7fe fd3c 	bl	8001a6c <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e187      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003002:	4b1b      	ldr	r3, [pc, #108]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1f0      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0308 	and.w	r3, r3, #8
 8003016:	2b00      	cmp	r3, #0
 8003018:	d036      	beq.n	8003088 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d016      	beq.n	8003050 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003022:	4b15      	ldr	r3, [pc, #84]	@ (8003078 <HAL_RCC_OscConfig+0x248>)
 8003024:	2201      	movs	r2, #1
 8003026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fe fd20 	bl	8001a6c <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003030:	f7fe fd1c 	bl	8001a6c <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e167      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003042:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <HAL_RCC_OscConfig+0x240>)
 8003044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0x200>
 800304e:	e01b      	b.n	8003088 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003050:	4b09      	ldr	r3, [pc, #36]	@ (8003078 <HAL_RCC_OscConfig+0x248>)
 8003052:	2200      	movs	r2, #0
 8003054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003056:	f7fe fd09 	bl	8001a6c <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800305c:	e00e      	b.n	800307c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800305e:	f7fe fd05 	bl	8001a6c <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d907      	bls.n	800307c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e150      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
 8003070:	40023800 	.word	0x40023800
 8003074:	42470000 	.word	0x42470000
 8003078:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800307c:	4b88      	ldr	r3, [pc, #544]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800307e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1ea      	bne.n	800305e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8097 	beq.w	80031c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003096:	2300      	movs	r3, #0
 8003098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800309a:	4b81      	ldr	r3, [pc, #516]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10f      	bne.n	80030c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	4b7d      	ldr	r3, [pc, #500]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	4a7c      	ldr	r2, [pc, #496]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80030b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030b6:	4b7a      	ldr	r3, [pc, #488]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030be:	60bb      	str	r3, [r7, #8]
 80030c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030c2:	2301      	movs	r3, #1
 80030c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c6:	4b77      	ldr	r3, [pc, #476]	@ (80032a4 <HAL_RCC_OscConfig+0x474>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d118      	bne.n	8003104 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030d2:	4b74      	ldr	r3, [pc, #464]	@ (80032a4 <HAL_RCC_OscConfig+0x474>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a73      	ldr	r2, [pc, #460]	@ (80032a4 <HAL_RCC_OscConfig+0x474>)
 80030d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030de:	f7fe fcc5 	bl	8001a6c <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e6:	f7fe fcc1 	bl	8001a6c <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e10c      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f8:	4b6a      	ldr	r3, [pc, #424]	@ (80032a4 <HAL_RCC_OscConfig+0x474>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0f0      	beq.n	80030e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d106      	bne.n	800311a <HAL_RCC_OscConfig+0x2ea>
 800310c:	4b64      	ldr	r3, [pc, #400]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800310e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003110:	4a63      	ldr	r2, [pc, #396]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003112:	f043 0301 	orr.w	r3, r3, #1
 8003116:	6713      	str	r3, [r2, #112]	@ 0x70
 8003118:	e01c      	b.n	8003154 <HAL_RCC_OscConfig+0x324>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	2b05      	cmp	r3, #5
 8003120:	d10c      	bne.n	800313c <HAL_RCC_OscConfig+0x30c>
 8003122:	4b5f      	ldr	r3, [pc, #380]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003126:	4a5e      	ldr	r2, [pc, #376]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003128:	f043 0304 	orr.w	r3, r3, #4
 800312c:	6713      	str	r3, [r2, #112]	@ 0x70
 800312e:	4b5c      	ldr	r3, [pc, #368]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003132:	4a5b      	ldr	r2, [pc, #364]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	6713      	str	r3, [r2, #112]	@ 0x70
 800313a:	e00b      	b.n	8003154 <HAL_RCC_OscConfig+0x324>
 800313c:	4b58      	ldr	r3, [pc, #352]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800313e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003140:	4a57      	ldr	r2, [pc, #348]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003142:	f023 0301 	bic.w	r3, r3, #1
 8003146:	6713      	str	r3, [r2, #112]	@ 0x70
 8003148:	4b55      	ldr	r3, [pc, #340]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800314a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314c:	4a54      	ldr	r2, [pc, #336]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800314e:	f023 0304 	bic.w	r3, r3, #4
 8003152:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d015      	beq.n	8003188 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800315c:	f7fe fc86 	bl	8001a6c <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003162:	e00a      	b.n	800317a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003164:	f7fe fc82 	bl	8001a6c <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003172:	4293      	cmp	r3, r2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e0cb      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317a:	4b49      	ldr	r3, [pc, #292]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0ee      	beq.n	8003164 <HAL_RCC_OscConfig+0x334>
 8003186:	e014      	b.n	80031b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003188:	f7fe fc70 	bl	8001a6c <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318e:	e00a      	b.n	80031a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003190:	f7fe fc6c 	bl	8001a6c <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e0b5      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a6:	4b3e      	ldr	r3, [pc, #248]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80031a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1ee      	bne.n	8003190 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031b2:	7dfb      	ldrb	r3, [r7, #23]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d105      	bne.n	80031c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031b8:	4b39      	ldr	r3, [pc, #228]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	4a38      	ldr	r2, [pc, #224]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80031be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 80a1 	beq.w	8003310 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031ce:	4b34      	ldr	r3, [pc, #208]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 030c 	and.w	r3, r3, #12
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d05c      	beq.n	8003294 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d141      	bne.n	8003266 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e2:	4b31      	ldr	r3, [pc, #196]	@ (80032a8 <HAL_RCC_OscConfig+0x478>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e8:	f7fe fc40 	bl	8001a6c <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ee:	e008      	b.n	8003202 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f0:	f7fe fc3c 	bl	8001a6c <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e087      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003202:	4b27      	ldr	r3, [pc, #156]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f0      	bne.n	80031f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	69da      	ldr	r2, [r3, #28]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321c:	019b      	lsls	r3, r3, #6
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003224:	085b      	lsrs	r3, r3, #1
 8003226:	3b01      	subs	r3, #1
 8003228:	041b      	lsls	r3, r3, #16
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003230:	061b      	lsls	r3, r3, #24
 8003232:	491b      	ldr	r1, [pc, #108]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003234:	4313      	orrs	r3, r2
 8003236:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003238:	4b1b      	ldr	r3, [pc, #108]	@ (80032a8 <HAL_RCC_OscConfig+0x478>)
 800323a:	2201      	movs	r2, #1
 800323c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323e:	f7fe fc15 	bl	8001a6c <HAL_GetTick>
 8003242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003246:	f7fe fc11 	bl	8001a6c <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e05c      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003258:	4b11      	ldr	r3, [pc, #68]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0f0      	beq.n	8003246 <HAL_RCC_OscConfig+0x416>
 8003264:	e054      	b.n	8003310 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003266:	4b10      	ldr	r3, [pc, #64]	@ (80032a8 <HAL_RCC_OscConfig+0x478>)
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326c:	f7fe fbfe 	bl	8001a6c <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003272:	e008      	b.n	8003286 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003274:	f7fe fbfa 	bl	8001a6c <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e045      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003286:	4b06      	ldr	r3, [pc, #24]	@ (80032a0 <HAL_RCC_OscConfig+0x470>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f0      	bne.n	8003274 <HAL_RCC_OscConfig+0x444>
 8003292:	e03d      	b.n	8003310 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d107      	bne.n	80032ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e038      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
 80032a0:	40023800 	.word	0x40023800
 80032a4:	40007000 	.word	0x40007000
 80032a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032ac:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <HAL_RCC_OscConfig+0x4ec>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d028      	beq.n	800330c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d121      	bne.n	800330c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d11a      	bne.n	800330c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032dc:	4013      	ands	r3, r2
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d111      	bne.n	800330c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f2:	085b      	lsrs	r3, r3, #1
 80032f4:	3b01      	subs	r3, #1
 80032f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d107      	bne.n	800330c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003306:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003308:	429a      	cmp	r2, r3
 800330a:	d001      	beq.n	8003310 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3718      	adds	r7, #24
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800

08003320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e0cc      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003334:	4b68      	ldr	r3, [pc, #416]	@ (80034d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	d90c      	bls.n	800335c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003342:	4b65      	ldr	r3, [pc, #404]	@ (80034d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800334a:	4b63      	ldr	r3, [pc, #396]	@ (80034d8 <HAL_RCC_ClockConfig+0x1b8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	d001      	beq.n	800335c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0b8      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d020      	beq.n	80033aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003374:	4b59      	ldr	r3, [pc, #356]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	4a58      	ldr	r2, [pc, #352]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 800337a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800337e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0308 	and.w	r3, r3, #8
 8003388:	2b00      	cmp	r3, #0
 800338a:	d005      	beq.n	8003398 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800338c:	4b53      	ldr	r3, [pc, #332]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	4a52      	ldr	r2, [pc, #328]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003392:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003396:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003398:	4b50      	ldr	r3, [pc, #320]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	494d      	ldr	r1, [pc, #308]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d044      	beq.n	8003440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d107      	bne.n	80033ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033be:	4b47      	ldr	r3, [pc, #284]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d119      	bne.n	80033fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e07f      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d003      	beq.n	80033de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d107      	bne.n	80033ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033de:	4b3f      	ldr	r3, [pc, #252]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d109      	bne.n	80033fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e06f      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ee:	4b3b      	ldr	r3, [pc, #236]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e067      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033fe:	4b37      	ldr	r3, [pc, #220]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f023 0203 	bic.w	r2, r3, #3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	4934      	ldr	r1, [pc, #208]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 800340c:	4313      	orrs	r3, r2
 800340e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003410:	f7fe fb2c 	bl	8001a6c <HAL_GetTick>
 8003414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003416:	e00a      	b.n	800342e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003418:	f7fe fb28 	bl	8001a6c <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003426:	4293      	cmp	r3, r2
 8003428:	d901      	bls.n	800342e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e04f      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800342e:	4b2b      	ldr	r3, [pc, #172]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 020c 	and.w	r2, r3, #12
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	429a      	cmp	r2, r3
 800343e:	d1eb      	bne.n	8003418 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003440:	4b25      	ldr	r3, [pc, #148]	@ (80034d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d20c      	bcs.n	8003468 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800344e:	4b22      	ldr	r3, [pc, #136]	@ (80034d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	b2d2      	uxtb	r2, r2
 8003454:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003456:	4b20      	ldr	r3, [pc, #128]	@ (80034d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	429a      	cmp	r2, r3
 8003462:	d001      	beq.n	8003468 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e032      	b.n	80034ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d008      	beq.n	8003486 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003474:	4b19      	ldr	r3, [pc, #100]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4916      	ldr	r1, [pc, #88]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003482:	4313      	orrs	r3, r2
 8003484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d009      	beq.n	80034a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003492:	4b12      	ldr	r3, [pc, #72]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	490e      	ldr	r1, [pc, #56]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034a6:	f000 f821 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 80034aa:	4602      	mov	r2, r0
 80034ac:	4b0b      	ldr	r3, [pc, #44]	@ (80034dc <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	490a      	ldr	r1, [pc, #40]	@ (80034e0 <HAL_RCC_ClockConfig+0x1c0>)
 80034b8:	5ccb      	ldrb	r3, [r1, r3]
 80034ba:	fa22 f303 	lsr.w	r3, r2, r3
 80034be:	4a09      	ldr	r2, [pc, #36]	@ (80034e4 <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034c2:	4b09      	ldr	r3, [pc, #36]	@ (80034e8 <HAL_RCC_ClockConfig+0x1c8>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fa8c 	bl	80019e4 <HAL_InitTick>

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40023c00 	.word	0x40023c00
 80034dc:	40023800 	.word	0x40023800
 80034e0:	08007cf8 	.word	0x08007cf8
 80034e4:	20000000 	.word	0x20000000
 80034e8:	20000004 	.word	0x20000004

080034ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034f0:	b094      	sub	sp, #80	@ 0x50
 80034f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80034fc:	2300      	movs	r3, #0
 80034fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003504:	4b79      	ldr	r3, [pc, #484]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d00d      	beq.n	800352c <HAL_RCC_GetSysClockFreq+0x40>
 8003510:	2b08      	cmp	r3, #8
 8003512:	f200 80e1 	bhi.w	80036d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003516:	2b00      	cmp	r3, #0
 8003518:	d002      	beq.n	8003520 <HAL_RCC_GetSysClockFreq+0x34>
 800351a:	2b04      	cmp	r3, #4
 800351c:	d003      	beq.n	8003526 <HAL_RCC_GetSysClockFreq+0x3a>
 800351e:	e0db      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003520:	4b73      	ldr	r3, [pc, #460]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003522:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003524:	e0db      	b.n	80036de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003526:	4b73      	ldr	r3, [pc, #460]	@ (80036f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003528:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800352a:	e0d8      	b.n	80036de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800352c:	4b6f      	ldr	r3, [pc, #444]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x200>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003534:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003536:	4b6d      	ldr	r3, [pc, #436]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d063      	beq.n	800360a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003542:	4b6a      	ldr	r3, [pc, #424]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	099b      	lsrs	r3, r3, #6
 8003548:	2200      	movs	r2, #0
 800354a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800354c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800354e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003554:	633b      	str	r3, [r7, #48]	@ 0x30
 8003556:	2300      	movs	r3, #0
 8003558:	637b      	str	r3, [r7, #52]	@ 0x34
 800355a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800355e:	4622      	mov	r2, r4
 8003560:	462b      	mov	r3, r5
 8003562:	f04f 0000 	mov.w	r0, #0
 8003566:	f04f 0100 	mov.w	r1, #0
 800356a:	0159      	lsls	r1, r3, #5
 800356c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003570:	0150      	lsls	r0, r2, #5
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	4621      	mov	r1, r4
 8003578:	1a51      	subs	r1, r2, r1
 800357a:	6139      	str	r1, [r7, #16]
 800357c:	4629      	mov	r1, r5
 800357e:	eb63 0301 	sbc.w	r3, r3, r1
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	f04f 0300 	mov.w	r3, #0
 800358c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003590:	4659      	mov	r1, fp
 8003592:	018b      	lsls	r3, r1, #6
 8003594:	4651      	mov	r1, sl
 8003596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800359a:	4651      	mov	r1, sl
 800359c:	018a      	lsls	r2, r1, #6
 800359e:	4651      	mov	r1, sl
 80035a0:	ebb2 0801 	subs.w	r8, r2, r1
 80035a4:	4659      	mov	r1, fp
 80035a6:	eb63 0901 	sbc.w	r9, r3, r1
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035be:	4690      	mov	r8, r2
 80035c0:	4699      	mov	r9, r3
 80035c2:	4623      	mov	r3, r4
 80035c4:	eb18 0303 	adds.w	r3, r8, r3
 80035c8:	60bb      	str	r3, [r7, #8]
 80035ca:	462b      	mov	r3, r5
 80035cc:	eb49 0303 	adc.w	r3, r9, r3
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	f04f 0200 	mov.w	r2, #0
 80035d6:	f04f 0300 	mov.w	r3, #0
 80035da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035de:	4629      	mov	r1, r5
 80035e0:	024b      	lsls	r3, r1, #9
 80035e2:	4621      	mov	r1, r4
 80035e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035e8:	4621      	mov	r1, r4
 80035ea:	024a      	lsls	r2, r1, #9
 80035ec:	4610      	mov	r0, r2
 80035ee:	4619      	mov	r1, r3
 80035f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035f2:	2200      	movs	r2, #0
 80035f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035fc:	f7fd fadc 	bl	8000bb8 <__aeabi_uldivmod>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	4613      	mov	r3, r2
 8003606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003608:	e058      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800360a:	4b38      	ldr	r3, [pc, #224]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x200>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	099b      	lsrs	r3, r3, #6
 8003610:	2200      	movs	r2, #0
 8003612:	4618      	mov	r0, r3
 8003614:	4611      	mov	r1, r2
 8003616:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800361a:	623b      	str	r3, [r7, #32]
 800361c:	2300      	movs	r3, #0
 800361e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003620:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003624:	4642      	mov	r2, r8
 8003626:	464b      	mov	r3, r9
 8003628:	f04f 0000 	mov.w	r0, #0
 800362c:	f04f 0100 	mov.w	r1, #0
 8003630:	0159      	lsls	r1, r3, #5
 8003632:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003636:	0150      	lsls	r0, r2, #5
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	4641      	mov	r1, r8
 800363e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003642:	4649      	mov	r1, r9
 8003644:	eb63 0b01 	sbc.w	fp, r3, r1
 8003648:	f04f 0200 	mov.w	r2, #0
 800364c:	f04f 0300 	mov.w	r3, #0
 8003650:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003654:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003658:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800365c:	ebb2 040a 	subs.w	r4, r2, sl
 8003660:	eb63 050b 	sbc.w	r5, r3, fp
 8003664:	f04f 0200 	mov.w	r2, #0
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	00eb      	lsls	r3, r5, #3
 800366e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003672:	00e2      	lsls	r2, r4, #3
 8003674:	4614      	mov	r4, r2
 8003676:	461d      	mov	r5, r3
 8003678:	4643      	mov	r3, r8
 800367a:	18e3      	adds	r3, r4, r3
 800367c:	603b      	str	r3, [r7, #0]
 800367e:	464b      	mov	r3, r9
 8003680:	eb45 0303 	adc.w	r3, r5, r3
 8003684:	607b      	str	r3, [r7, #4]
 8003686:	f04f 0200 	mov.w	r2, #0
 800368a:	f04f 0300 	mov.w	r3, #0
 800368e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003692:	4629      	mov	r1, r5
 8003694:	028b      	lsls	r3, r1, #10
 8003696:	4621      	mov	r1, r4
 8003698:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800369c:	4621      	mov	r1, r4
 800369e:	028a      	lsls	r2, r1, #10
 80036a0:	4610      	mov	r0, r2
 80036a2:	4619      	mov	r1, r3
 80036a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036a6:	2200      	movs	r2, #0
 80036a8:	61bb      	str	r3, [r7, #24]
 80036aa:	61fa      	str	r2, [r7, #28]
 80036ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036b0:	f7fd fa82 	bl	8000bb8 <__aeabi_uldivmod>
 80036b4:	4602      	mov	r2, r0
 80036b6:	460b      	mov	r3, r1
 80036b8:	4613      	mov	r3, r2
 80036ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036bc:	4b0b      	ldr	r3, [pc, #44]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x200>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	0c1b      	lsrs	r3, r3, #16
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	3301      	adds	r3, #1
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80036cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036d6:	e002      	b.n	80036de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036d8:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80036da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3750      	adds	r7, #80	@ 0x50
 80036e4:	46bd      	mov	sp, r7
 80036e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036ea:	bf00      	nop
 80036ec:	40023800 	.word	0x40023800
 80036f0:	00f42400 	.word	0x00f42400
 80036f4:	007a1200 	.word	0x007a1200

080036f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036fc:	4b03      	ldr	r3, [pc, #12]	@ (800370c <HAL_RCC_GetHCLKFreq+0x14>)
 80036fe:	681b      	ldr	r3, [r3, #0]
}
 8003700:	4618      	mov	r0, r3
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000000 	.word	0x20000000

08003710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003714:	f7ff fff0 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 8003718:	4602      	mov	r2, r0
 800371a:	4b05      	ldr	r3, [pc, #20]	@ (8003730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	0a9b      	lsrs	r3, r3, #10
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	4903      	ldr	r1, [pc, #12]	@ (8003734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003726:	5ccb      	ldrb	r3, [r1, r3]
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800372c:	4618      	mov	r0, r3
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40023800 	.word	0x40023800
 8003734:	08007d08 	.word	0x08007d08

08003738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800373c:	f7ff ffdc 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 8003740:	4602      	mov	r2, r0
 8003742:	4b05      	ldr	r3, [pc, #20]	@ (8003758 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	0b5b      	lsrs	r3, r3, #13
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	4903      	ldr	r1, [pc, #12]	@ (800375c <HAL_RCC_GetPCLK2Freq+0x24>)
 800374e:	5ccb      	ldrb	r3, [r1, r3]
 8003750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003754:	4618      	mov	r0, r3
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40023800 	.word	0x40023800
 800375c:	08007d08 	.word	0x08007d08

08003760 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e07b      	b.n	800386a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003776:	2b00      	cmp	r3, #0
 8003778:	d108      	bne.n	800378c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003782:	d009      	beq.n	8003798 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	61da      	str	r2, [r3, #28]
 800378a:	e005      	b.n	8003798 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d106      	bne.n	80037b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f7fd fea0 	bl	80014f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80037e0:	431a      	orrs	r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	431a      	orrs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	431a      	orrs	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003812:	431a      	orrs	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800381c:	ea42 0103 	orr.w	r1, r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003824:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	0c1b      	lsrs	r3, r3, #16
 8003836:	f003 0104 	and.w	r1, r3, #4
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383e:	f003 0210 	and.w	r2, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69da      	ldr	r2, [r3, #28]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003858:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e041      	b.n	8003908 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d106      	bne.n	800389e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7fd fe75 	bl	8001588 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3304      	adds	r3, #4
 80038ae:	4619      	mov	r1, r3
 80038b0:	4610      	mov	r0, r2
 80038b2:	f000 fb33 	bl	8003f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e041      	b.n	80039a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d106      	bne.n	800393c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f839 	bl	80039ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3304      	adds	r3, #4
 800394c:	4619      	mov	r1, r3
 800394e:	4610      	mov	r0, r2
 8003950:	f000 fae4 	bl	8003f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b083      	sub	sp, #12
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b084      	sub	sp, #16
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d020      	beq.n	8003a26 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d01b      	beq.n	8003a26 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f06f 0202 	mvn.w	r2, #2
 80039f6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 fa66 	bl	8003ede <HAL_TIM_IC_CaptureCallback>
 8003a12:	e005      	b.n	8003a20 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 fa58 	bl	8003eca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 fa69 	bl	8003ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d020      	beq.n	8003a72 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d01b      	beq.n	8003a72 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f06f 0204 	mvn.w	r2, #4
 8003a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2202      	movs	r2, #2
 8003a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fa40 	bl	8003ede <HAL_TIM_IC_CaptureCallback>
 8003a5e:	e005      	b.n	8003a6c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fa32 	bl	8003eca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 fa43 	bl	8003ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d020      	beq.n	8003abe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d01b      	beq.n	8003abe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f06f 0208 	mvn.w	r2, #8
 8003a8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2204      	movs	r2, #4
 8003a94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 fa1a 	bl	8003ede <HAL_TIM_IC_CaptureCallback>
 8003aaa:	e005      	b.n	8003ab8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fa0c 	bl	8003eca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fa1d 	bl	8003ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f003 0310 	and.w	r3, r3, #16
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d020      	beq.n	8003b0a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01b      	beq.n	8003b0a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f06f 0210 	mvn.w	r2, #16
 8003ada:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2208      	movs	r2, #8
 8003ae0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f9f4 	bl	8003ede <HAL_TIM_IC_CaptureCallback>
 8003af6:	e005      	b.n	8003b04 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f9e6 	bl	8003eca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f9f7 	bl	8003ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00c      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d007      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f06f 0201 	mvn.w	r2, #1
 8003b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f9c4 	bl	8003eb6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00c      	beq.n	8003b52 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 fd09 	bl	8004564 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00c      	beq.n	8003b76 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f9c8 	bl	8003f06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00c      	beq.n	8003b9a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d007      	beq.n	8003b9a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f06f 0220 	mvn.w	r2, #32
 8003b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 fcdb 	bl	8004550 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b9a:	bf00      	nop
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e0ae      	b.n	8003d20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b0c      	cmp	r3, #12
 8003bce:	f200 809f 	bhi.w	8003d10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd8:	08003c0d 	.word	0x08003c0d
 8003bdc:	08003d11 	.word	0x08003d11
 8003be0:	08003d11 	.word	0x08003d11
 8003be4:	08003d11 	.word	0x08003d11
 8003be8:	08003c4d 	.word	0x08003c4d
 8003bec:	08003d11 	.word	0x08003d11
 8003bf0:	08003d11 	.word	0x08003d11
 8003bf4:	08003d11 	.word	0x08003d11
 8003bf8:	08003c8f 	.word	0x08003c8f
 8003bfc:	08003d11 	.word	0x08003d11
 8003c00:	08003d11 	.word	0x08003d11
 8003c04:	08003d11 	.word	0x08003d11
 8003c08:	08003ccf 	.word	0x08003ccf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f000 fa08 	bl	8004028 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699a      	ldr	r2, [r3, #24]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0208 	orr.w	r2, r2, #8
 8003c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699a      	ldr	r2, [r3, #24]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0204 	bic.w	r2, r2, #4
 8003c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6999      	ldr	r1, [r3, #24]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	619a      	str	r2, [r3, #24]
      break;
 8003c4a:	e064      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68b9      	ldr	r1, [r7, #8]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 fa4e 	bl	80040f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699a      	ldr	r2, [r3, #24]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699a      	ldr	r2, [r3, #24]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6999      	ldr	r1, [r3, #24]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	021a      	lsls	r2, r3, #8
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	619a      	str	r2, [r3, #24]
      break;
 8003c8c:	e043      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68b9      	ldr	r1, [r7, #8]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 fa99 	bl	80041cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	69da      	ldr	r2, [r3, #28]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f042 0208 	orr.w	r2, r2, #8
 8003ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	69da      	ldr	r2, [r3, #28]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0204 	bic.w	r2, r2, #4
 8003cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69d9      	ldr	r1, [r3, #28]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	691a      	ldr	r2, [r3, #16]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	61da      	str	r2, [r3, #28]
      break;
 8003ccc:	e023      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68b9      	ldr	r1, [r7, #8]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 fae3 	bl	80042a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69da      	ldr	r2, [r3, #28]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69d9      	ldr	r1, [r3, #28]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	021a      	lsls	r2, r3, #8
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	61da      	str	r2, [r3, #28]
      break;
 8003d0e:	e002      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	75fb      	strb	r3, [r7, #23]
      break;
 8003d14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d32:	2300      	movs	r3, #0
 8003d34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_TIM_ConfigClockSource+0x1c>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e0b4      	b.n	8003eae <HAL_TIM_ConfigClockSource+0x186>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d7c:	d03e      	beq.n	8003dfc <HAL_TIM_ConfigClockSource+0xd4>
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d82:	f200 8087 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d8a:	f000 8086 	beq.w	8003e9a <HAL_TIM_ConfigClockSource+0x172>
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d92:	d87f      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003d94:	2b70      	cmp	r3, #112	@ 0x70
 8003d96:	d01a      	beq.n	8003dce <HAL_TIM_ConfigClockSource+0xa6>
 8003d98:	2b70      	cmp	r3, #112	@ 0x70
 8003d9a:	d87b      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003d9c:	2b60      	cmp	r3, #96	@ 0x60
 8003d9e:	d050      	beq.n	8003e42 <HAL_TIM_ConfigClockSource+0x11a>
 8003da0:	2b60      	cmp	r3, #96	@ 0x60
 8003da2:	d877      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003da4:	2b50      	cmp	r3, #80	@ 0x50
 8003da6:	d03c      	beq.n	8003e22 <HAL_TIM_ConfigClockSource+0xfa>
 8003da8:	2b50      	cmp	r3, #80	@ 0x50
 8003daa:	d873      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003dac:	2b40      	cmp	r3, #64	@ 0x40
 8003dae:	d058      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0x13a>
 8003db0:	2b40      	cmp	r3, #64	@ 0x40
 8003db2:	d86f      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003db4:	2b30      	cmp	r3, #48	@ 0x30
 8003db6:	d064      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003db8:	2b30      	cmp	r3, #48	@ 0x30
 8003dba:	d86b      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	d060      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003dc0:	2b20      	cmp	r3, #32
 8003dc2:	d867      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d05c      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d05a      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003dcc:	e062      	b.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dde:	f000 fb29 	bl	8004434 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	609a      	str	r2, [r3, #8]
      break;
 8003dfa:	e04f      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e0c:	f000 fb12 	bl	8004434 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e1e:	609a      	str	r2, [r3, #8]
      break;
 8003e20:	e03c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f000 fa86 	bl	8004340 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2150      	movs	r1, #80	@ 0x50
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f000 fadf 	bl	80043fe <TIM_ITRx_SetConfig>
      break;
 8003e40:	e02c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f000 faa5 	bl	800439e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2160      	movs	r1, #96	@ 0x60
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 facf 	bl	80043fe <TIM_ITRx_SetConfig>
      break;
 8003e60:	e01c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fa66 	bl	8004340 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2140      	movs	r1, #64	@ 0x40
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fabf 	bl	80043fe <TIM_ITRx_SetConfig>
      break;
 8003e80:	e00c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4610      	mov	r0, r2
 8003e8e:	f000 fab6 	bl	80043fe <TIM_ITRx_SetConfig>
      break;
 8003e92:	e003      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      break;
 8003e98:	e000      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b083      	sub	sp, #12
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ebe:	bf00      	nop
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ed2:	bf00      	nop
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr

08003ede <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ede:	b480      	push	{r7}
 8003ee0:	b083      	sub	sp, #12
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b083      	sub	sp, #12
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr

08003f06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b083      	sub	sp, #12
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
	...

08003f1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a37      	ldr	r2, [pc, #220]	@ (800400c <TIM_Base_SetConfig+0xf0>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00f      	beq.n	8003f54 <TIM_Base_SetConfig+0x38>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f3a:	d00b      	beq.n	8003f54 <TIM_Base_SetConfig+0x38>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a34      	ldr	r2, [pc, #208]	@ (8004010 <TIM_Base_SetConfig+0xf4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d007      	beq.n	8003f54 <TIM_Base_SetConfig+0x38>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a33      	ldr	r2, [pc, #204]	@ (8004014 <TIM_Base_SetConfig+0xf8>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d003      	beq.n	8003f54 <TIM_Base_SetConfig+0x38>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a32      	ldr	r2, [pc, #200]	@ (8004018 <TIM_Base_SetConfig+0xfc>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d108      	bne.n	8003f66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a28      	ldr	r2, [pc, #160]	@ (800400c <TIM_Base_SetConfig+0xf0>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d01b      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f74:	d017      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a25      	ldr	r2, [pc, #148]	@ (8004010 <TIM_Base_SetConfig+0xf4>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d013      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a24      	ldr	r2, [pc, #144]	@ (8004014 <TIM_Base_SetConfig+0xf8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00f      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a23      	ldr	r2, [pc, #140]	@ (8004018 <TIM_Base_SetConfig+0xfc>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d00b      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a22      	ldr	r2, [pc, #136]	@ (800401c <TIM_Base_SetConfig+0x100>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d007      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a21      	ldr	r2, [pc, #132]	@ (8004020 <TIM_Base_SetConfig+0x104>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d003      	beq.n	8003fa6 <TIM_Base_SetConfig+0x8a>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a20      	ldr	r2, [pc, #128]	@ (8004024 <TIM_Base_SetConfig+0x108>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d108      	bne.n	8003fb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800400c <TIM_Base_SetConfig+0xf0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d103      	bne.n	8003fe6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	691a      	ldr	r2, [r3, #16]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f043 0204 	orr.w	r2, r3, #4
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	601a      	str	r2, [r3, #0]
}
 8003ffe:	bf00      	nop
 8004000:	3714      	adds	r7, #20
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40010000 	.word	0x40010000
 8004010:	40000400 	.word	0x40000400
 8004014:	40000800 	.word	0x40000800
 8004018:	40000c00 	.word	0x40000c00
 800401c:	40014000 	.word	0x40014000
 8004020:	40014400 	.word	0x40014400
 8004024:	40014800 	.word	0x40014800

08004028 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004028:	b480      	push	{r7}
 800402a:	b087      	sub	sp, #28
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	f023 0201 	bic.w	r2, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f023 0303 	bic.w	r3, r3, #3
 800405e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	4313      	orrs	r3, r2
 8004068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f023 0302 	bic.w	r3, r3, #2
 8004070:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a1c      	ldr	r2, [pc, #112]	@ (80040f0 <TIM_OC1_SetConfig+0xc8>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d10c      	bne.n	800409e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f023 0308 	bic.w	r3, r3, #8
 800408a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f023 0304 	bic.w	r3, r3, #4
 800409c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a13      	ldr	r2, [pc, #76]	@ (80040f0 <TIM_OC1_SetConfig+0xc8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d111      	bne.n	80040ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80040b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	621a      	str	r2, [r3, #32]
}
 80040e4:	bf00      	nop
 80040e6:	371c      	adds	r7, #28
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	40010000 	.word	0x40010000

080040f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	f023 0210 	bic.w	r2, r3, #16
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800412a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	021b      	lsls	r3, r3, #8
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f023 0320 	bic.w	r3, r3, #32
 800413e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	011b      	lsls	r3, r3, #4
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a1e      	ldr	r2, [pc, #120]	@ (80041c8 <TIM_OC2_SetConfig+0xd4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d10d      	bne.n	8004170 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800415a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800416e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a15      	ldr	r2, [pc, #84]	@ (80041c8 <TIM_OC2_SetConfig+0xd4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d113      	bne.n	80041a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800417e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004186:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	695b      	ldr	r3, [r3, #20]
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	4313      	orrs	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	621a      	str	r2, [r3, #32]
}
 80041ba:	bf00      	nop
 80041bc:	371c      	adds	r7, #28
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40010000 	.word	0x40010000

080041cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b087      	sub	sp, #28
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0303 	bic.w	r3, r3, #3
 8004202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	021b      	lsls	r3, r3, #8
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	4313      	orrs	r3, r2
 8004220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a1d      	ldr	r2, [pc, #116]	@ (800429c <TIM_OC3_SetConfig+0xd0>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d10d      	bne.n	8004246 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004230:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	021b      	lsls	r3, r3, #8
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	4313      	orrs	r3, r2
 800423c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004244:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a14      	ldr	r2, [pc, #80]	@ (800429c <TIM_OC3_SetConfig+0xd0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d113      	bne.n	8004276 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800425c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	011b      	lsls	r3, r3, #4
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	621a      	str	r2, [r3, #32]
}
 8004290:	bf00      	nop
 8004292:	371c      	adds	r7, #28
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	40010000 	.word	0x40010000

080042a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	031b      	lsls	r3, r3, #12
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a10      	ldr	r2, [pc, #64]	@ (800433c <TIM_OC4_SetConfig+0x9c>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d109      	bne.n	8004314 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004306:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	019b      	lsls	r3, r3, #6
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	4313      	orrs	r3, r2
 8004312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	621a      	str	r2, [r3, #32]
}
 800432e:	bf00      	nop
 8004330:	371c      	adds	r7, #28
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40010000 	.word	0x40010000

08004340 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004340:	b480      	push	{r7}
 8004342:	b087      	sub	sp, #28
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	f023 0201 	bic.w	r2, r3, #1
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800436a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	011b      	lsls	r3, r3, #4
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f023 030a 	bic.w	r3, r3, #10
 800437c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	4313      	orrs	r3, r2
 8004384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	621a      	str	r2, [r3, #32]
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800439e:	b480      	push	{r7}
 80043a0:	b087      	sub	sp, #28
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	60f8      	str	r0, [r7, #12]
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	f023 0210 	bic.w	r2, r3, #16
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	031b      	lsls	r3, r3, #12
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	621a      	str	r2, [r3, #32]
}
 80043f2:	bf00      	nop
 80043f4:	371c      	adds	r7, #28
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043fe:	b480      	push	{r7}
 8004400:	b085      	sub	sp, #20
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
 8004406:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004414:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4313      	orrs	r3, r2
 800441c:	f043 0307 	orr.w	r3, r3, #7
 8004420:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	609a      	str	r2, [r3, #8]
}
 8004428:	bf00      	nop
 800442a:	3714      	adds	r7, #20
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800444e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	021a      	lsls	r2, r3, #8
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	431a      	orrs	r2, r3
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	4313      	orrs	r3, r2
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	609a      	str	r2, [r3, #8]
}
 8004468:	bf00      	nop
 800446a:	371c      	adds	r7, #28
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004488:	2302      	movs	r3, #2
 800448a:	e050      	b.n	800452e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a1c      	ldr	r2, [pc, #112]	@ (800453c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d018      	beq.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044d8:	d013      	beq.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a18      	ldr	r2, [pc, #96]	@ (8004540 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d00e      	beq.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a16      	ldr	r2, [pc, #88]	@ (8004544 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d009      	beq.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a15      	ldr	r2, [pc, #84]	@ (8004548 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d004      	beq.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a13      	ldr	r2, [pc, #76]	@ (800454c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d10c      	bne.n	800451c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004508:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	4313      	orrs	r3, r2
 8004512:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3714      	adds	r7, #20
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	40010000 	.word	0x40010000
 8004540:	40000400 	.word	0x40000400
 8004544:	40000800 	.word	0x40000800
 8004548:	40000c00 	.word	0x40000c00
 800454c:	40014000 	.word	0x40014000

08004550 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e042      	b.n	8004610 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d106      	bne.n	80045a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7fd f854 	bl	800164c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2224      	movs	r2, #36	@ 0x24
 80045a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 fc99 	bl	8004ef4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	691a      	ldr	r2, [r3, #16]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	695a      	ldr	r2, [r3, #20]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80045e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3708      	adds	r7, #8
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b0ba      	sub	sp, #232	@ 0xe8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800463e:	2300      	movs	r3, #0
 8004640:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004644:	2300      	movs	r3, #0
 8004646:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800464a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004656:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10f      	bne.n	800467e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800465e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d009      	beq.n	800467e <HAL_UART_IRQHandler+0x66>
 800466a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fb7e 	bl	8004d78 <UART_Receive_IT>
      return;
 800467c:	e273      	b.n	8004b66 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800467e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 80de 	beq.w	8004844 <HAL_UART_IRQHandler+0x22c>
 8004688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	d106      	bne.n	80046a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004698:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 80d1 	beq.w	8004844 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00b      	beq.n	80046c6 <HAL_UART_IRQHandler+0xae>
 80046ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d005      	beq.n	80046c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046be:	f043 0201 	orr.w	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_UART_IRQHandler+0xd2>
 80046d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e2:	f043 0202 	orr.w	r2, r3, #2
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00b      	beq.n	800470e <HAL_UART_IRQHandler+0xf6>
 80046f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004706:	f043 0204 	orr.w	r2, r3, #4
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800470e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d011      	beq.n	800473e <HAL_UART_IRQHandler+0x126>
 800471a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800471e:	f003 0320 	and.w	r3, r3, #32
 8004722:	2b00      	cmp	r3, #0
 8004724:	d105      	bne.n	8004732 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d005      	beq.n	800473e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004736:	f043 0208 	orr.w	r2, r3, #8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004742:	2b00      	cmp	r3, #0
 8004744:	f000 820a 	beq.w	8004b5c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800474c:	f003 0320 	and.w	r3, r3, #32
 8004750:	2b00      	cmp	r3, #0
 8004752:	d008      	beq.n	8004766 <HAL_UART_IRQHandler+0x14e>
 8004754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004758:	f003 0320 	and.w	r3, r3, #32
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fb09 	bl	8004d78 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004770:	2b40      	cmp	r3, #64	@ 0x40
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d103      	bne.n	8004792 <HAL_UART_IRQHandler+0x17a>
 800478a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800478e:	2b00      	cmp	r3, #0
 8004790:	d04f      	beq.n	8004832 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 fa14 	bl	8004bc0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a2:	2b40      	cmp	r3, #64	@ 0x40
 80047a4:	d141      	bne.n	800482a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	3314      	adds	r3, #20
 80047ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047b4:	e853 3f00 	ldrex	r3, [r3]
 80047b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80047bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	3314      	adds	r3, #20
 80047ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80047d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80047de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80047ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1d9      	bne.n	80047a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d013      	beq.n	8004822 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047fe:	4a8a      	ldr	r2, [pc, #552]	@ (8004a28 <HAL_UART_IRQHandler+0x410>)
 8004800:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004806:	4618      	mov	r0, r3
 8004808:	f7fd ff16 	bl	8002638 <HAL_DMA_Abort_IT>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d016      	beq.n	8004840 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800481c:	4610      	mov	r0, r2
 800481e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004820:	e00e      	b.n	8004840 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f9b6 	bl	8004b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004828:	e00a      	b.n	8004840 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 f9b2 	bl	8004b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004830:	e006      	b.n	8004840 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f9ae 	bl	8004b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800483e:	e18d      	b.n	8004b5c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004840:	bf00      	nop
    return;
 8004842:	e18b      	b.n	8004b5c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004848:	2b01      	cmp	r3, #1
 800484a:	f040 8167 	bne.w	8004b1c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800484e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004852:	f003 0310 	and.w	r3, r3, #16
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 8160 	beq.w	8004b1c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800485c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 8159 	beq.w	8004b1c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800486a:	2300      	movs	r3, #0
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	60bb      	str	r3, [r7, #8]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	60bb      	str	r3, [r7, #8]
 800487e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800488a:	2b40      	cmp	r3, #64	@ 0x40
 800488c:	f040 80ce 	bne.w	8004a2c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800489c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f000 80a9 	beq.w	80049f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048ae:	429a      	cmp	r2, r3
 80048b0:	f080 80a2 	bcs.w	80049f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c0:	69db      	ldr	r3, [r3, #28]
 80048c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048c6:	f000 8088 	beq.w	80049da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	330c      	adds	r3, #12
 80048d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80048d8:	e853 3f00 	ldrex	r3, [r3]
 80048dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80048e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	330c      	adds	r3, #12
 80048f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80048f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004902:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004906:	e841 2300 	strex	r3, r2, [r1]
 800490a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800490e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1d9      	bne.n	80048ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	3314      	adds	r3, #20
 800491c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004920:	e853 3f00 	ldrex	r3, [r3]
 8004924:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004926:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004928:	f023 0301 	bic.w	r3, r3, #1
 800492c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	3314      	adds	r3, #20
 8004936:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800493a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800493e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004940:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004942:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004946:	e841 2300 	strex	r3, r2, [r1]
 800494a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800494c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1e1      	bne.n	8004916 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	3314      	adds	r3, #20
 8004958:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800495c:	e853 3f00 	ldrex	r3, [r3]
 8004960:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004964:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004968:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	3314      	adds	r3, #20
 8004972:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004976:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004978:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800497c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004984:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e3      	bne.n	8004952 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2220      	movs	r2, #32
 800498e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	330c      	adds	r3, #12
 800499e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049a2:	e853 3f00 	ldrex	r3, [r3]
 80049a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049aa:	f023 0310 	bic.w	r3, r3, #16
 80049ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	330c      	adds	r3, #12
 80049b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80049bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80049be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049c4:	e841 2300 	strex	r3, r2, [r1]
 80049c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80049ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1e3      	bne.n	8004998 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7fd fdbf 	bl	8002558 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2202      	movs	r2, #2
 80049de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	4619      	mov	r1, r3
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f8d9 	bl	8004ba8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80049f6:	e0b3      	b.n	8004b60 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a00:	429a      	cmp	r2, r3
 8004a02:	f040 80ad 	bne.w	8004b60 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0a:	69db      	ldr	r3, [r3, #28]
 8004a0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a10:	f040 80a6 	bne.w	8004b60 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f8c1 	bl	8004ba8 <HAL_UARTEx_RxEventCallback>
      return;
 8004a26:	e09b      	b.n	8004b60 <HAL_UART_IRQHandler+0x548>
 8004a28:	08004c87 	.word	0x08004c87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	f000 808e 	beq.w	8004b64 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004a48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 8089 	beq.w	8004b64 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	330c      	adds	r3, #12
 8004a58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5c:	e853 3f00 	ldrex	r3, [r3]
 8004a60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	330c      	adds	r3, #12
 8004a72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004a76:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a7e:	e841 2300 	strex	r3, r2, [r1]
 8004a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1e3      	bne.n	8004a52 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	3314      	adds	r3, #20
 8004a90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	e853 3f00 	ldrex	r3, [r3]
 8004a98:	623b      	str	r3, [r7, #32]
   return(result);
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	f023 0301 	bic.w	r3, r3, #1
 8004aa0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3314      	adds	r3, #20
 8004aaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004aae:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ab4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ab6:	e841 2300 	strex	r3, r2, [r1]
 8004aba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1e3      	bne.n	8004a8a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	e853 3f00 	ldrex	r3, [r3]
 8004ade:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f023 0310 	bic.w	r3, r3, #16
 8004ae6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	330c      	adds	r3, #12
 8004af0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004af4:	61fa      	str	r2, [r7, #28]
 8004af6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af8:	69b9      	ldr	r1, [r7, #24]
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	e841 2300 	strex	r3, r2, [r1]
 8004b00:	617b      	str	r3, [r7, #20]
   return(result);
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1e3      	bne.n	8004ad0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b12:	4619      	mov	r1, r3
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f847 	bl	8004ba8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b1a:	e023      	b.n	8004b64 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d009      	beq.n	8004b3c <HAL_UART_IRQHandler+0x524>
 8004b28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f8b7 	bl	8004ca8 <UART_Transmit_IT>
    return;
 8004b3a:	e014      	b.n	8004b66 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00e      	beq.n	8004b66 <HAL_UART_IRQHandler+0x54e>
 8004b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d008      	beq.n	8004b66 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f8f7 	bl	8004d48 <UART_EndTransmit_IT>
    return;
 8004b5a:	e004      	b.n	8004b66 <HAL_UART_IRQHandler+0x54e>
    return;
 8004b5c:	bf00      	nop
 8004b5e:	e002      	b.n	8004b66 <HAL_UART_IRQHandler+0x54e>
      return;
 8004b60:	bf00      	nop
 8004b62:	e000      	b.n	8004b66 <HAL_UART_IRQHandler+0x54e>
      return;
 8004b64:	bf00      	nop
  }
}
 8004b66:	37e8      	adds	r7, #232	@ 0xe8
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b095      	sub	sp, #84	@ 0x54
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	330c      	adds	r3, #12
 8004bce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bd2:	e853 3f00 	ldrex	r3, [r3]
 8004bd6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	330c      	adds	r3, #12
 8004be6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004be8:	643a      	str	r2, [r7, #64]	@ 0x40
 8004bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bf0:	e841 2300 	strex	r3, r2, [r1]
 8004bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1e5      	bne.n	8004bc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	3314      	adds	r3, #20
 8004c02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c04:	6a3b      	ldr	r3, [r7, #32]
 8004c06:	e853 3f00 	ldrex	r3, [r3]
 8004c0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f023 0301 	bic.w	r3, r3, #1
 8004c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	3314      	adds	r3, #20
 8004c1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c24:	e841 2300 	strex	r3, r2, [r1]
 8004c28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1e5      	bne.n	8004bfc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d119      	bne.n	8004c6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	330c      	adds	r3, #12
 8004c3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	e853 3f00 	ldrex	r3, [r3]
 8004c46:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	f023 0310 	bic.w	r3, r3, #16
 8004c4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	330c      	adds	r3, #12
 8004c56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c58:	61ba      	str	r2, [r7, #24]
 8004c5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5c:	6979      	ldr	r1, [r7, #20]
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	e841 2300 	strex	r3, r2, [r1]
 8004c64:	613b      	str	r3, [r7, #16]
   return(result);
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1e5      	bne.n	8004c38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c7a:	bf00      	nop
 8004c7c:	3754      	adds	r7, #84	@ 0x54
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b084      	sub	sp, #16
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f7ff ff7a 	bl	8004b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ca0:	bf00      	nop
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b21      	cmp	r3, #33	@ 0x21
 8004cba:	d13e      	bne.n	8004d3a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cc4:	d114      	bne.n	8004cf0 <UART_Transmit_IT+0x48>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d110      	bne.n	8004cf0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	881b      	ldrh	r3, [r3, #0]
 8004cd8:	461a      	mov	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ce2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	1c9a      	adds	r2, r3, #2
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	621a      	str	r2, [r3, #32]
 8004cee:	e008      	b.n	8004d02 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	1c59      	adds	r1, r3, #1
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	6211      	str	r1, [r2, #32]
 8004cfa:	781a      	ldrb	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	4619      	mov	r1, r3
 8004d10:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10f      	bne.n	8004d36 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68da      	ldr	r2, [r3, #12]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d24:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68da      	ldr	r2, [r3, #12]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d34:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d36:	2300      	movs	r3, #0
 8004d38:	e000      	b.n	8004d3c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d3a:	2302      	movs	r3, #2
  }
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d5e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2220      	movs	r2, #32
 8004d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f7ff feff 	bl	8004b6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08c      	sub	sp, #48	@ 0x30
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004d80:	2300      	movs	r3, #0
 8004d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004d84:	2300      	movs	r3, #0
 8004d86:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b22      	cmp	r3, #34	@ 0x22
 8004d92:	f040 80aa 	bne.w	8004eea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d9e:	d115      	bne.n	8004dcc <UART_Receive_IT+0x54>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d111      	bne.n	8004dcc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dac:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	1c9a      	adds	r2, r3, #2
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dca:	e024      	b.n	8004e16 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dda:	d007      	beq.n	8004dec <UART_Receive_IT+0x74>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d10a      	bne.n	8004dfa <UART_Receive_IT+0x82>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d106      	bne.n	8004dfa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004df6:	701a      	strb	r2, [r3, #0]
 8004df8:	e008      	b.n	8004e0c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e06:	b2da      	uxtb	r2, r3
 8004e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e0a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	1c5a      	adds	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	4619      	mov	r1, r3
 8004e24:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d15d      	bne.n	8004ee6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68da      	ldr	r2, [r3, #12]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f022 0220 	bic.w	r2, r2, #32
 8004e38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68da      	ldr	r2, [r3, #12]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695a      	ldr	r2, [r3, #20]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 0201 	bic.w	r2, r2, #1
 8004e58:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d135      	bne.n	8004edc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	330c      	adds	r3, #12
 8004e7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	e853 3f00 	ldrex	r3, [r3]
 8004e84:	613b      	str	r3, [r7, #16]
   return(result);
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f023 0310 	bic.w	r3, r3, #16
 8004e8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	330c      	adds	r3, #12
 8004e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e96:	623a      	str	r2, [r7, #32]
 8004e98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9a:	69f9      	ldr	r1, [r7, #28]
 8004e9c:	6a3a      	ldr	r2, [r7, #32]
 8004e9e:	e841 2300 	strex	r3, r2, [r1]
 8004ea2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1e5      	bne.n	8004e76 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0310 	and.w	r3, r3, #16
 8004eb4:	2b10      	cmp	r3, #16
 8004eb6:	d10a      	bne.n	8004ece <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004eb8:	2300      	movs	r3, #0
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff fe67 	bl	8004ba8 <HAL_UARTEx_RxEventCallback>
 8004eda:	e002      	b.n	8004ee2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f7ff fe4f 	bl	8004b80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	e002      	b.n	8004eec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	e000      	b.n	8004eec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004eea:	2302      	movs	r3, #2
  }
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3730      	adds	r7, #48	@ 0x30
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef8:	b0c0      	sub	sp, #256	@ 0x100
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f10:	68d9      	ldr	r1, [r3, #12]
 8004f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	ea40 0301 	orr.w	r3, r0, r1
 8004f1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	431a      	orrs	r2, r3
 8004f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f4c:	f021 010c 	bic.w	r1, r1, #12
 8004f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f5a:	430b      	orrs	r3, r1
 8004f5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6e:	6999      	ldr	r1, [r3, #24]
 8004f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	ea40 0301 	orr.w	r3, r0, r1
 8004f7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	4b8f      	ldr	r3, [pc, #572]	@ (80051c0 <UART_SetConfig+0x2cc>)
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d005      	beq.n	8004f94 <UART_SetConfig+0xa0>
 8004f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	4b8d      	ldr	r3, [pc, #564]	@ (80051c4 <UART_SetConfig+0x2d0>)
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d104      	bne.n	8004f9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f94:	f7fe fbd0 	bl	8003738 <HAL_RCC_GetPCLK2Freq>
 8004f98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f9c:	e003      	b.n	8004fa6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f9e:	f7fe fbb7 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004fa2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004faa:	69db      	ldr	r3, [r3, #28]
 8004fac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fb0:	f040 810c 	bne.w	80051cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004fbe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004fc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004fc6:	4622      	mov	r2, r4
 8004fc8:	462b      	mov	r3, r5
 8004fca:	1891      	adds	r1, r2, r2
 8004fcc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004fce:	415b      	adcs	r3, r3
 8004fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004fd6:	4621      	mov	r1, r4
 8004fd8:	eb12 0801 	adds.w	r8, r2, r1
 8004fdc:	4629      	mov	r1, r5
 8004fde:	eb43 0901 	adc.w	r9, r3, r1
 8004fe2:	f04f 0200 	mov.w	r2, #0
 8004fe6:	f04f 0300 	mov.w	r3, #0
 8004fea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ff2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ff6:	4690      	mov	r8, r2
 8004ff8:	4699      	mov	r9, r3
 8004ffa:	4623      	mov	r3, r4
 8004ffc:	eb18 0303 	adds.w	r3, r8, r3
 8005000:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005004:	462b      	mov	r3, r5
 8005006:	eb49 0303 	adc.w	r3, r9, r3
 800500a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800500e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800501a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800501e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005022:	460b      	mov	r3, r1
 8005024:	18db      	adds	r3, r3, r3
 8005026:	653b      	str	r3, [r7, #80]	@ 0x50
 8005028:	4613      	mov	r3, r2
 800502a:	eb42 0303 	adc.w	r3, r2, r3
 800502e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005030:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005034:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005038:	f7fb fdbe 	bl	8000bb8 <__aeabi_uldivmod>
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	4b61      	ldr	r3, [pc, #388]	@ (80051c8 <UART_SetConfig+0x2d4>)
 8005042:	fba3 2302 	umull	r2, r3, r3, r2
 8005046:	095b      	lsrs	r3, r3, #5
 8005048:	011c      	lsls	r4, r3, #4
 800504a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800504e:	2200      	movs	r2, #0
 8005050:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005054:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005058:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800505c:	4642      	mov	r2, r8
 800505e:	464b      	mov	r3, r9
 8005060:	1891      	adds	r1, r2, r2
 8005062:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005064:	415b      	adcs	r3, r3
 8005066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005068:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800506c:	4641      	mov	r1, r8
 800506e:	eb12 0a01 	adds.w	sl, r2, r1
 8005072:	4649      	mov	r1, r9
 8005074:	eb43 0b01 	adc.w	fp, r3, r1
 8005078:	f04f 0200 	mov.w	r2, #0
 800507c:	f04f 0300 	mov.w	r3, #0
 8005080:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005084:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005088:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800508c:	4692      	mov	sl, r2
 800508e:	469b      	mov	fp, r3
 8005090:	4643      	mov	r3, r8
 8005092:	eb1a 0303 	adds.w	r3, sl, r3
 8005096:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800509a:	464b      	mov	r3, r9
 800509c:	eb4b 0303 	adc.w	r3, fp, r3
 80050a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80050a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80050b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80050b8:	460b      	mov	r3, r1
 80050ba:	18db      	adds	r3, r3, r3
 80050bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80050be:	4613      	mov	r3, r2
 80050c0:	eb42 0303 	adc.w	r3, r2, r3
 80050c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80050c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80050ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80050ce:	f7fb fd73 	bl	8000bb8 <__aeabi_uldivmod>
 80050d2:	4602      	mov	r2, r0
 80050d4:	460b      	mov	r3, r1
 80050d6:	4611      	mov	r1, r2
 80050d8:	4b3b      	ldr	r3, [pc, #236]	@ (80051c8 <UART_SetConfig+0x2d4>)
 80050da:	fba3 2301 	umull	r2, r3, r3, r1
 80050de:	095b      	lsrs	r3, r3, #5
 80050e0:	2264      	movs	r2, #100	@ 0x64
 80050e2:	fb02 f303 	mul.w	r3, r2, r3
 80050e6:	1acb      	subs	r3, r1, r3
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80050ee:	4b36      	ldr	r3, [pc, #216]	@ (80051c8 <UART_SetConfig+0x2d4>)
 80050f0:	fba3 2302 	umull	r2, r3, r3, r2
 80050f4:	095b      	lsrs	r3, r3, #5
 80050f6:	005b      	lsls	r3, r3, #1
 80050f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80050fc:	441c      	add	r4, r3
 80050fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005102:	2200      	movs	r2, #0
 8005104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005108:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800510c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005110:	4642      	mov	r2, r8
 8005112:	464b      	mov	r3, r9
 8005114:	1891      	adds	r1, r2, r2
 8005116:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005118:	415b      	adcs	r3, r3
 800511a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800511c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005120:	4641      	mov	r1, r8
 8005122:	1851      	adds	r1, r2, r1
 8005124:	6339      	str	r1, [r7, #48]	@ 0x30
 8005126:	4649      	mov	r1, r9
 8005128:	414b      	adcs	r3, r1
 800512a:	637b      	str	r3, [r7, #52]	@ 0x34
 800512c:	f04f 0200 	mov.w	r2, #0
 8005130:	f04f 0300 	mov.w	r3, #0
 8005134:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005138:	4659      	mov	r1, fp
 800513a:	00cb      	lsls	r3, r1, #3
 800513c:	4651      	mov	r1, sl
 800513e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005142:	4651      	mov	r1, sl
 8005144:	00ca      	lsls	r2, r1, #3
 8005146:	4610      	mov	r0, r2
 8005148:	4619      	mov	r1, r3
 800514a:	4603      	mov	r3, r0
 800514c:	4642      	mov	r2, r8
 800514e:	189b      	adds	r3, r3, r2
 8005150:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005154:	464b      	mov	r3, r9
 8005156:	460a      	mov	r2, r1
 8005158:	eb42 0303 	adc.w	r3, r2, r3
 800515c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800516c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005170:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005174:	460b      	mov	r3, r1
 8005176:	18db      	adds	r3, r3, r3
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
 800517a:	4613      	mov	r3, r2
 800517c:	eb42 0303 	adc.w	r3, r2, r3
 8005180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005182:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005186:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800518a:	f7fb fd15 	bl	8000bb8 <__aeabi_uldivmod>
 800518e:	4602      	mov	r2, r0
 8005190:	460b      	mov	r3, r1
 8005192:	4b0d      	ldr	r3, [pc, #52]	@ (80051c8 <UART_SetConfig+0x2d4>)
 8005194:	fba3 1302 	umull	r1, r3, r3, r2
 8005198:	095b      	lsrs	r3, r3, #5
 800519a:	2164      	movs	r1, #100	@ 0x64
 800519c:	fb01 f303 	mul.w	r3, r1, r3
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	3332      	adds	r3, #50	@ 0x32
 80051a6:	4a08      	ldr	r2, [pc, #32]	@ (80051c8 <UART_SetConfig+0x2d4>)
 80051a8:	fba2 2303 	umull	r2, r3, r2, r3
 80051ac:	095b      	lsrs	r3, r3, #5
 80051ae:	f003 0207 	and.w	r2, r3, #7
 80051b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4422      	add	r2, r4
 80051ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051bc:	e106      	b.n	80053cc <UART_SetConfig+0x4d8>
 80051be:	bf00      	nop
 80051c0:	40011000 	.word	0x40011000
 80051c4:	40011400 	.word	0x40011400
 80051c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051d0:	2200      	movs	r2, #0
 80051d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80051d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80051da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80051de:	4642      	mov	r2, r8
 80051e0:	464b      	mov	r3, r9
 80051e2:	1891      	adds	r1, r2, r2
 80051e4:	6239      	str	r1, [r7, #32]
 80051e6:	415b      	adcs	r3, r3
 80051e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80051ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051ee:	4641      	mov	r1, r8
 80051f0:	1854      	adds	r4, r2, r1
 80051f2:	4649      	mov	r1, r9
 80051f4:	eb43 0501 	adc.w	r5, r3, r1
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	00eb      	lsls	r3, r5, #3
 8005202:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005206:	00e2      	lsls	r2, r4, #3
 8005208:	4614      	mov	r4, r2
 800520a:	461d      	mov	r5, r3
 800520c:	4643      	mov	r3, r8
 800520e:	18e3      	adds	r3, r4, r3
 8005210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005214:	464b      	mov	r3, r9
 8005216:	eb45 0303 	adc.w	r3, r5, r3
 800521a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800521e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800522a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800522e:	f04f 0200 	mov.w	r2, #0
 8005232:	f04f 0300 	mov.w	r3, #0
 8005236:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800523a:	4629      	mov	r1, r5
 800523c:	008b      	lsls	r3, r1, #2
 800523e:	4621      	mov	r1, r4
 8005240:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005244:	4621      	mov	r1, r4
 8005246:	008a      	lsls	r2, r1, #2
 8005248:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800524c:	f7fb fcb4 	bl	8000bb8 <__aeabi_uldivmod>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	4b60      	ldr	r3, [pc, #384]	@ (80053d8 <UART_SetConfig+0x4e4>)
 8005256:	fba3 2302 	umull	r2, r3, r3, r2
 800525a:	095b      	lsrs	r3, r3, #5
 800525c:	011c      	lsls	r4, r3, #4
 800525e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005262:	2200      	movs	r2, #0
 8005264:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005268:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800526c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005270:	4642      	mov	r2, r8
 8005272:	464b      	mov	r3, r9
 8005274:	1891      	adds	r1, r2, r2
 8005276:	61b9      	str	r1, [r7, #24]
 8005278:	415b      	adcs	r3, r3
 800527a:	61fb      	str	r3, [r7, #28]
 800527c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005280:	4641      	mov	r1, r8
 8005282:	1851      	adds	r1, r2, r1
 8005284:	6139      	str	r1, [r7, #16]
 8005286:	4649      	mov	r1, r9
 8005288:	414b      	adcs	r3, r1
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005298:	4659      	mov	r1, fp
 800529a:	00cb      	lsls	r3, r1, #3
 800529c:	4651      	mov	r1, sl
 800529e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052a2:	4651      	mov	r1, sl
 80052a4:	00ca      	lsls	r2, r1, #3
 80052a6:	4610      	mov	r0, r2
 80052a8:	4619      	mov	r1, r3
 80052aa:	4603      	mov	r3, r0
 80052ac:	4642      	mov	r2, r8
 80052ae:	189b      	adds	r3, r3, r2
 80052b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052b4:	464b      	mov	r3, r9
 80052b6:	460a      	mov	r2, r1
 80052b8:	eb42 0303 	adc.w	r3, r2, r3
 80052bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80052c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80052cc:	f04f 0200 	mov.w	r2, #0
 80052d0:	f04f 0300 	mov.w	r3, #0
 80052d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80052d8:	4649      	mov	r1, r9
 80052da:	008b      	lsls	r3, r1, #2
 80052dc:	4641      	mov	r1, r8
 80052de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052e2:	4641      	mov	r1, r8
 80052e4:	008a      	lsls	r2, r1, #2
 80052e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052ea:	f7fb fc65 	bl	8000bb8 <__aeabi_uldivmod>
 80052ee:	4602      	mov	r2, r0
 80052f0:	460b      	mov	r3, r1
 80052f2:	4611      	mov	r1, r2
 80052f4:	4b38      	ldr	r3, [pc, #224]	@ (80053d8 <UART_SetConfig+0x4e4>)
 80052f6:	fba3 2301 	umull	r2, r3, r3, r1
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	2264      	movs	r2, #100	@ 0x64
 80052fe:	fb02 f303 	mul.w	r3, r2, r3
 8005302:	1acb      	subs	r3, r1, r3
 8005304:	011b      	lsls	r3, r3, #4
 8005306:	3332      	adds	r3, #50	@ 0x32
 8005308:	4a33      	ldr	r2, [pc, #204]	@ (80053d8 <UART_SetConfig+0x4e4>)
 800530a:	fba2 2303 	umull	r2, r3, r2, r3
 800530e:	095b      	lsrs	r3, r3, #5
 8005310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005314:	441c      	add	r4, r3
 8005316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800531a:	2200      	movs	r2, #0
 800531c:	673b      	str	r3, [r7, #112]	@ 0x70
 800531e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005320:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005324:	4642      	mov	r2, r8
 8005326:	464b      	mov	r3, r9
 8005328:	1891      	adds	r1, r2, r2
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	415b      	adcs	r3, r3
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005334:	4641      	mov	r1, r8
 8005336:	1851      	adds	r1, r2, r1
 8005338:	6039      	str	r1, [r7, #0]
 800533a:	4649      	mov	r1, r9
 800533c:	414b      	adcs	r3, r1
 800533e:	607b      	str	r3, [r7, #4]
 8005340:	f04f 0200 	mov.w	r2, #0
 8005344:	f04f 0300 	mov.w	r3, #0
 8005348:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800534c:	4659      	mov	r1, fp
 800534e:	00cb      	lsls	r3, r1, #3
 8005350:	4651      	mov	r1, sl
 8005352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005356:	4651      	mov	r1, sl
 8005358:	00ca      	lsls	r2, r1, #3
 800535a:	4610      	mov	r0, r2
 800535c:	4619      	mov	r1, r3
 800535e:	4603      	mov	r3, r0
 8005360:	4642      	mov	r2, r8
 8005362:	189b      	adds	r3, r3, r2
 8005364:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005366:	464b      	mov	r3, r9
 8005368:	460a      	mov	r2, r1
 800536a:	eb42 0303 	adc.w	r3, r2, r3
 800536e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	663b      	str	r3, [r7, #96]	@ 0x60
 800537a:	667a      	str	r2, [r7, #100]	@ 0x64
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005388:	4649      	mov	r1, r9
 800538a:	008b      	lsls	r3, r1, #2
 800538c:	4641      	mov	r1, r8
 800538e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005392:	4641      	mov	r1, r8
 8005394:	008a      	lsls	r2, r1, #2
 8005396:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800539a:	f7fb fc0d 	bl	8000bb8 <__aeabi_uldivmod>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	4b0d      	ldr	r3, [pc, #52]	@ (80053d8 <UART_SetConfig+0x4e4>)
 80053a4:	fba3 1302 	umull	r1, r3, r3, r2
 80053a8:	095b      	lsrs	r3, r3, #5
 80053aa:	2164      	movs	r1, #100	@ 0x64
 80053ac:	fb01 f303 	mul.w	r3, r1, r3
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	3332      	adds	r3, #50	@ 0x32
 80053b6:	4a08      	ldr	r2, [pc, #32]	@ (80053d8 <UART_SetConfig+0x4e4>)
 80053b8:	fba2 2303 	umull	r2, r3, r2, r3
 80053bc:	095b      	lsrs	r3, r3, #5
 80053be:	f003 020f 	and.w	r2, r3, #15
 80053c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4422      	add	r2, r4
 80053ca:	609a      	str	r2, [r3, #8]
}
 80053cc:	bf00      	nop
 80053ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80053d2:	46bd      	mov	sp, r7
 80053d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053d8:	51eb851f 	.word	0x51eb851f

080053dc <__cvt>:
 80053dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053e0:	ec57 6b10 	vmov	r6, r7, d0
 80053e4:	2f00      	cmp	r7, #0
 80053e6:	460c      	mov	r4, r1
 80053e8:	4619      	mov	r1, r3
 80053ea:	463b      	mov	r3, r7
 80053ec:	bfbb      	ittet	lt
 80053ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80053f2:	461f      	movlt	r7, r3
 80053f4:	2300      	movge	r3, #0
 80053f6:	232d      	movlt	r3, #45	@ 0x2d
 80053f8:	700b      	strb	r3, [r1, #0]
 80053fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005400:	4691      	mov	r9, r2
 8005402:	f023 0820 	bic.w	r8, r3, #32
 8005406:	bfbc      	itt	lt
 8005408:	4632      	movlt	r2, r6
 800540a:	4616      	movlt	r6, r2
 800540c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005410:	d005      	beq.n	800541e <__cvt+0x42>
 8005412:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005416:	d100      	bne.n	800541a <__cvt+0x3e>
 8005418:	3401      	adds	r4, #1
 800541a:	2102      	movs	r1, #2
 800541c:	e000      	b.n	8005420 <__cvt+0x44>
 800541e:	2103      	movs	r1, #3
 8005420:	ab03      	add	r3, sp, #12
 8005422:	9301      	str	r3, [sp, #4]
 8005424:	ab02      	add	r3, sp, #8
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	ec47 6b10 	vmov	d0, r6, r7
 800542c:	4653      	mov	r3, sl
 800542e:	4622      	mov	r2, r4
 8005430:	f000 fe46 	bl	80060c0 <_dtoa_r>
 8005434:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005438:	4605      	mov	r5, r0
 800543a:	d119      	bne.n	8005470 <__cvt+0x94>
 800543c:	f019 0f01 	tst.w	r9, #1
 8005440:	d00e      	beq.n	8005460 <__cvt+0x84>
 8005442:	eb00 0904 	add.w	r9, r0, r4
 8005446:	2200      	movs	r2, #0
 8005448:	2300      	movs	r3, #0
 800544a:	4630      	mov	r0, r6
 800544c:	4639      	mov	r1, r7
 800544e:	f7fb fb43 	bl	8000ad8 <__aeabi_dcmpeq>
 8005452:	b108      	cbz	r0, 8005458 <__cvt+0x7c>
 8005454:	f8cd 900c 	str.w	r9, [sp, #12]
 8005458:	2230      	movs	r2, #48	@ 0x30
 800545a:	9b03      	ldr	r3, [sp, #12]
 800545c:	454b      	cmp	r3, r9
 800545e:	d31e      	bcc.n	800549e <__cvt+0xc2>
 8005460:	9b03      	ldr	r3, [sp, #12]
 8005462:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005464:	1b5b      	subs	r3, r3, r5
 8005466:	4628      	mov	r0, r5
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	b004      	add	sp, #16
 800546c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005470:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005474:	eb00 0904 	add.w	r9, r0, r4
 8005478:	d1e5      	bne.n	8005446 <__cvt+0x6a>
 800547a:	7803      	ldrb	r3, [r0, #0]
 800547c:	2b30      	cmp	r3, #48	@ 0x30
 800547e:	d10a      	bne.n	8005496 <__cvt+0xba>
 8005480:	2200      	movs	r2, #0
 8005482:	2300      	movs	r3, #0
 8005484:	4630      	mov	r0, r6
 8005486:	4639      	mov	r1, r7
 8005488:	f7fb fb26 	bl	8000ad8 <__aeabi_dcmpeq>
 800548c:	b918      	cbnz	r0, 8005496 <__cvt+0xba>
 800548e:	f1c4 0401 	rsb	r4, r4, #1
 8005492:	f8ca 4000 	str.w	r4, [sl]
 8005496:	f8da 3000 	ldr.w	r3, [sl]
 800549a:	4499      	add	r9, r3
 800549c:	e7d3      	b.n	8005446 <__cvt+0x6a>
 800549e:	1c59      	adds	r1, r3, #1
 80054a0:	9103      	str	r1, [sp, #12]
 80054a2:	701a      	strb	r2, [r3, #0]
 80054a4:	e7d9      	b.n	800545a <__cvt+0x7e>

080054a6 <__exponent>:
 80054a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054a8:	2900      	cmp	r1, #0
 80054aa:	bfba      	itte	lt
 80054ac:	4249      	neglt	r1, r1
 80054ae:	232d      	movlt	r3, #45	@ 0x2d
 80054b0:	232b      	movge	r3, #43	@ 0x2b
 80054b2:	2909      	cmp	r1, #9
 80054b4:	7002      	strb	r2, [r0, #0]
 80054b6:	7043      	strb	r3, [r0, #1]
 80054b8:	dd29      	ble.n	800550e <__exponent+0x68>
 80054ba:	f10d 0307 	add.w	r3, sp, #7
 80054be:	461d      	mov	r5, r3
 80054c0:	270a      	movs	r7, #10
 80054c2:	461a      	mov	r2, r3
 80054c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80054c8:	fb07 1416 	mls	r4, r7, r6, r1
 80054cc:	3430      	adds	r4, #48	@ 0x30
 80054ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80054d2:	460c      	mov	r4, r1
 80054d4:	2c63      	cmp	r4, #99	@ 0x63
 80054d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80054da:	4631      	mov	r1, r6
 80054dc:	dcf1      	bgt.n	80054c2 <__exponent+0x1c>
 80054de:	3130      	adds	r1, #48	@ 0x30
 80054e0:	1e94      	subs	r4, r2, #2
 80054e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80054e6:	1c41      	adds	r1, r0, #1
 80054e8:	4623      	mov	r3, r4
 80054ea:	42ab      	cmp	r3, r5
 80054ec:	d30a      	bcc.n	8005504 <__exponent+0x5e>
 80054ee:	f10d 0309 	add.w	r3, sp, #9
 80054f2:	1a9b      	subs	r3, r3, r2
 80054f4:	42ac      	cmp	r4, r5
 80054f6:	bf88      	it	hi
 80054f8:	2300      	movhi	r3, #0
 80054fa:	3302      	adds	r3, #2
 80054fc:	4403      	add	r3, r0
 80054fe:	1a18      	subs	r0, r3, r0
 8005500:	b003      	add	sp, #12
 8005502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005504:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005508:	f801 6f01 	strb.w	r6, [r1, #1]!
 800550c:	e7ed      	b.n	80054ea <__exponent+0x44>
 800550e:	2330      	movs	r3, #48	@ 0x30
 8005510:	3130      	adds	r1, #48	@ 0x30
 8005512:	7083      	strb	r3, [r0, #2]
 8005514:	70c1      	strb	r1, [r0, #3]
 8005516:	1d03      	adds	r3, r0, #4
 8005518:	e7f1      	b.n	80054fe <__exponent+0x58>
	...

0800551c <_printf_float>:
 800551c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005520:	b08d      	sub	sp, #52	@ 0x34
 8005522:	460c      	mov	r4, r1
 8005524:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005528:	4616      	mov	r6, r2
 800552a:	461f      	mov	r7, r3
 800552c:	4605      	mov	r5, r0
 800552e:	f000 fcb9 	bl	8005ea4 <_localeconv_r>
 8005532:	6803      	ldr	r3, [r0, #0]
 8005534:	9304      	str	r3, [sp, #16]
 8005536:	4618      	mov	r0, r3
 8005538:	f7fa fea2 	bl	8000280 <strlen>
 800553c:	2300      	movs	r3, #0
 800553e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005540:	f8d8 3000 	ldr.w	r3, [r8]
 8005544:	9005      	str	r0, [sp, #20]
 8005546:	3307      	adds	r3, #7
 8005548:	f023 0307 	bic.w	r3, r3, #7
 800554c:	f103 0208 	add.w	r2, r3, #8
 8005550:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005554:	f8d4 b000 	ldr.w	fp, [r4]
 8005558:	f8c8 2000 	str.w	r2, [r8]
 800555c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005560:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005564:	9307      	str	r3, [sp, #28]
 8005566:	f8cd 8018 	str.w	r8, [sp, #24]
 800556a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800556e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005572:	4b9c      	ldr	r3, [pc, #624]	@ (80057e4 <_printf_float+0x2c8>)
 8005574:	f04f 32ff 	mov.w	r2, #4294967295
 8005578:	f7fb fae0 	bl	8000b3c <__aeabi_dcmpun>
 800557c:	bb70      	cbnz	r0, 80055dc <_printf_float+0xc0>
 800557e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005582:	4b98      	ldr	r3, [pc, #608]	@ (80057e4 <_printf_float+0x2c8>)
 8005584:	f04f 32ff 	mov.w	r2, #4294967295
 8005588:	f7fb faba 	bl	8000b00 <__aeabi_dcmple>
 800558c:	bb30      	cbnz	r0, 80055dc <_printf_float+0xc0>
 800558e:	2200      	movs	r2, #0
 8005590:	2300      	movs	r3, #0
 8005592:	4640      	mov	r0, r8
 8005594:	4649      	mov	r1, r9
 8005596:	f7fb faa9 	bl	8000aec <__aeabi_dcmplt>
 800559a:	b110      	cbz	r0, 80055a2 <_printf_float+0x86>
 800559c:	232d      	movs	r3, #45	@ 0x2d
 800559e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055a2:	4a91      	ldr	r2, [pc, #580]	@ (80057e8 <_printf_float+0x2cc>)
 80055a4:	4b91      	ldr	r3, [pc, #580]	@ (80057ec <_printf_float+0x2d0>)
 80055a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80055aa:	bf8c      	ite	hi
 80055ac:	4690      	movhi	r8, r2
 80055ae:	4698      	movls	r8, r3
 80055b0:	2303      	movs	r3, #3
 80055b2:	6123      	str	r3, [r4, #16]
 80055b4:	f02b 0304 	bic.w	r3, fp, #4
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	f04f 0900 	mov.w	r9, #0
 80055be:	9700      	str	r7, [sp, #0]
 80055c0:	4633      	mov	r3, r6
 80055c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80055c4:	4621      	mov	r1, r4
 80055c6:	4628      	mov	r0, r5
 80055c8:	f000 f9d2 	bl	8005970 <_printf_common>
 80055cc:	3001      	adds	r0, #1
 80055ce:	f040 808d 	bne.w	80056ec <_printf_float+0x1d0>
 80055d2:	f04f 30ff 	mov.w	r0, #4294967295
 80055d6:	b00d      	add	sp, #52	@ 0x34
 80055d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055dc:	4642      	mov	r2, r8
 80055de:	464b      	mov	r3, r9
 80055e0:	4640      	mov	r0, r8
 80055e2:	4649      	mov	r1, r9
 80055e4:	f7fb faaa 	bl	8000b3c <__aeabi_dcmpun>
 80055e8:	b140      	cbz	r0, 80055fc <_printf_float+0xe0>
 80055ea:	464b      	mov	r3, r9
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	bfbc      	itt	lt
 80055f0:	232d      	movlt	r3, #45	@ 0x2d
 80055f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80055f6:	4a7e      	ldr	r2, [pc, #504]	@ (80057f0 <_printf_float+0x2d4>)
 80055f8:	4b7e      	ldr	r3, [pc, #504]	@ (80057f4 <_printf_float+0x2d8>)
 80055fa:	e7d4      	b.n	80055a6 <_printf_float+0x8a>
 80055fc:	6863      	ldr	r3, [r4, #4]
 80055fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005602:	9206      	str	r2, [sp, #24]
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	d13b      	bne.n	8005680 <_printf_float+0x164>
 8005608:	2306      	movs	r3, #6
 800560a:	6063      	str	r3, [r4, #4]
 800560c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005610:	2300      	movs	r3, #0
 8005612:	6022      	str	r2, [r4, #0]
 8005614:	9303      	str	r3, [sp, #12]
 8005616:	ab0a      	add	r3, sp, #40	@ 0x28
 8005618:	e9cd a301 	strd	sl, r3, [sp, #4]
 800561c:	ab09      	add	r3, sp, #36	@ 0x24
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	6861      	ldr	r1, [r4, #4]
 8005622:	ec49 8b10 	vmov	d0, r8, r9
 8005626:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800562a:	4628      	mov	r0, r5
 800562c:	f7ff fed6 	bl	80053dc <__cvt>
 8005630:	9b06      	ldr	r3, [sp, #24]
 8005632:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005634:	2b47      	cmp	r3, #71	@ 0x47
 8005636:	4680      	mov	r8, r0
 8005638:	d129      	bne.n	800568e <_printf_float+0x172>
 800563a:	1cc8      	adds	r0, r1, #3
 800563c:	db02      	blt.n	8005644 <_printf_float+0x128>
 800563e:	6863      	ldr	r3, [r4, #4]
 8005640:	4299      	cmp	r1, r3
 8005642:	dd41      	ble.n	80056c8 <_printf_float+0x1ac>
 8005644:	f1aa 0a02 	sub.w	sl, sl, #2
 8005648:	fa5f fa8a 	uxtb.w	sl, sl
 800564c:	3901      	subs	r1, #1
 800564e:	4652      	mov	r2, sl
 8005650:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005654:	9109      	str	r1, [sp, #36]	@ 0x24
 8005656:	f7ff ff26 	bl	80054a6 <__exponent>
 800565a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800565c:	1813      	adds	r3, r2, r0
 800565e:	2a01      	cmp	r2, #1
 8005660:	4681      	mov	r9, r0
 8005662:	6123      	str	r3, [r4, #16]
 8005664:	dc02      	bgt.n	800566c <_printf_float+0x150>
 8005666:	6822      	ldr	r2, [r4, #0]
 8005668:	07d2      	lsls	r2, r2, #31
 800566a:	d501      	bpl.n	8005670 <_printf_float+0x154>
 800566c:	3301      	adds	r3, #1
 800566e:	6123      	str	r3, [r4, #16]
 8005670:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005674:	2b00      	cmp	r3, #0
 8005676:	d0a2      	beq.n	80055be <_printf_float+0xa2>
 8005678:	232d      	movs	r3, #45	@ 0x2d
 800567a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800567e:	e79e      	b.n	80055be <_printf_float+0xa2>
 8005680:	9a06      	ldr	r2, [sp, #24]
 8005682:	2a47      	cmp	r2, #71	@ 0x47
 8005684:	d1c2      	bne.n	800560c <_printf_float+0xf0>
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1c0      	bne.n	800560c <_printf_float+0xf0>
 800568a:	2301      	movs	r3, #1
 800568c:	e7bd      	b.n	800560a <_printf_float+0xee>
 800568e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005692:	d9db      	bls.n	800564c <_printf_float+0x130>
 8005694:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005698:	d118      	bne.n	80056cc <_printf_float+0x1b0>
 800569a:	2900      	cmp	r1, #0
 800569c:	6863      	ldr	r3, [r4, #4]
 800569e:	dd0b      	ble.n	80056b8 <_printf_float+0x19c>
 80056a0:	6121      	str	r1, [r4, #16]
 80056a2:	b913      	cbnz	r3, 80056aa <_printf_float+0x18e>
 80056a4:	6822      	ldr	r2, [r4, #0]
 80056a6:	07d0      	lsls	r0, r2, #31
 80056a8:	d502      	bpl.n	80056b0 <_printf_float+0x194>
 80056aa:	3301      	adds	r3, #1
 80056ac:	440b      	add	r3, r1
 80056ae:	6123      	str	r3, [r4, #16]
 80056b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80056b2:	f04f 0900 	mov.w	r9, #0
 80056b6:	e7db      	b.n	8005670 <_printf_float+0x154>
 80056b8:	b913      	cbnz	r3, 80056c0 <_printf_float+0x1a4>
 80056ba:	6822      	ldr	r2, [r4, #0]
 80056bc:	07d2      	lsls	r2, r2, #31
 80056be:	d501      	bpl.n	80056c4 <_printf_float+0x1a8>
 80056c0:	3302      	adds	r3, #2
 80056c2:	e7f4      	b.n	80056ae <_printf_float+0x192>
 80056c4:	2301      	movs	r3, #1
 80056c6:	e7f2      	b.n	80056ae <_printf_float+0x192>
 80056c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80056cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056ce:	4299      	cmp	r1, r3
 80056d0:	db05      	blt.n	80056de <_printf_float+0x1c2>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	6121      	str	r1, [r4, #16]
 80056d6:	07d8      	lsls	r0, r3, #31
 80056d8:	d5ea      	bpl.n	80056b0 <_printf_float+0x194>
 80056da:	1c4b      	adds	r3, r1, #1
 80056dc:	e7e7      	b.n	80056ae <_printf_float+0x192>
 80056de:	2900      	cmp	r1, #0
 80056e0:	bfd4      	ite	le
 80056e2:	f1c1 0202 	rsble	r2, r1, #2
 80056e6:	2201      	movgt	r2, #1
 80056e8:	4413      	add	r3, r2
 80056ea:	e7e0      	b.n	80056ae <_printf_float+0x192>
 80056ec:	6823      	ldr	r3, [r4, #0]
 80056ee:	055a      	lsls	r2, r3, #21
 80056f0:	d407      	bmi.n	8005702 <_printf_float+0x1e6>
 80056f2:	6923      	ldr	r3, [r4, #16]
 80056f4:	4642      	mov	r2, r8
 80056f6:	4631      	mov	r1, r6
 80056f8:	4628      	mov	r0, r5
 80056fa:	47b8      	blx	r7
 80056fc:	3001      	adds	r0, #1
 80056fe:	d12b      	bne.n	8005758 <_printf_float+0x23c>
 8005700:	e767      	b.n	80055d2 <_printf_float+0xb6>
 8005702:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005706:	f240 80dd 	bls.w	80058c4 <_printf_float+0x3a8>
 800570a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800570e:	2200      	movs	r2, #0
 8005710:	2300      	movs	r3, #0
 8005712:	f7fb f9e1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005716:	2800      	cmp	r0, #0
 8005718:	d033      	beq.n	8005782 <_printf_float+0x266>
 800571a:	4a37      	ldr	r2, [pc, #220]	@ (80057f8 <_printf_float+0x2dc>)
 800571c:	2301      	movs	r3, #1
 800571e:	4631      	mov	r1, r6
 8005720:	4628      	mov	r0, r5
 8005722:	47b8      	blx	r7
 8005724:	3001      	adds	r0, #1
 8005726:	f43f af54 	beq.w	80055d2 <_printf_float+0xb6>
 800572a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800572e:	4543      	cmp	r3, r8
 8005730:	db02      	blt.n	8005738 <_printf_float+0x21c>
 8005732:	6823      	ldr	r3, [r4, #0]
 8005734:	07d8      	lsls	r0, r3, #31
 8005736:	d50f      	bpl.n	8005758 <_printf_float+0x23c>
 8005738:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800573c:	4631      	mov	r1, r6
 800573e:	4628      	mov	r0, r5
 8005740:	47b8      	blx	r7
 8005742:	3001      	adds	r0, #1
 8005744:	f43f af45 	beq.w	80055d2 <_printf_float+0xb6>
 8005748:	f04f 0900 	mov.w	r9, #0
 800574c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005750:	f104 0a1a 	add.w	sl, r4, #26
 8005754:	45c8      	cmp	r8, r9
 8005756:	dc09      	bgt.n	800576c <_printf_float+0x250>
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	079b      	lsls	r3, r3, #30
 800575c:	f100 8103 	bmi.w	8005966 <_printf_float+0x44a>
 8005760:	68e0      	ldr	r0, [r4, #12]
 8005762:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005764:	4298      	cmp	r0, r3
 8005766:	bfb8      	it	lt
 8005768:	4618      	movlt	r0, r3
 800576a:	e734      	b.n	80055d6 <_printf_float+0xba>
 800576c:	2301      	movs	r3, #1
 800576e:	4652      	mov	r2, sl
 8005770:	4631      	mov	r1, r6
 8005772:	4628      	mov	r0, r5
 8005774:	47b8      	blx	r7
 8005776:	3001      	adds	r0, #1
 8005778:	f43f af2b 	beq.w	80055d2 <_printf_float+0xb6>
 800577c:	f109 0901 	add.w	r9, r9, #1
 8005780:	e7e8      	b.n	8005754 <_printf_float+0x238>
 8005782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005784:	2b00      	cmp	r3, #0
 8005786:	dc39      	bgt.n	80057fc <_printf_float+0x2e0>
 8005788:	4a1b      	ldr	r2, [pc, #108]	@ (80057f8 <_printf_float+0x2dc>)
 800578a:	2301      	movs	r3, #1
 800578c:	4631      	mov	r1, r6
 800578e:	4628      	mov	r0, r5
 8005790:	47b8      	blx	r7
 8005792:	3001      	adds	r0, #1
 8005794:	f43f af1d 	beq.w	80055d2 <_printf_float+0xb6>
 8005798:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800579c:	ea59 0303 	orrs.w	r3, r9, r3
 80057a0:	d102      	bne.n	80057a8 <_printf_float+0x28c>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	07d9      	lsls	r1, r3, #31
 80057a6:	d5d7      	bpl.n	8005758 <_printf_float+0x23c>
 80057a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ac:	4631      	mov	r1, r6
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b8      	blx	r7
 80057b2:	3001      	adds	r0, #1
 80057b4:	f43f af0d 	beq.w	80055d2 <_printf_float+0xb6>
 80057b8:	f04f 0a00 	mov.w	sl, #0
 80057bc:	f104 0b1a 	add.w	fp, r4, #26
 80057c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c2:	425b      	negs	r3, r3
 80057c4:	4553      	cmp	r3, sl
 80057c6:	dc01      	bgt.n	80057cc <_printf_float+0x2b0>
 80057c8:	464b      	mov	r3, r9
 80057ca:	e793      	b.n	80056f4 <_printf_float+0x1d8>
 80057cc:	2301      	movs	r3, #1
 80057ce:	465a      	mov	r2, fp
 80057d0:	4631      	mov	r1, r6
 80057d2:	4628      	mov	r0, r5
 80057d4:	47b8      	blx	r7
 80057d6:	3001      	adds	r0, #1
 80057d8:	f43f aefb 	beq.w	80055d2 <_printf_float+0xb6>
 80057dc:	f10a 0a01 	add.w	sl, sl, #1
 80057e0:	e7ee      	b.n	80057c0 <_printf_float+0x2a4>
 80057e2:	bf00      	nop
 80057e4:	7fefffff 	.word	0x7fefffff
 80057e8:	08007d1c 	.word	0x08007d1c
 80057ec:	08007d18 	.word	0x08007d18
 80057f0:	08007d24 	.word	0x08007d24
 80057f4:	08007d20 	.word	0x08007d20
 80057f8:	08007d28 	.word	0x08007d28
 80057fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005802:	4553      	cmp	r3, sl
 8005804:	bfa8      	it	ge
 8005806:	4653      	movge	r3, sl
 8005808:	2b00      	cmp	r3, #0
 800580a:	4699      	mov	r9, r3
 800580c:	dc36      	bgt.n	800587c <_printf_float+0x360>
 800580e:	f04f 0b00 	mov.w	fp, #0
 8005812:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005816:	f104 021a 	add.w	r2, r4, #26
 800581a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800581c:	9306      	str	r3, [sp, #24]
 800581e:	eba3 0309 	sub.w	r3, r3, r9
 8005822:	455b      	cmp	r3, fp
 8005824:	dc31      	bgt.n	800588a <_printf_float+0x36e>
 8005826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005828:	459a      	cmp	sl, r3
 800582a:	dc3a      	bgt.n	80058a2 <_printf_float+0x386>
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	07da      	lsls	r2, r3, #31
 8005830:	d437      	bmi.n	80058a2 <_printf_float+0x386>
 8005832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005834:	ebaa 0903 	sub.w	r9, sl, r3
 8005838:	9b06      	ldr	r3, [sp, #24]
 800583a:	ebaa 0303 	sub.w	r3, sl, r3
 800583e:	4599      	cmp	r9, r3
 8005840:	bfa8      	it	ge
 8005842:	4699      	movge	r9, r3
 8005844:	f1b9 0f00 	cmp.w	r9, #0
 8005848:	dc33      	bgt.n	80058b2 <_printf_float+0x396>
 800584a:	f04f 0800 	mov.w	r8, #0
 800584e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005852:	f104 0b1a 	add.w	fp, r4, #26
 8005856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005858:	ebaa 0303 	sub.w	r3, sl, r3
 800585c:	eba3 0309 	sub.w	r3, r3, r9
 8005860:	4543      	cmp	r3, r8
 8005862:	f77f af79 	ble.w	8005758 <_printf_float+0x23c>
 8005866:	2301      	movs	r3, #1
 8005868:	465a      	mov	r2, fp
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	47b8      	blx	r7
 8005870:	3001      	adds	r0, #1
 8005872:	f43f aeae 	beq.w	80055d2 <_printf_float+0xb6>
 8005876:	f108 0801 	add.w	r8, r8, #1
 800587a:	e7ec      	b.n	8005856 <_printf_float+0x33a>
 800587c:	4642      	mov	r2, r8
 800587e:	4631      	mov	r1, r6
 8005880:	4628      	mov	r0, r5
 8005882:	47b8      	blx	r7
 8005884:	3001      	adds	r0, #1
 8005886:	d1c2      	bne.n	800580e <_printf_float+0x2f2>
 8005888:	e6a3      	b.n	80055d2 <_printf_float+0xb6>
 800588a:	2301      	movs	r3, #1
 800588c:	4631      	mov	r1, r6
 800588e:	4628      	mov	r0, r5
 8005890:	9206      	str	r2, [sp, #24]
 8005892:	47b8      	blx	r7
 8005894:	3001      	adds	r0, #1
 8005896:	f43f ae9c 	beq.w	80055d2 <_printf_float+0xb6>
 800589a:	9a06      	ldr	r2, [sp, #24]
 800589c:	f10b 0b01 	add.w	fp, fp, #1
 80058a0:	e7bb      	b.n	800581a <_printf_float+0x2fe>
 80058a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058a6:	4631      	mov	r1, r6
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b8      	blx	r7
 80058ac:	3001      	adds	r0, #1
 80058ae:	d1c0      	bne.n	8005832 <_printf_float+0x316>
 80058b0:	e68f      	b.n	80055d2 <_printf_float+0xb6>
 80058b2:	9a06      	ldr	r2, [sp, #24]
 80058b4:	464b      	mov	r3, r9
 80058b6:	4442      	add	r2, r8
 80058b8:	4631      	mov	r1, r6
 80058ba:	4628      	mov	r0, r5
 80058bc:	47b8      	blx	r7
 80058be:	3001      	adds	r0, #1
 80058c0:	d1c3      	bne.n	800584a <_printf_float+0x32e>
 80058c2:	e686      	b.n	80055d2 <_printf_float+0xb6>
 80058c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80058c8:	f1ba 0f01 	cmp.w	sl, #1
 80058cc:	dc01      	bgt.n	80058d2 <_printf_float+0x3b6>
 80058ce:	07db      	lsls	r3, r3, #31
 80058d0:	d536      	bpl.n	8005940 <_printf_float+0x424>
 80058d2:	2301      	movs	r3, #1
 80058d4:	4642      	mov	r2, r8
 80058d6:	4631      	mov	r1, r6
 80058d8:	4628      	mov	r0, r5
 80058da:	47b8      	blx	r7
 80058dc:	3001      	adds	r0, #1
 80058de:	f43f ae78 	beq.w	80055d2 <_printf_float+0xb6>
 80058e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058e6:	4631      	mov	r1, r6
 80058e8:	4628      	mov	r0, r5
 80058ea:	47b8      	blx	r7
 80058ec:	3001      	adds	r0, #1
 80058ee:	f43f ae70 	beq.w	80055d2 <_printf_float+0xb6>
 80058f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80058f6:	2200      	movs	r2, #0
 80058f8:	2300      	movs	r3, #0
 80058fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058fe:	f7fb f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005902:	b9c0      	cbnz	r0, 8005936 <_printf_float+0x41a>
 8005904:	4653      	mov	r3, sl
 8005906:	f108 0201 	add.w	r2, r8, #1
 800590a:	4631      	mov	r1, r6
 800590c:	4628      	mov	r0, r5
 800590e:	47b8      	blx	r7
 8005910:	3001      	adds	r0, #1
 8005912:	d10c      	bne.n	800592e <_printf_float+0x412>
 8005914:	e65d      	b.n	80055d2 <_printf_float+0xb6>
 8005916:	2301      	movs	r3, #1
 8005918:	465a      	mov	r2, fp
 800591a:	4631      	mov	r1, r6
 800591c:	4628      	mov	r0, r5
 800591e:	47b8      	blx	r7
 8005920:	3001      	adds	r0, #1
 8005922:	f43f ae56 	beq.w	80055d2 <_printf_float+0xb6>
 8005926:	f108 0801 	add.w	r8, r8, #1
 800592a:	45d0      	cmp	r8, sl
 800592c:	dbf3      	blt.n	8005916 <_printf_float+0x3fa>
 800592e:	464b      	mov	r3, r9
 8005930:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005934:	e6df      	b.n	80056f6 <_printf_float+0x1da>
 8005936:	f04f 0800 	mov.w	r8, #0
 800593a:	f104 0b1a 	add.w	fp, r4, #26
 800593e:	e7f4      	b.n	800592a <_printf_float+0x40e>
 8005940:	2301      	movs	r3, #1
 8005942:	4642      	mov	r2, r8
 8005944:	e7e1      	b.n	800590a <_printf_float+0x3ee>
 8005946:	2301      	movs	r3, #1
 8005948:	464a      	mov	r2, r9
 800594a:	4631      	mov	r1, r6
 800594c:	4628      	mov	r0, r5
 800594e:	47b8      	blx	r7
 8005950:	3001      	adds	r0, #1
 8005952:	f43f ae3e 	beq.w	80055d2 <_printf_float+0xb6>
 8005956:	f108 0801 	add.w	r8, r8, #1
 800595a:	68e3      	ldr	r3, [r4, #12]
 800595c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800595e:	1a5b      	subs	r3, r3, r1
 8005960:	4543      	cmp	r3, r8
 8005962:	dcf0      	bgt.n	8005946 <_printf_float+0x42a>
 8005964:	e6fc      	b.n	8005760 <_printf_float+0x244>
 8005966:	f04f 0800 	mov.w	r8, #0
 800596a:	f104 0919 	add.w	r9, r4, #25
 800596e:	e7f4      	b.n	800595a <_printf_float+0x43e>

08005970 <_printf_common>:
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	4616      	mov	r6, r2
 8005976:	4698      	mov	r8, r3
 8005978:	688a      	ldr	r2, [r1, #8]
 800597a:	690b      	ldr	r3, [r1, #16]
 800597c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005980:	4293      	cmp	r3, r2
 8005982:	bfb8      	it	lt
 8005984:	4613      	movlt	r3, r2
 8005986:	6033      	str	r3, [r6, #0]
 8005988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800598c:	4607      	mov	r7, r0
 800598e:	460c      	mov	r4, r1
 8005990:	b10a      	cbz	r2, 8005996 <_printf_common+0x26>
 8005992:	3301      	adds	r3, #1
 8005994:	6033      	str	r3, [r6, #0]
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	0699      	lsls	r1, r3, #26
 800599a:	bf42      	ittt	mi
 800599c:	6833      	ldrmi	r3, [r6, #0]
 800599e:	3302      	addmi	r3, #2
 80059a0:	6033      	strmi	r3, [r6, #0]
 80059a2:	6825      	ldr	r5, [r4, #0]
 80059a4:	f015 0506 	ands.w	r5, r5, #6
 80059a8:	d106      	bne.n	80059b8 <_printf_common+0x48>
 80059aa:	f104 0a19 	add.w	sl, r4, #25
 80059ae:	68e3      	ldr	r3, [r4, #12]
 80059b0:	6832      	ldr	r2, [r6, #0]
 80059b2:	1a9b      	subs	r3, r3, r2
 80059b4:	42ab      	cmp	r3, r5
 80059b6:	dc26      	bgt.n	8005a06 <_printf_common+0x96>
 80059b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059bc:	6822      	ldr	r2, [r4, #0]
 80059be:	3b00      	subs	r3, #0
 80059c0:	bf18      	it	ne
 80059c2:	2301      	movne	r3, #1
 80059c4:	0692      	lsls	r2, r2, #26
 80059c6:	d42b      	bmi.n	8005a20 <_printf_common+0xb0>
 80059c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059cc:	4641      	mov	r1, r8
 80059ce:	4638      	mov	r0, r7
 80059d0:	47c8      	blx	r9
 80059d2:	3001      	adds	r0, #1
 80059d4:	d01e      	beq.n	8005a14 <_printf_common+0xa4>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	6922      	ldr	r2, [r4, #16]
 80059da:	f003 0306 	and.w	r3, r3, #6
 80059de:	2b04      	cmp	r3, #4
 80059e0:	bf02      	ittt	eq
 80059e2:	68e5      	ldreq	r5, [r4, #12]
 80059e4:	6833      	ldreq	r3, [r6, #0]
 80059e6:	1aed      	subeq	r5, r5, r3
 80059e8:	68a3      	ldr	r3, [r4, #8]
 80059ea:	bf0c      	ite	eq
 80059ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059f0:	2500      	movne	r5, #0
 80059f2:	4293      	cmp	r3, r2
 80059f4:	bfc4      	itt	gt
 80059f6:	1a9b      	subgt	r3, r3, r2
 80059f8:	18ed      	addgt	r5, r5, r3
 80059fa:	2600      	movs	r6, #0
 80059fc:	341a      	adds	r4, #26
 80059fe:	42b5      	cmp	r5, r6
 8005a00:	d11a      	bne.n	8005a38 <_printf_common+0xc8>
 8005a02:	2000      	movs	r0, #0
 8005a04:	e008      	b.n	8005a18 <_printf_common+0xa8>
 8005a06:	2301      	movs	r3, #1
 8005a08:	4652      	mov	r2, sl
 8005a0a:	4641      	mov	r1, r8
 8005a0c:	4638      	mov	r0, r7
 8005a0e:	47c8      	blx	r9
 8005a10:	3001      	adds	r0, #1
 8005a12:	d103      	bne.n	8005a1c <_printf_common+0xac>
 8005a14:	f04f 30ff 	mov.w	r0, #4294967295
 8005a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a1c:	3501      	adds	r5, #1
 8005a1e:	e7c6      	b.n	80059ae <_printf_common+0x3e>
 8005a20:	18e1      	adds	r1, r4, r3
 8005a22:	1c5a      	adds	r2, r3, #1
 8005a24:	2030      	movs	r0, #48	@ 0x30
 8005a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a2a:	4422      	add	r2, r4
 8005a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a34:	3302      	adds	r3, #2
 8005a36:	e7c7      	b.n	80059c8 <_printf_common+0x58>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	4622      	mov	r2, r4
 8005a3c:	4641      	mov	r1, r8
 8005a3e:	4638      	mov	r0, r7
 8005a40:	47c8      	blx	r9
 8005a42:	3001      	adds	r0, #1
 8005a44:	d0e6      	beq.n	8005a14 <_printf_common+0xa4>
 8005a46:	3601      	adds	r6, #1
 8005a48:	e7d9      	b.n	80059fe <_printf_common+0x8e>
	...

08005a4c <_printf_i>:
 8005a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a50:	7e0f      	ldrb	r7, [r1, #24]
 8005a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a54:	2f78      	cmp	r7, #120	@ 0x78
 8005a56:	4691      	mov	r9, r2
 8005a58:	4680      	mov	r8, r0
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	469a      	mov	sl, r3
 8005a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a62:	d807      	bhi.n	8005a74 <_printf_i+0x28>
 8005a64:	2f62      	cmp	r7, #98	@ 0x62
 8005a66:	d80a      	bhi.n	8005a7e <_printf_i+0x32>
 8005a68:	2f00      	cmp	r7, #0
 8005a6a:	f000 80d1 	beq.w	8005c10 <_printf_i+0x1c4>
 8005a6e:	2f58      	cmp	r7, #88	@ 0x58
 8005a70:	f000 80b8 	beq.w	8005be4 <_printf_i+0x198>
 8005a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a7c:	e03a      	b.n	8005af4 <_printf_i+0xa8>
 8005a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a82:	2b15      	cmp	r3, #21
 8005a84:	d8f6      	bhi.n	8005a74 <_printf_i+0x28>
 8005a86:	a101      	add	r1, pc, #4	@ (adr r1, 8005a8c <_printf_i+0x40>)
 8005a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a8c:	08005ae5 	.word	0x08005ae5
 8005a90:	08005af9 	.word	0x08005af9
 8005a94:	08005a75 	.word	0x08005a75
 8005a98:	08005a75 	.word	0x08005a75
 8005a9c:	08005a75 	.word	0x08005a75
 8005aa0:	08005a75 	.word	0x08005a75
 8005aa4:	08005af9 	.word	0x08005af9
 8005aa8:	08005a75 	.word	0x08005a75
 8005aac:	08005a75 	.word	0x08005a75
 8005ab0:	08005a75 	.word	0x08005a75
 8005ab4:	08005a75 	.word	0x08005a75
 8005ab8:	08005bf7 	.word	0x08005bf7
 8005abc:	08005b23 	.word	0x08005b23
 8005ac0:	08005bb1 	.word	0x08005bb1
 8005ac4:	08005a75 	.word	0x08005a75
 8005ac8:	08005a75 	.word	0x08005a75
 8005acc:	08005c19 	.word	0x08005c19
 8005ad0:	08005a75 	.word	0x08005a75
 8005ad4:	08005b23 	.word	0x08005b23
 8005ad8:	08005a75 	.word	0x08005a75
 8005adc:	08005a75 	.word	0x08005a75
 8005ae0:	08005bb9 	.word	0x08005bb9
 8005ae4:	6833      	ldr	r3, [r6, #0]
 8005ae6:	1d1a      	adds	r2, r3, #4
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	6032      	str	r2, [r6, #0]
 8005aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005af4:	2301      	movs	r3, #1
 8005af6:	e09c      	b.n	8005c32 <_printf_i+0x1e6>
 8005af8:	6833      	ldr	r3, [r6, #0]
 8005afa:	6820      	ldr	r0, [r4, #0]
 8005afc:	1d19      	adds	r1, r3, #4
 8005afe:	6031      	str	r1, [r6, #0]
 8005b00:	0606      	lsls	r6, r0, #24
 8005b02:	d501      	bpl.n	8005b08 <_printf_i+0xbc>
 8005b04:	681d      	ldr	r5, [r3, #0]
 8005b06:	e003      	b.n	8005b10 <_printf_i+0xc4>
 8005b08:	0645      	lsls	r5, r0, #25
 8005b0a:	d5fb      	bpl.n	8005b04 <_printf_i+0xb8>
 8005b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b10:	2d00      	cmp	r5, #0
 8005b12:	da03      	bge.n	8005b1c <_printf_i+0xd0>
 8005b14:	232d      	movs	r3, #45	@ 0x2d
 8005b16:	426d      	negs	r5, r5
 8005b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b1c:	4858      	ldr	r0, [pc, #352]	@ (8005c80 <_printf_i+0x234>)
 8005b1e:	230a      	movs	r3, #10
 8005b20:	e011      	b.n	8005b46 <_printf_i+0xfa>
 8005b22:	6821      	ldr	r1, [r4, #0]
 8005b24:	6833      	ldr	r3, [r6, #0]
 8005b26:	0608      	lsls	r0, r1, #24
 8005b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b2c:	d402      	bmi.n	8005b34 <_printf_i+0xe8>
 8005b2e:	0649      	lsls	r1, r1, #25
 8005b30:	bf48      	it	mi
 8005b32:	b2ad      	uxthmi	r5, r5
 8005b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b36:	4852      	ldr	r0, [pc, #328]	@ (8005c80 <_printf_i+0x234>)
 8005b38:	6033      	str	r3, [r6, #0]
 8005b3a:	bf14      	ite	ne
 8005b3c:	230a      	movne	r3, #10
 8005b3e:	2308      	moveq	r3, #8
 8005b40:	2100      	movs	r1, #0
 8005b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b46:	6866      	ldr	r6, [r4, #4]
 8005b48:	60a6      	str	r6, [r4, #8]
 8005b4a:	2e00      	cmp	r6, #0
 8005b4c:	db05      	blt.n	8005b5a <_printf_i+0x10e>
 8005b4e:	6821      	ldr	r1, [r4, #0]
 8005b50:	432e      	orrs	r6, r5
 8005b52:	f021 0104 	bic.w	r1, r1, #4
 8005b56:	6021      	str	r1, [r4, #0]
 8005b58:	d04b      	beq.n	8005bf2 <_printf_i+0x1a6>
 8005b5a:	4616      	mov	r6, r2
 8005b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b60:	fb03 5711 	mls	r7, r3, r1, r5
 8005b64:	5dc7      	ldrb	r7, [r0, r7]
 8005b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b6a:	462f      	mov	r7, r5
 8005b6c:	42bb      	cmp	r3, r7
 8005b6e:	460d      	mov	r5, r1
 8005b70:	d9f4      	bls.n	8005b5c <_printf_i+0x110>
 8005b72:	2b08      	cmp	r3, #8
 8005b74:	d10b      	bne.n	8005b8e <_printf_i+0x142>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	07df      	lsls	r7, r3, #31
 8005b7a:	d508      	bpl.n	8005b8e <_printf_i+0x142>
 8005b7c:	6923      	ldr	r3, [r4, #16]
 8005b7e:	6861      	ldr	r1, [r4, #4]
 8005b80:	4299      	cmp	r1, r3
 8005b82:	bfde      	ittt	le
 8005b84:	2330      	movle	r3, #48	@ 0x30
 8005b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b8e:	1b92      	subs	r2, r2, r6
 8005b90:	6122      	str	r2, [r4, #16]
 8005b92:	f8cd a000 	str.w	sl, [sp]
 8005b96:	464b      	mov	r3, r9
 8005b98:	aa03      	add	r2, sp, #12
 8005b9a:	4621      	mov	r1, r4
 8005b9c:	4640      	mov	r0, r8
 8005b9e:	f7ff fee7 	bl	8005970 <_printf_common>
 8005ba2:	3001      	adds	r0, #1
 8005ba4:	d14a      	bne.n	8005c3c <_printf_i+0x1f0>
 8005ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8005baa:	b004      	add	sp, #16
 8005bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	f043 0320 	orr.w	r3, r3, #32
 8005bb6:	6023      	str	r3, [r4, #0]
 8005bb8:	4832      	ldr	r0, [pc, #200]	@ (8005c84 <_printf_i+0x238>)
 8005bba:	2778      	movs	r7, #120	@ 0x78
 8005bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bc0:	6823      	ldr	r3, [r4, #0]
 8005bc2:	6831      	ldr	r1, [r6, #0]
 8005bc4:	061f      	lsls	r7, r3, #24
 8005bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bca:	d402      	bmi.n	8005bd2 <_printf_i+0x186>
 8005bcc:	065f      	lsls	r7, r3, #25
 8005bce:	bf48      	it	mi
 8005bd0:	b2ad      	uxthmi	r5, r5
 8005bd2:	6031      	str	r1, [r6, #0]
 8005bd4:	07d9      	lsls	r1, r3, #31
 8005bd6:	bf44      	itt	mi
 8005bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8005bdc:	6023      	strmi	r3, [r4, #0]
 8005bde:	b11d      	cbz	r5, 8005be8 <_printf_i+0x19c>
 8005be0:	2310      	movs	r3, #16
 8005be2:	e7ad      	b.n	8005b40 <_printf_i+0xf4>
 8005be4:	4826      	ldr	r0, [pc, #152]	@ (8005c80 <_printf_i+0x234>)
 8005be6:	e7e9      	b.n	8005bbc <_printf_i+0x170>
 8005be8:	6823      	ldr	r3, [r4, #0]
 8005bea:	f023 0320 	bic.w	r3, r3, #32
 8005bee:	6023      	str	r3, [r4, #0]
 8005bf0:	e7f6      	b.n	8005be0 <_printf_i+0x194>
 8005bf2:	4616      	mov	r6, r2
 8005bf4:	e7bd      	b.n	8005b72 <_printf_i+0x126>
 8005bf6:	6833      	ldr	r3, [r6, #0]
 8005bf8:	6825      	ldr	r5, [r4, #0]
 8005bfa:	6961      	ldr	r1, [r4, #20]
 8005bfc:	1d18      	adds	r0, r3, #4
 8005bfe:	6030      	str	r0, [r6, #0]
 8005c00:	062e      	lsls	r6, r5, #24
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	d501      	bpl.n	8005c0a <_printf_i+0x1be>
 8005c06:	6019      	str	r1, [r3, #0]
 8005c08:	e002      	b.n	8005c10 <_printf_i+0x1c4>
 8005c0a:	0668      	lsls	r0, r5, #25
 8005c0c:	d5fb      	bpl.n	8005c06 <_printf_i+0x1ba>
 8005c0e:	8019      	strh	r1, [r3, #0]
 8005c10:	2300      	movs	r3, #0
 8005c12:	6123      	str	r3, [r4, #16]
 8005c14:	4616      	mov	r6, r2
 8005c16:	e7bc      	b.n	8005b92 <_printf_i+0x146>
 8005c18:	6833      	ldr	r3, [r6, #0]
 8005c1a:	1d1a      	adds	r2, r3, #4
 8005c1c:	6032      	str	r2, [r6, #0]
 8005c1e:	681e      	ldr	r6, [r3, #0]
 8005c20:	6862      	ldr	r2, [r4, #4]
 8005c22:	2100      	movs	r1, #0
 8005c24:	4630      	mov	r0, r6
 8005c26:	f7fa fadb 	bl	80001e0 <memchr>
 8005c2a:	b108      	cbz	r0, 8005c30 <_printf_i+0x1e4>
 8005c2c:	1b80      	subs	r0, r0, r6
 8005c2e:	6060      	str	r0, [r4, #4]
 8005c30:	6863      	ldr	r3, [r4, #4]
 8005c32:	6123      	str	r3, [r4, #16]
 8005c34:	2300      	movs	r3, #0
 8005c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c3a:	e7aa      	b.n	8005b92 <_printf_i+0x146>
 8005c3c:	6923      	ldr	r3, [r4, #16]
 8005c3e:	4632      	mov	r2, r6
 8005c40:	4649      	mov	r1, r9
 8005c42:	4640      	mov	r0, r8
 8005c44:	47d0      	blx	sl
 8005c46:	3001      	adds	r0, #1
 8005c48:	d0ad      	beq.n	8005ba6 <_printf_i+0x15a>
 8005c4a:	6823      	ldr	r3, [r4, #0]
 8005c4c:	079b      	lsls	r3, r3, #30
 8005c4e:	d413      	bmi.n	8005c78 <_printf_i+0x22c>
 8005c50:	68e0      	ldr	r0, [r4, #12]
 8005c52:	9b03      	ldr	r3, [sp, #12]
 8005c54:	4298      	cmp	r0, r3
 8005c56:	bfb8      	it	lt
 8005c58:	4618      	movlt	r0, r3
 8005c5a:	e7a6      	b.n	8005baa <_printf_i+0x15e>
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	4632      	mov	r2, r6
 8005c60:	4649      	mov	r1, r9
 8005c62:	4640      	mov	r0, r8
 8005c64:	47d0      	blx	sl
 8005c66:	3001      	adds	r0, #1
 8005c68:	d09d      	beq.n	8005ba6 <_printf_i+0x15a>
 8005c6a:	3501      	adds	r5, #1
 8005c6c:	68e3      	ldr	r3, [r4, #12]
 8005c6e:	9903      	ldr	r1, [sp, #12]
 8005c70:	1a5b      	subs	r3, r3, r1
 8005c72:	42ab      	cmp	r3, r5
 8005c74:	dcf2      	bgt.n	8005c5c <_printf_i+0x210>
 8005c76:	e7eb      	b.n	8005c50 <_printf_i+0x204>
 8005c78:	2500      	movs	r5, #0
 8005c7a:	f104 0619 	add.w	r6, r4, #25
 8005c7e:	e7f5      	b.n	8005c6c <_printf_i+0x220>
 8005c80:	08007d2a 	.word	0x08007d2a
 8005c84:	08007d3b 	.word	0x08007d3b

08005c88 <std>:
 8005c88:	2300      	movs	r3, #0
 8005c8a:	b510      	push	{r4, lr}
 8005c8c:	4604      	mov	r4, r0
 8005c8e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c96:	6083      	str	r3, [r0, #8]
 8005c98:	8181      	strh	r1, [r0, #12]
 8005c9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c9c:	81c2      	strh	r2, [r0, #14]
 8005c9e:	6183      	str	r3, [r0, #24]
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	2208      	movs	r2, #8
 8005ca4:	305c      	adds	r0, #92	@ 0x5c
 8005ca6:	f000 f8f4 	bl	8005e92 <memset>
 8005caa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce0 <std+0x58>)
 8005cac:	6263      	str	r3, [r4, #36]	@ 0x24
 8005cae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce4 <std+0x5c>)
 8005cb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <std+0x60>)
 8005cb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cec <std+0x64>)
 8005cb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cba:	4b0d      	ldr	r3, [pc, #52]	@ (8005cf0 <std+0x68>)
 8005cbc:	6224      	str	r4, [r4, #32]
 8005cbe:	429c      	cmp	r4, r3
 8005cc0:	d006      	beq.n	8005cd0 <std+0x48>
 8005cc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005cc6:	4294      	cmp	r4, r2
 8005cc8:	d002      	beq.n	8005cd0 <std+0x48>
 8005cca:	33d0      	adds	r3, #208	@ 0xd0
 8005ccc:	429c      	cmp	r4, r3
 8005cce:	d105      	bne.n	8005cdc <std+0x54>
 8005cd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cd8:	f000 b958 	b.w	8005f8c <__retarget_lock_init_recursive>
 8005cdc:	bd10      	pop	{r4, pc}
 8005cde:	bf00      	nop
 8005ce0:	08005e0d 	.word	0x08005e0d
 8005ce4:	08005e2f 	.word	0x08005e2f
 8005ce8:	08005e67 	.word	0x08005e67
 8005cec:	08005e8b 	.word	0x08005e8b
 8005cf0:	20000388 	.word	0x20000388

08005cf4 <stdio_exit_handler>:
 8005cf4:	4a02      	ldr	r2, [pc, #8]	@ (8005d00 <stdio_exit_handler+0xc>)
 8005cf6:	4903      	ldr	r1, [pc, #12]	@ (8005d04 <stdio_exit_handler+0x10>)
 8005cf8:	4803      	ldr	r0, [pc, #12]	@ (8005d08 <stdio_exit_handler+0x14>)
 8005cfa:	f000 b869 	b.w	8005dd0 <_fwalk_sglue>
 8005cfe:	bf00      	nop
 8005d00:	2000000c 	.word	0x2000000c
 8005d04:	0800765d 	.word	0x0800765d
 8005d08:	2000001c 	.word	0x2000001c

08005d0c <cleanup_stdio>:
 8005d0c:	6841      	ldr	r1, [r0, #4]
 8005d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d40 <cleanup_stdio+0x34>)
 8005d10:	4299      	cmp	r1, r3
 8005d12:	b510      	push	{r4, lr}
 8005d14:	4604      	mov	r4, r0
 8005d16:	d001      	beq.n	8005d1c <cleanup_stdio+0x10>
 8005d18:	f001 fca0 	bl	800765c <_fflush_r>
 8005d1c:	68a1      	ldr	r1, [r4, #8]
 8005d1e:	4b09      	ldr	r3, [pc, #36]	@ (8005d44 <cleanup_stdio+0x38>)
 8005d20:	4299      	cmp	r1, r3
 8005d22:	d002      	beq.n	8005d2a <cleanup_stdio+0x1e>
 8005d24:	4620      	mov	r0, r4
 8005d26:	f001 fc99 	bl	800765c <_fflush_r>
 8005d2a:	68e1      	ldr	r1, [r4, #12]
 8005d2c:	4b06      	ldr	r3, [pc, #24]	@ (8005d48 <cleanup_stdio+0x3c>)
 8005d2e:	4299      	cmp	r1, r3
 8005d30:	d004      	beq.n	8005d3c <cleanup_stdio+0x30>
 8005d32:	4620      	mov	r0, r4
 8005d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d38:	f001 bc90 	b.w	800765c <_fflush_r>
 8005d3c:	bd10      	pop	{r4, pc}
 8005d3e:	bf00      	nop
 8005d40:	20000388 	.word	0x20000388
 8005d44:	200003f0 	.word	0x200003f0
 8005d48:	20000458 	.word	0x20000458

08005d4c <global_stdio_init.part.0>:
 8005d4c:	b510      	push	{r4, lr}
 8005d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d7c <global_stdio_init.part.0+0x30>)
 8005d50:	4c0b      	ldr	r4, [pc, #44]	@ (8005d80 <global_stdio_init.part.0+0x34>)
 8005d52:	4a0c      	ldr	r2, [pc, #48]	@ (8005d84 <global_stdio_init.part.0+0x38>)
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	4620      	mov	r0, r4
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2104      	movs	r1, #4
 8005d5c:	f7ff ff94 	bl	8005c88 <std>
 8005d60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d64:	2201      	movs	r2, #1
 8005d66:	2109      	movs	r1, #9
 8005d68:	f7ff ff8e 	bl	8005c88 <std>
 8005d6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d70:	2202      	movs	r2, #2
 8005d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d76:	2112      	movs	r1, #18
 8005d78:	f7ff bf86 	b.w	8005c88 <std>
 8005d7c:	200004c0 	.word	0x200004c0
 8005d80:	20000388 	.word	0x20000388
 8005d84:	08005cf5 	.word	0x08005cf5

08005d88 <__sfp_lock_acquire>:
 8005d88:	4801      	ldr	r0, [pc, #4]	@ (8005d90 <__sfp_lock_acquire+0x8>)
 8005d8a:	f000 b900 	b.w	8005f8e <__retarget_lock_acquire_recursive>
 8005d8e:	bf00      	nop
 8005d90:	200004c9 	.word	0x200004c9

08005d94 <__sfp_lock_release>:
 8005d94:	4801      	ldr	r0, [pc, #4]	@ (8005d9c <__sfp_lock_release+0x8>)
 8005d96:	f000 b8fb 	b.w	8005f90 <__retarget_lock_release_recursive>
 8005d9a:	bf00      	nop
 8005d9c:	200004c9 	.word	0x200004c9

08005da0 <__sinit>:
 8005da0:	b510      	push	{r4, lr}
 8005da2:	4604      	mov	r4, r0
 8005da4:	f7ff fff0 	bl	8005d88 <__sfp_lock_acquire>
 8005da8:	6a23      	ldr	r3, [r4, #32]
 8005daa:	b11b      	cbz	r3, 8005db4 <__sinit+0x14>
 8005dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db0:	f7ff bff0 	b.w	8005d94 <__sfp_lock_release>
 8005db4:	4b04      	ldr	r3, [pc, #16]	@ (8005dc8 <__sinit+0x28>)
 8005db6:	6223      	str	r3, [r4, #32]
 8005db8:	4b04      	ldr	r3, [pc, #16]	@ (8005dcc <__sinit+0x2c>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1f5      	bne.n	8005dac <__sinit+0xc>
 8005dc0:	f7ff ffc4 	bl	8005d4c <global_stdio_init.part.0>
 8005dc4:	e7f2      	b.n	8005dac <__sinit+0xc>
 8005dc6:	bf00      	nop
 8005dc8:	08005d0d 	.word	0x08005d0d
 8005dcc:	200004c0 	.word	0x200004c0

08005dd0 <_fwalk_sglue>:
 8005dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dd4:	4607      	mov	r7, r0
 8005dd6:	4688      	mov	r8, r1
 8005dd8:	4614      	mov	r4, r2
 8005dda:	2600      	movs	r6, #0
 8005ddc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005de0:	f1b9 0901 	subs.w	r9, r9, #1
 8005de4:	d505      	bpl.n	8005df2 <_fwalk_sglue+0x22>
 8005de6:	6824      	ldr	r4, [r4, #0]
 8005de8:	2c00      	cmp	r4, #0
 8005dea:	d1f7      	bne.n	8005ddc <_fwalk_sglue+0xc>
 8005dec:	4630      	mov	r0, r6
 8005dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005df2:	89ab      	ldrh	r3, [r5, #12]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d907      	bls.n	8005e08 <_fwalk_sglue+0x38>
 8005df8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	d003      	beq.n	8005e08 <_fwalk_sglue+0x38>
 8005e00:	4629      	mov	r1, r5
 8005e02:	4638      	mov	r0, r7
 8005e04:	47c0      	blx	r8
 8005e06:	4306      	orrs	r6, r0
 8005e08:	3568      	adds	r5, #104	@ 0x68
 8005e0a:	e7e9      	b.n	8005de0 <_fwalk_sglue+0x10>

08005e0c <__sread>:
 8005e0c:	b510      	push	{r4, lr}
 8005e0e:	460c      	mov	r4, r1
 8005e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e14:	f000 f86c 	bl	8005ef0 <_read_r>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	bfab      	itete	ge
 8005e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e20:	181b      	addge	r3, r3, r0
 8005e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e26:	bfac      	ite	ge
 8005e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e2a:	81a3      	strhlt	r3, [r4, #12]
 8005e2c:	bd10      	pop	{r4, pc}

08005e2e <__swrite>:
 8005e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e32:	461f      	mov	r7, r3
 8005e34:	898b      	ldrh	r3, [r1, #12]
 8005e36:	05db      	lsls	r3, r3, #23
 8005e38:	4605      	mov	r5, r0
 8005e3a:	460c      	mov	r4, r1
 8005e3c:	4616      	mov	r6, r2
 8005e3e:	d505      	bpl.n	8005e4c <__swrite+0x1e>
 8005e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e44:	2302      	movs	r3, #2
 8005e46:	2200      	movs	r2, #0
 8005e48:	f000 f840 	bl	8005ecc <_lseek_r>
 8005e4c:	89a3      	ldrh	r3, [r4, #12]
 8005e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e56:	81a3      	strh	r3, [r4, #12]
 8005e58:	4632      	mov	r2, r6
 8005e5a:	463b      	mov	r3, r7
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e62:	f000 b857 	b.w	8005f14 <_write_r>

08005e66 <__sseek>:
 8005e66:	b510      	push	{r4, lr}
 8005e68:	460c      	mov	r4, r1
 8005e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6e:	f000 f82d 	bl	8005ecc <_lseek_r>
 8005e72:	1c43      	adds	r3, r0, #1
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	bf15      	itete	ne
 8005e78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e82:	81a3      	strheq	r3, [r4, #12]
 8005e84:	bf18      	it	ne
 8005e86:	81a3      	strhne	r3, [r4, #12]
 8005e88:	bd10      	pop	{r4, pc}

08005e8a <__sclose>:
 8005e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e8e:	f000 b80d 	b.w	8005eac <_close_r>

08005e92 <memset>:
 8005e92:	4402      	add	r2, r0
 8005e94:	4603      	mov	r3, r0
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d100      	bne.n	8005e9c <memset+0xa>
 8005e9a:	4770      	bx	lr
 8005e9c:	f803 1b01 	strb.w	r1, [r3], #1
 8005ea0:	e7f9      	b.n	8005e96 <memset+0x4>
	...

08005ea4 <_localeconv_r>:
 8005ea4:	4800      	ldr	r0, [pc, #0]	@ (8005ea8 <_localeconv_r+0x4>)
 8005ea6:	4770      	bx	lr
 8005ea8:	20000158 	.word	0x20000158

08005eac <_close_r>:
 8005eac:	b538      	push	{r3, r4, r5, lr}
 8005eae:	4d06      	ldr	r5, [pc, #24]	@ (8005ec8 <_close_r+0x1c>)
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	4608      	mov	r0, r1
 8005eb6:	602b      	str	r3, [r5, #0]
 8005eb8:	f7fb fccc 	bl	8001854 <_close>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d102      	bne.n	8005ec6 <_close_r+0x1a>
 8005ec0:	682b      	ldr	r3, [r5, #0]
 8005ec2:	b103      	cbz	r3, 8005ec6 <_close_r+0x1a>
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
 8005ec8:	200004c4 	.word	0x200004c4

08005ecc <_lseek_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	4d07      	ldr	r5, [pc, #28]	@ (8005eec <_lseek_r+0x20>)
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	4608      	mov	r0, r1
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	602a      	str	r2, [r5, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	f7fb fce1 	bl	80018a2 <_lseek>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	d102      	bne.n	8005eea <_lseek_r+0x1e>
 8005ee4:	682b      	ldr	r3, [r5, #0]
 8005ee6:	b103      	cbz	r3, 8005eea <_lseek_r+0x1e>
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	bd38      	pop	{r3, r4, r5, pc}
 8005eec:	200004c4 	.word	0x200004c4

08005ef0 <_read_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	4d07      	ldr	r5, [pc, #28]	@ (8005f10 <_read_r+0x20>)
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	4608      	mov	r0, r1
 8005ef8:	4611      	mov	r1, r2
 8005efa:	2200      	movs	r2, #0
 8005efc:	602a      	str	r2, [r5, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	f7fb fc6f 	bl	80017e2 <_read>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d102      	bne.n	8005f0e <_read_r+0x1e>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	b103      	cbz	r3, 8005f0e <_read_r+0x1e>
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	200004c4 	.word	0x200004c4

08005f14 <_write_r>:
 8005f14:	b538      	push	{r3, r4, r5, lr}
 8005f16:	4d07      	ldr	r5, [pc, #28]	@ (8005f34 <_write_r+0x20>)
 8005f18:	4604      	mov	r4, r0
 8005f1a:	4608      	mov	r0, r1
 8005f1c:	4611      	mov	r1, r2
 8005f1e:	2200      	movs	r2, #0
 8005f20:	602a      	str	r2, [r5, #0]
 8005f22:	461a      	mov	r2, r3
 8005f24:	f7fb fc7a 	bl	800181c <_write>
 8005f28:	1c43      	adds	r3, r0, #1
 8005f2a:	d102      	bne.n	8005f32 <_write_r+0x1e>
 8005f2c:	682b      	ldr	r3, [r5, #0]
 8005f2e:	b103      	cbz	r3, 8005f32 <_write_r+0x1e>
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	bd38      	pop	{r3, r4, r5, pc}
 8005f34:	200004c4 	.word	0x200004c4

08005f38 <__errno>:
 8005f38:	4b01      	ldr	r3, [pc, #4]	@ (8005f40 <__errno+0x8>)
 8005f3a:	6818      	ldr	r0, [r3, #0]
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	20000018 	.word	0x20000018

08005f44 <__libc_init_array>:
 8005f44:	b570      	push	{r4, r5, r6, lr}
 8005f46:	4d0d      	ldr	r5, [pc, #52]	@ (8005f7c <__libc_init_array+0x38>)
 8005f48:	4c0d      	ldr	r4, [pc, #52]	@ (8005f80 <__libc_init_array+0x3c>)
 8005f4a:	1b64      	subs	r4, r4, r5
 8005f4c:	10a4      	asrs	r4, r4, #2
 8005f4e:	2600      	movs	r6, #0
 8005f50:	42a6      	cmp	r6, r4
 8005f52:	d109      	bne.n	8005f68 <__libc_init_array+0x24>
 8005f54:	4d0b      	ldr	r5, [pc, #44]	@ (8005f84 <__libc_init_array+0x40>)
 8005f56:	4c0c      	ldr	r4, [pc, #48]	@ (8005f88 <__libc_init_array+0x44>)
 8005f58:	f001 fec0 	bl	8007cdc <_init>
 8005f5c:	1b64      	subs	r4, r4, r5
 8005f5e:	10a4      	asrs	r4, r4, #2
 8005f60:	2600      	movs	r6, #0
 8005f62:	42a6      	cmp	r6, r4
 8005f64:	d105      	bne.n	8005f72 <__libc_init_array+0x2e>
 8005f66:	bd70      	pop	{r4, r5, r6, pc}
 8005f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f6c:	4798      	blx	r3
 8005f6e:	3601      	adds	r6, #1
 8005f70:	e7ee      	b.n	8005f50 <__libc_init_array+0xc>
 8005f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f76:	4798      	blx	r3
 8005f78:	3601      	adds	r6, #1
 8005f7a:	e7f2      	b.n	8005f62 <__libc_init_array+0x1e>
 8005f7c:	08008094 	.word	0x08008094
 8005f80:	08008094 	.word	0x08008094
 8005f84:	08008094 	.word	0x08008094
 8005f88:	08008098 	.word	0x08008098

08005f8c <__retarget_lock_init_recursive>:
 8005f8c:	4770      	bx	lr

08005f8e <__retarget_lock_acquire_recursive>:
 8005f8e:	4770      	bx	lr

08005f90 <__retarget_lock_release_recursive>:
 8005f90:	4770      	bx	lr

08005f92 <memcpy>:
 8005f92:	440a      	add	r2, r1
 8005f94:	4291      	cmp	r1, r2
 8005f96:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f9a:	d100      	bne.n	8005f9e <memcpy+0xc>
 8005f9c:	4770      	bx	lr
 8005f9e:	b510      	push	{r4, lr}
 8005fa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fa8:	4291      	cmp	r1, r2
 8005faa:	d1f9      	bne.n	8005fa0 <memcpy+0xe>
 8005fac:	bd10      	pop	{r4, pc}

08005fae <quorem>:
 8005fae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb2:	6903      	ldr	r3, [r0, #16]
 8005fb4:	690c      	ldr	r4, [r1, #16]
 8005fb6:	42a3      	cmp	r3, r4
 8005fb8:	4607      	mov	r7, r0
 8005fba:	db7e      	blt.n	80060ba <quorem+0x10c>
 8005fbc:	3c01      	subs	r4, #1
 8005fbe:	f101 0814 	add.w	r8, r1, #20
 8005fc2:	00a3      	lsls	r3, r4, #2
 8005fc4:	f100 0514 	add.w	r5, r0, #20
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fce:	9301      	str	r3, [sp, #4]
 8005fd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005fd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005fe0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005fe4:	d32e      	bcc.n	8006044 <quorem+0x96>
 8005fe6:	f04f 0a00 	mov.w	sl, #0
 8005fea:	46c4      	mov	ip, r8
 8005fec:	46ae      	mov	lr, r5
 8005fee:	46d3      	mov	fp, sl
 8005ff0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ff4:	b298      	uxth	r0, r3
 8005ff6:	fb06 a000 	mla	r0, r6, r0, sl
 8005ffa:	0c02      	lsrs	r2, r0, #16
 8005ffc:	0c1b      	lsrs	r3, r3, #16
 8005ffe:	fb06 2303 	mla	r3, r6, r3, r2
 8006002:	f8de 2000 	ldr.w	r2, [lr]
 8006006:	b280      	uxth	r0, r0
 8006008:	b292      	uxth	r2, r2
 800600a:	1a12      	subs	r2, r2, r0
 800600c:	445a      	add	r2, fp
 800600e:	f8de 0000 	ldr.w	r0, [lr]
 8006012:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006016:	b29b      	uxth	r3, r3
 8006018:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800601c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006020:	b292      	uxth	r2, r2
 8006022:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006026:	45e1      	cmp	r9, ip
 8006028:	f84e 2b04 	str.w	r2, [lr], #4
 800602c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006030:	d2de      	bcs.n	8005ff0 <quorem+0x42>
 8006032:	9b00      	ldr	r3, [sp, #0]
 8006034:	58eb      	ldr	r3, [r5, r3]
 8006036:	b92b      	cbnz	r3, 8006044 <quorem+0x96>
 8006038:	9b01      	ldr	r3, [sp, #4]
 800603a:	3b04      	subs	r3, #4
 800603c:	429d      	cmp	r5, r3
 800603e:	461a      	mov	r2, r3
 8006040:	d32f      	bcc.n	80060a2 <quorem+0xf4>
 8006042:	613c      	str	r4, [r7, #16]
 8006044:	4638      	mov	r0, r7
 8006046:	f001 f97d 	bl	8007344 <__mcmp>
 800604a:	2800      	cmp	r0, #0
 800604c:	db25      	blt.n	800609a <quorem+0xec>
 800604e:	4629      	mov	r1, r5
 8006050:	2000      	movs	r0, #0
 8006052:	f858 2b04 	ldr.w	r2, [r8], #4
 8006056:	f8d1 c000 	ldr.w	ip, [r1]
 800605a:	fa1f fe82 	uxth.w	lr, r2
 800605e:	fa1f f38c 	uxth.w	r3, ip
 8006062:	eba3 030e 	sub.w	r3, r3, lr
 8006066:	4403      	add	r3, r0
 8006068:	0c12      	lsrs	r2, r2, #16
 800606a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800606e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006072:	b29b      	uxth	r3, r3
 8006074:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006078:	45c1      	cmp	r9, r8
 800607a:	f841 3b04 	str.w	r3, [r1], #4
 800607e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006082:	d2e6      	bcs.n	8006052 <quorem+0xa4>
 8006084:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006088:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800608c:	b922      	cbnz	r2, 8006098 <quorem+0xea>
 800608e:	3b04      	subs	r3, #4
 8006090:	429d      	cmp	r5, r3
 8006092:	461a      	mov	r2, r3
 8006094:	d30b      	bcc.n	80060ae <quorem+0x100>
 8006096:	613c      	str	r4, [r7, #16]
 8006098:	3601      	adds	r6, #1
 800609a:	4630      	mov	r0, r6
 800609c:	b003      	add	sp, #12
 800609e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a2:	6812      	ldr	r2, [r2, #0]
 80060a4:	3b04      	subs	r3, #4
 80060a6:	2a00      	cmp	r2, #0
 80060a8:	d1cb      	bne.n	8006042 <quorem+0x94>
 80060aa:	3c01      	subs	r4, #1
 80060ac:	e7c6      	b.n	800603c <quorem+0x8e>
 80060ae:	6812      	ldr	r2, [r2, #0]
 80060b0:	3b04      	subs	r3, #4
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d1ef      	bne.n	8006096 <quorem+0xe8>
 80060b6:	3c01      	subs	r4, #1
 80060b8:	e7ea      	b.n	8006090 <quorem+0xe2>
 80060ba:	2000      	movs	r0, #0
 80060bc:	e7ee      	b.n	800609c <quorem+0xee>
	...

080060c0 <_dtoa_r>:
 80060c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c4:	69c7      	ldr	r7, [r0, #28]
 80060c6:	b097      	sub	sp, #92	@ 0x5c
 80060c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80060cc:	ec55 4b10 	vmov	r4, r5, d0
 80060d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80060d2:	9107      	str	r1, [sp, #28]
 80060d4:	4681      	mov	r9, r0
 80060d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80060d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80060da:	b97f      	cbnz	r7, 80060fc <_dtoa_r+0x3c>
 80060dc:	2010      	movs	r0, #16
 80060de:	f000 fe09 	bl	8006cf4 <malloc>
 80060e2:	4602      	mov	r2, r0
 80060e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80060e8:	b920      	cbnz	r0, 80060f4 <_dtoa_r+0x34>
 80060ea:	4ba9      	ldr	r3, [pc, #676]	@ (8006390 <_dtoa_r+0x2d0>)
 80060ec:	21ef      	movs	r1, #239	@ 0xef
 80060ee:	48a9      	ldr	r0, [pc, #676]	@ (8006394 <_dtoa_r+0x2d4>)
 80060f0:	f001 faec 	bl	80076cc <__assert_func>
 80060f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80060f8:	6007      	str	r7, [r0, #0]
 80060fa:	60c7      	str	r7, [r0, #12]
 80060fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006100:	6819      	ldr	r1, [r3, #0]
 8006102:	b159      	cbz	r1, 800611c <_dtoa_r+0x5c>
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	604a      	str	r2, [r1, #4]
 8006108:	2301      	movs	r3, #1
 800610a:	4093      	lsls	r3, r2
 800610c:	608b      	str	r3, [r1, #8]
 800610e:	4648      	mov	r0, r9
 8006110:	f000 fee6 	bl	8006ee0 <_Bfree>
 8006114:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006118:	2200      	movs	r2, #0
 800611a:	601a      	str	r2, [r3, #0]
 800611c:	1e2b      	subs	r3, r5, #0
 800611e:	bfb9      	ittee	lt
 8006120:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006124:	9305      	strlt	r3, [sp, #20]
 8006126:	2300      	movge	r3, #0
 8006128:	6033      	strge	r3, [r6, #0]
 800612a:	9f05      	ldr	r7, [sp, #20]
 800612c:	4b9a      	ldr	r3, [pc, #616]	@ (8006398 <_dtoa_r+0x2d8>)
 800612e:	bfbc      	itt	lt
 8006130:	2201      	movlt	r2, #1
 8006132:	6032      	strlt	r2, [r6, #0]
 8006134:	43bb      	bics	r3, r7
 8006136:	d112      	bne.n	800615e <_dtoa_r+0x9e>
 8006138:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800613a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006144:	4323      	orrs	r3, r4
 8006146:	f000 855a 	beq.w	8006bfe <_dtoa_r+0xb3e>
 800614a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800614c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80063ac <_dtoa_r+0x2ec>
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 855c 	beq.w	8006c0e <_dtoa_r+0xb4e>
 8006156:	f10a 0303 	add.w	r3, sl, #3
 800615a:	f000 bd56 	b.w	8006c0a <_dtoa_r+0xb4a>
 800615e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006162:	2200      	movs	r2, #0
 8006164:	ec51 0b17 	vmov	r0, r1, d7
 8006168:	2300      	movs	r3, #0
 800616a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800616e:	f7fa fcb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006172:	4680      	mov	r8, r0
 8006174:	b158      	cbz	r0, 800618e <_dtoa_r+0xce>
 8006176:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006178:	2301      	movs	r3, #1
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800617e:	b113      	cbz	r3, 8006186 <_dtoa_r+0xc6>
 8006180:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006182:	4b86      	ldr	r3, [pc, #536]	@ (800639c <_dtoa_r+0x2dc>)
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80063b0 <_dtoa_r+0x2f0>
 800618a:	f000 bd40 	b.w	8006c0e <_dtoa_r+0xb4e>
 800618e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006192:	aa14      	add	r2, sp, #80	@ 0x50
 8006194:	a915      	add	r1, sp, #84	@ 0x54
 8006196:	4648      	mov	r0, r9
 8006198:	f001 f984 	bl	80074a4 <__d2b>
 800619c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80061a0:	9002      	str	r0, [sp, #8]
 80061a2:	2e00      	cmp	r6, #0
 80061a4:	d078      	beq.n	8006298 <_dtoa_r+0x1d8>
 80061a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80061ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80061b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80061bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80061c0:	4619      	mov	r1, r3
 80061c2:	2200      	movs	r2, #0
 80061c4:	4b76      	ldr	r3, [pc, #472]	@ (80063a0 <_dtoa_r+0x2e0>)
 80061c6:	f7fa f867 	bl	8000298 <__aeabi_dsub>
 80061ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8006378 <_dtoa_r+0x2b8>)
 80061cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d0:	f7fa fa1a 	bl	8000608 <__aeabi_dmul>
 80061d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006380 <_dtoa_r+0x2c0>)
 80061d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061da:	f7fa f85f 	bl	800029c <__adddf3>
 80061de:	4604      	mov	r4, r0
 80061e0:	4630      	mov	r0, r6
 80061e2:	460d      	mov	r5, r1
 80061e4:	f7fa f9a6 	bl	8000534 <__aeabi_i2d>
 80061e8:	a367      	add	r3, pc, #412	@ (adr r3, 8006388 <_dtoa_r+0x2c8>)
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	f7fa fa0b 	bl	8000608 <__aeabi_dmul>
 80061f2:	4602      	mov	r2, r0
 80061f4:	460b      	mov	r3, r1
 80061f6:	4620      	mov	r0, r4
 80061f8:	4629      	mov	r1, r5
 80061fa:	f7fa f84f 	bl	800029c <__adddf3>
 80061fe:	4604      	mov	r4, r0
 8006200:	460d      	mov	r5, r1
 8006202:	f7fa fcb1 	bl	8000b68 <__aeabi_d2iz>
 8006206:	2200      	movs	r2, #0
 8006208:	4607      	mov	r7, r0
 800620a:	2300      	movs	r3, #0
 800620c:	4620      	mov	r0, r4
 800620e:	4629      	mov	r1, r5
 8006210:	f7fa fc6c 	bl	8000aec <__aeabi_dcmplt>
 8006214:	b140      	cbz	r0, 8006228 <_dtoa_r+0x168>
 8006216:	4638      	mov	r0, r7
 8006218:	f7fa f98c 	bl	8000534 <__aeabi_i2d>
 800621c:	4622      	mov	r2, r4
 800621e:	462b      	mov	r3, r5
 8006220:	f7fa fc5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006224:	b900      	cbnz	r0, 8006228 <_dtoa_r+0x168>
 8006226:	3f01      	subs	r7, #1
 8006228:	2f16      	cmp	r7, #22
 800622a:	d852      	bhi.n	80062d2 <_dtoa_r+0x212>
 800622c:	4b5d      	ldr	r3, [pc, #372]	@ (80063a4 <_dtoa_r+0x2e4>)
 800622e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006236:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800623a:	f7fa fc57 	bl	8000aec <__aeabi_dcmplt>
 800623e:	2800      	cmp	r0, #0
 8006240:	d049      	beq.n	80062d6 <_dtoa_r+0x216>
 8006242:	3f01      	subs	r7, #1
 8006244:	2300      	movs	r3, #0
 8006246:	9310      	str	r3, [sp, #64]	@ 0x40
 8006248:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800624a:	1b9b      	subs	r3, r3, r6
 800624c:	1e5a      	subs	r2, r3, #1
 800624e:	bf45      	ittet	mi
 8006250:	f1c3 0301 	rsbmi	r3, r3, #1
 8006254:	9300      	strmi	r3, [sp, #0]
 8006256:	2300      	movpl	r3, #0
 8006258:	2300      	movmi	r3, #0
 800625a:	9206      	str	r2, [sp, #24]
 800625c:	bf54      	ite	pl
 800625e:	9300      	strpl	r3, [sp, #0]
 8006260:	9306      	strmi	r3, [sp, #24]
 8006262:	2f00      	cmp	r7, #0
 8006264:	db39      	blt.n	80062da <_dtoa_r+0x21a>
 8006266:	9b06      	ldr	r3, [sp, #24]
 8006268:	970d      	str	r7, [sp, #52]	@ 0x34
 800626a:	443b      	add	r3, r7
 800626c:	9306      	str	r3, [sp, #24]
 800626e:	2300      	movs	r3, #0
 8006270:	9308      	str	r3, [sp, #32]
 8006272:	9b07      	ldr	r3, [sp, #28]
 8006274:	2b09      	cmp	r3, #9
 8006276:	d863      	bhi.n	8006340 <_dtoa_r+0x280>
 8006278:	2b05      	cmp	r3, #5
 800627a:	bfc4      	itt	gt
 800627c:	3b04      	subgt	r3, #4
 800627e:	9307      	strgt	r3, [sp, #28]
 8006280:	9b07      	ldr	r3, [sp, #28]
 8006282:	f1a3 0302 	sub.w	r3, r3, #2
 8006286:	bfcc      	ite	gt
 8006288:	2400      	movgt	r4, #0
 800628a:	2401      	movle	r4, #1
 800628c:	2b03      	cmp	r3, #3
 800628e:	d863      	bhi.n	8006358 <_dtoa_r+0x298>
 8006290:	e8df f003 	tbb	[pc, r3]
 8006294:	2b375452 	.word	0x2b375452
 8006298:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800629c:	441e      	add	r6, r3
 800629e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80062a2:	2b20      	cmp	r3, #32
 80062a4:	bfc1      	itttt	gt
 80062a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80062aa:	409f      	lslgt	r7, r3
 80062ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80062b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80062b4:	bfd6      	itet	le
 80062b6:	f1c3 0320 	rsble	r3, r3, #32
 80062ba:	ea47 0003 	orrgt.w	r0, r7, r3
 80062be:	fa04 f003 	lslle.w	r0, r4, r3
 80062c2:	f7fa f927 	bl	8000514 <__aeabi_ui2d>
 80062c6:	2201      	movs	r2, #1
 80062c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80062cc:	3e01      	subs	r6, #1
 80062ce:	9212      	str	r2, [sp, #72]	@ 0x48
 80062d0:	e776      	b.n	80061c0 <_dtoa_r+0x100>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e7b7      	b.n	8006246 <_dtoa_r+0x186>
 80062d6:	9010      	str	r0, [sp, #64]	@ 0x40
 80062d8:	e7b6      	b.n	8006248 <_dtoa_r+0x188>
 80062da:	9b00      	ldr	r3, [sp, #0]
 80062dc:	1bdb      	subs	r3, r3, r7
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	427b      	negs	r3, r7
 80062e2:	9308      	str	r3, [sp, #32]
 80062e4:	2300      	movs	r3, #0
 80062e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80062e8:	e7c3      	b.n	8006272 <_dtoa_r+0x1b2>
 80062ea:	2301      	movs	r3, #1
 80062ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062f0:	eb07 0b03 	add.w	fp, r7, r3
 80062f4:	f10b 0301 	add.w	r3, fp, #1
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	9303      	str	r3, [sp, #12]
 80062fc:	bfb8      	it	lt
 80062fe:	2301      	movlt	r3, #1
 8006300:	e006      	b.n	8006310 <_dtoa_r+0x250>
 8006302:	2301      	movs	r3, #1
 8006304:	9309      	str	r3, [sp, #36]	@ 0x24
 8006306:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006308:	2b00      	cmp	r3, #0
 800630a:	dd28      	ble.n	800635e <_dtoa_r+0x29e>
 800630c:	469b      	mov	fp, r3
 800630e:	9303      	str	r3, [sp, #12]
 8006310:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006314:	2100      	movs	r1, #0
 8006316:	2204      	movs	r2, #4
 8006318:	f102 0514 	add.w	r5, r2, #20
 800631c:	429d      	cmp	r5, r3
 800631e:	d926      	bls.n	800636e <_dtoa_r+0x2ae>
 8006320:	6041      	str	r1, [r0, #4]
 8006322:	4648      	mov	r0, r9
 8006324:	f000 fd9c 	bl	8006e60 <_Balloc>
 8006328:	4682      	mov	sl, r0
 800632a:	2800      	cmp	r0, #0
 800632c:	d142      	bne.n	80063b4 <_dtoa_r+0x2f4>
 800632e:	4b1e      	ldr	r3, [pc, #120]	@ (80063a8 <_dtoa_r+0x2e8>)
 8006330:	4602      	mov	r2, r0
 8006332:	f240 11af 	movw	r1, #431	@ 0x1af
 8006336:	e6da      	b.n	80060ee <_dtoa_r+0x2e>
 8006338:	2300      	movs	r3, #0
 800633a:	e7e3      	b.n	8006304 <_dtoa_r+0x244>
 800633c:	2300      	movs	r3, #0
 800633e:	e7d5      	b.n	80062ec <_dtoa_r+0x22c>
 8006340:	2401      	movs	r4, #1
 8006342:	2300      	movs	r3, #0
 8006344:	9307      	str	r3, [sp, #28]
 8006346:	9409      	str	r4, [sp, #36]	@ 0x24
 8006348:	f04f 3bff 	mov.w	fp, #4294967295
 800634c:	2200      	movs	r2, #0
 800634e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006352:	2312      	movs	r3, #18
 8006354:	920c      	str	r2, [sp, #48]	@ 0x30
 8006356:	e7db      	b.n	8006310 <_dtoa_r+0x250>
 8006358:	2301      	movs	r3, #1
 800635a:	9309      	str	r3, [sp, #36]	@ 0x24
 800635c:	e7f4      	b.n	8006348 <_dtoa_r+0x288>
 800635e:	f04f 0b01 	mov.w	fp, #1
 8006362:	f8cd b00c 	str.w	fp, [sp, #12]
 8006366:	465b      	mov	r3, fp
 8006368:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800636c:	e7d0      	b.n	8006310 <_dtoa_r+0x250>
 800636e:	3101      	adds	r1, #1
 8006370:	0052      	lsls	r2, r2, #1
 8006372:	e7d1      	b.n	8006318 <_dtoa_r+0x258>
 8006374:	f3af 8000 	nop.w
 8006378:	636f4361 	.word	0x636f4361
 800637c:	3fd287a7 	.word	0x3fd287a7
 8006380:	8b60c8b3 	.word	0x8b60c8b3
 8006384:	3fc68a28 	.word	0x3fc68a28
 8006388:	509f79fb 	.word	0x509f79fb
 800638c:	3fd34413 	.word	0x3fd34413
 8006390:	08007d59 	.word	0x08007d59
 8006394:	08007d70 	.word	0x08007d70
 8006398:	7ff00000 	.word	0x7ff00000
 800639c:	08007d29 	.word	0x08007d29
 80063a0:	3ff80000 	.word	0x3ff80000
 80063a4:	08007ec0 	.word	0x08007ec0
 80063a8:	08007dc8 	.word	0x08007dc8
 80063ac:	08007d55 	.word	0x08007d55
 80063b0:	08007d28 	.word	0x08007d28
 80063b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063b8:	6018      	str	r0, [r3, #0]
 80063ba:	9b03      	ldr	r3, [sp, #12]
 80063bc:	2b0e      	cmp	r3, #14
 80063be:	f200 80a1 	bhi.w	8006504 <_dtoa_r+0x444>
 80063c2:	2c00      	cmp	r4, #0
 80063c4:	f000 809e 	beq.w	8006504 <_dtoa_r+0x444>
 80063c8:	2f00      	cmp	r7, #0
 80063ca:	dd33      	ble.n	8006434 <_dtoa_r+0x374>
 80063cc:	4b9c      	ldr	r3, [pc, #624]	@ (8006640 <_dtoa_r+0x580>)
 80063ce:	f007 020f 	and.w	r2, r7, #15
 80063d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063d6:	ed93 7b00 	vldr	d7, [r3]
 80063da:	05f8      	lsls	r0, r7, #23
 80063dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80063e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80063e4:	d516      	bpl.n	8006414 <_dtoa_r+0x354>
 80063e6:	4b97      	ldr	r3, [pc, #604]	@ (8006644 <_dtoa_r+0x584>)
 80063e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063f0:	f7fa fa34 	bl	800085c <__aeabi_ddiv>
 80063f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063f8:	f004 040f 	and.w	r4, r4, #15
 80063fc:	2603      	movs	r6, #3
 80063fe:	4d91      	ldr	r5, [pc, #580]	@ (8006644 <_dtoa_r+0x584>)
 8006400:	b954      	cbnz	r4, 8006418 <_dtoa_r+0x358>
 8006402:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006406:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800640a:	f7fa fa27 	bl	800085c <__aeabi_ddiv>
 800640e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006412:	e028      	b.n	8006466 <_dtoa_r+0x3a6>
 8006414:	2602      	movs	r6, #2
 8006416:	e7f2      	b.n	80063fe <_dtoa_r+0x33e>
 8006418:	07e1      	lsls	r1, r4, #31
 800641a:	d508      	bpl.n	800642e <_dtoa_r+0x36e>
 800641c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006420:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006424:	f7fa f8f0 	bl	8000608 <__aeabi_dmul>
 8006428:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800642c:	3601      	adds	r6, #1
 800642e:	1064      	asrs	r4, r4, #1
 8006430:	3508      	adds	r5, #8
 8006432:	e7e5      	b.n	8006400 <_dtoa_r+0x340>
 8006434:	f000 80af 	beq.w	8006596 <_dtoa_r+0x4d6>
 8006438:	427c      	negs	r4, r7
 800643a:	4b81      	ldr	r3, [pc, #516]	@ (8006640 <_dtoa_r+0x580>)
 800643c:	4d81      	ldr	r5, [pc, #516]	@ (8006644 <_dtoa_r+0x584>)
 800643e:	f004 020f 	and.w	r2, r4, #15
 8006442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800644a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800644e:	f7fa f8db 	bl	8000608 <__aeabi_dmul>
 8006452:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006456:	1124      	asrs	r4, r4, #4
 8006458:	2300      	movs	r3, #0
 800645a:	2602      	movs	r6, #2
 800645c:	2c00      	cmp	r4, #0
 800645e:	f040 808f 	bne.w	8006580 <_dtoa_r+0x4c0>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1d3      	bne.n	800640e <_dtoa_r+0x34e>
 8006466:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006468:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	f000 8094 	beq.w	800659a <_dtoa_r+0x4da>
 8006472:	4b75      	ldr	r3, [pc, #468]	@ (8006648 <_dtoa_r+0x588>)
 8006474:	2200      	movs	r2, #0
 8006476:	4620      	mov	r0, r4
 8006478:	4629      	mov	r1, r5
 800647a:	f7fa fb37 	bl	8000aec <__aeabi_dcmplt>
 800647e:	2800      	cmp	r0, #0
 8006480:	f000 808b 	beq.w	800659a <_dtoa_r+0x4da>
 8006484:	9b03      	ldr	r3, [sp, #12]
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 8087 	beq.w	800659a <_dtoa_r+0x4da>
 800648c:	f1bb 0f00 	cmp.w	fp, #0
 8006490:	dd34      	ble.n	80064fc <_dtoa_r+0x43c>
 8006492:	4620      	mov	r0, r4
 8006494:	4b6d      	ldr	r3, [pc, #436]	@ (800664c <_dtoa_r+0x58c>)
 8006496:	2200      	movs	r2, #0
 8006498:	4629      	mov	r1, r5
 800649a:	f7fa f8b5 	bl	8000608 <__aeabi_dmul>
 800649e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064a2:	f107 38ff 	add.w	r8, r7, #4294967295
 80064a6:	3601      	adds	r6, #1
 80064a8:	465c      	mov	r4, fp
 80064aa:	4630      	mov	r0, r6
 80064ac:	f7fa f842 	bl	8000534 <__aeabi_i2d>
 80064b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064b4:	f7fa f8a8 	bl	8000608 <__aeabi_dmul>
 80064b8:	4b65      	ldr	r3, [pc, #404]	@ (8006650 <_dtoa_r+0x590>)
 80064ba:	2200      	movs	r2, #0
 80064bc:	f7f9 feee 	bl	800029c <__adddf3>
 80064c0:	4605      	mov	r5, r0
 80064c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80064c6:	2c00      	cmp	r4, #0
 80064c8:	d16a      	bne.n	80065a0 <_dtoa_r+0x4e0>
 80064ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064ce:	4b61      	ldr	r3, [pc, #388]	@ (8006654 <_dtoa_r+0x594>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	f7f9 fee1 	bl	8000298 <__aeabi_dsub>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064de:	462a      	mov	r2, r5
 80064e0:	4633      	mov	r3, r6
 80064e2:	f7fa fb21 	bl	8000b28 <__aeabi_dcmpgt>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f040 8298 	bne.w	8006a1c <_dtoa_r+0x95c>
 80064ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064f0:	462a      	mov	r2, r5
 80064f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80064f6:	f7fa faf9 	bl	8000aec <__aeabi_dcmplt>
 80064fa:	bb38      	cbnz	r0, 800654c <_dtoa_r+0x48c>
 80064fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006500:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006504:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006506:	2b00      	cmp	r3, #0
 8006508:	f2c0 8157 	blt.w	80067ba <_dtoa_r+0x6fa>
 800650c:	2f0e      	cmp	r7, #14
 800650e:	f300 8154 	bgt.w	80067ba <_dtoa_r+0x6fa>
 8006512:	4b4b      	ldr	r3, [pc, #300]	@ (8006640 <_dtoa_r+0x580>)
 8006514:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006518:	ed93 7b00 	vldr	d7, [r3]
 800651c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800651e:	2b00      	cmp	r3, #0
 8006520:	ed8d 7b00 	vstr	d7, [sp]
 8006524:	f280 80e5 	bge.w	80066f2 <_dtoa_r+0x632>
 8006528:	9b03      	ldr	r3, [sp, #12]
 800652a:	2b00      	cmp	r3, #0
 800652c:	f300 80e1 	bgt.w	80066f2 <_dtoa_r+0x632>
 8006530:	d10c      	bne.n	800654c <_dtoa_r+0x48c>
 8006532:	4b48      	ldr	r3, [pc, #288]	@ (8006654 <_dtoa_r+0x594>)
 8006534:	2200      	movs	r2, #0
 8006536:	ec51 0b17 	vmov	r0, r1, d7
 800653a:	f7fa f865 	bl	8000608 <__aeabi_dmul>
 800653e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006542:	f7fa fae7 	bl	8000b14 <__aeabi_dcmpge>
 8006546:	2800      	cmp	r0, #0
 8006548:	f000 8266 	beq.w	8006a18 <_dtoa_r+0x958>
 800654c:	2400      	movs	r4, #0
 800654e:	4625      	mov	r5, r4
 8006550:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006552:	4656      	mov	r6, sl
 8006554:	ea6f 0803 	mvn.w	r8, r3
 8006558:	2700      	movs	r7, #0
 800655a:	4621      	mov	r1, r4
 800655c:	4648      	mov	r0, r9
 800655e:	f000 fcbf 	bl	8006ee0 <_Bfree>
 8006562:	2d00      	cmp	r5, #0
 8006564:	f000 80bd 	beq.w	80066e2 <_dtoa_r+0x622>
 8006568:	b12f      	cbz	r7, 8006576 <_dtoa_r+0x4b6>
 800656a:	42af      	cmp	r7, r5
 800656c:	d003      	beq.n	8006576 <_dtoa_r+0x4b6>
 800656e:	4639      	mov	r1, r7
 8006570:	4648      	mov	r0, r9
 8006572:	f000 fcb5 	bl	8006ee0 <_Bfree>
 8006576:	4629      	mov	r1, r5
 8006578:	4648      	mov	r0, r9
 800657a:	f000 fcb1 	bl	8006ee0 <_Bfree>
 800657e:	e0b0      	b.n	80066e2 <_dtoa_r+0x622>
 8006580:	07e2      	lsls	r2, r4, #31
 8006582:	d505      	bpl.n	8006590 <_dtoa_r+0x4d0>
 8006584:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006588:	f7fa f83e 	bl	8000608 <__aeabi_dmul>
 800658c:	3601      	adds	r6, #1
 800658e:	2301      	movs	r3, #1
 8006590:	1064      	asrs	r4, r4, #1
 8006592:	3508      	adds	r5, #8
 8006594:	e762      	b.n	800645c <_dtoa_r+0x39c>
 8006596:	2602      	movs	r6, #2
 8006598:	e765      	b.n	8006466 <_dtoa_r+0x3a6>
 800659a:	9c03      	ldr	r4, [sp, #12]
 800659c:	46b8      	mov	r8, r7
 800659e:	e784      	b.n	80064aa <_dtoa_r+0x3ea>
 80065a0:	4b27      	ldr	r3, [pc, #156]	@ (8006640 <_dtoa_r+0x580>)
 80065a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80065a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80065a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065ac:	4454      	add	r4, sl
 80065ae:	2900      	cmp	r1, #0
 80065b0:	d054      	beq.n	800665c <_dtoa_r+0x59c>
 80065b2:	4929      	ldr	r1, [pc, #164]	@ (8006658 <_dtoa_r+0x598>)
 80065b4:	2000      	movs	r0, #0
 80065b6:	f7fa f951 	bl	800085c <__aeabi_ddiv>
 80065ba:	4633      	mov	r3, r6
 80065bc:	462a      	mov	r2, r5
 80065be:	f7f9 fe6b 	bl	8000298 <__aeabi_dsub>
 80065c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065c6:	4656      	mov	r6, sl
 80065c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065cc:	f7fa facc 	bl	8000b68 <__aeabi_d2iz>
 80065d0:	4605      	mov	r5, r0
 80065d2:	f7f9 ffaf 	bl	8000534 <__aeabi_i2d>
 80065d6:	4602      	mov	r2, r0
 80065d8:	460b      	mov	r3, r1
 80065da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065de:	f7f9 fe5b 	bl	8000298 <__aeabi_dsub>
 80065e2:	3530      	adds	r5, #48	@ 0x30
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065ec:	f806 5b01 	strb.w	r5, [r6], #1
 80065f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065f4:	f7fa fa7a 	bl	8000aec <__aeabi_dcmplt>
 80065f8:	2800      	cmp	r0, #0
 80065fa:	d172      	bne.n	80066e2 <_dtoa_r+0x622>
 80065fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006600:	4911      	ldr	r1, [pc, #68]	@ (8006648 <_dtoa_r+0x588>)
 8006602:	2000      	movs	r0, #0
 8006604:	f7f9 fe48 	bl	8000298 <__aeabi_dsub>
 8006608:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800660c:	f7fa fa6e 	bl	8000aec <__aeabi_dcmplt>
 8006610:	2800      	cmp	r0, #0
 8006612:	f040 80b4 	bne.w	800677e <_dtoa_r+0x6be>
 8006616:	42a6      	cmp	r6, r4
 8006618:	f43f af70 	beq.w	80064fc <_dtoa_r+0x43c>
 800661c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006620:	4b0a      	ldr	r3, [pc, #40]	@ (800664c <_dtoa_r+0x58c>)
 8006622:	2200      	movs	r2, #0
 8006624:	f7f9 fff0 	bl	8000608 <__aeabi_dmul>
 8006628:	4b08      	ldr	r3, [pc, #32]	@ (800664c <_dtoa_r+0x58c>)
 800662a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800662e:	2200      	movs	r2, #0
 8006630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006634:	f7f9 ffe8 	bl	8000608 <__aeabi_dmul>
 8006638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800663c:	e7c4      	b.n	80065c8 <_dtoa_r+0x508>
 800663e:	bf00      	nop
 8006640:	08007ec0 	.word	0x08007ec0
 8006644:	08007e98 	.word	0x08007e98
 8006648:	3ff00000 	.word	0x3ff00000
 800664c:	40240000 	.word	0x40240000
 8006650:	401c0000 	.word	0x401c0000
 8006654:	40140000 	.word	0x40140000
 8006658:	3fe00000 	.word	0x3fe00000
 800665c:	4631      	mov	r1, r6
 800665e:	4628      	mov	r0, r5
 8006660:	f7f9 ffd2 	bl	8000608 <__aeabi_dmul>
 8006664:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006668:	9413      	str	r4, [sp, #76]	@ 0x4c
 800666a:	4656      	mov	r6, sl
 800666c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006670:	f7fa fa7a 	bl	8000b68 <__aeabi_d2iz>
 8006674:	4605      	mov	r5, r0
 8006676:	f7f9 ff5d 	bl	8000534 <__aeabi_i2d>
 800667a:	4602      	mov	r2, r0
 800667c:	460b      	mov	r3, r1
 800667e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006682:	f7f9 fe09 	bl	8000298 <__aeabi_dsub>
 8006686:	3530      	adds	r5, #48	@ 0x30
 8006688:	f806 5b01 	strb.w	r5, [r6], #1
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	42a6      	cmp	r6, r4
 8006692:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006696:	f04f 0200 	mov.w	r2, #0
 800669a:	d124      	bne.n	80066e6 <_dtoa_r+0x626>
 800669c:	4baf      	ldr	r3, [pc, #700]	@ (800695c <_dtoa_r+0x89c>)
 800669e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80066a2:	f7f9 fdfb 	bl	800029c <__adddf3>
 80066a6:	4602      	mov	r2, r0
 80066a8:	460b      	mov	r3, r1
 80066aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ae:	f7fa fa3b 	bl	8000b28 <__aeabi_dcmpgt>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	d163      	bne.n	800677e <_dtoa_r+0x6be>
 80066b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80066ba:	49a8      	ldr	r1, [pc, #672]	@ (800695c <_dtoa_r+0x89c>)
 80066bc:	2000      	movs	r0, #0
 80066be:	f7f9 fdeb 	bl	8000298 <__aeabi_dsub>
 80066c2:	4602      	mov	r2, r0
 80066c4:	460b      	mov	r3, r1
 80066c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ca:	f7fa fa0f 	bl	8000aec <__aeabi_dcmplt>
 80066ce:	2800      	cmp	r0, #0
 80066d0:	f43f af14 	beq.w	80064fc <_dtoa_r+0x43c>
 80066d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80066d6:	1e73      	subs	r3, r6, #1
 80066d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80066da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80066de:	2b30      	cmp	r3, #48	@ 0x30
 80066e0:	d0f8      	beq.n	80066d4 <_dtoa_r+0x614>
 80066e2:	4647      	mov	r7, r8
 80066e4:	e03b      	b.n	800675e <_dtoa_r+0x69e>
 80066e6:	4b9e      	ldr	r3, [pc, #632]	@ (8006960 <_dtoa_r+0x8a0>)
 80066e8:	f7f9 ff8e 	bl	8000608 <__aeabi_dmul>
 80066ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066f0:	e7bc      	b.n	800666c <_dtoa_r+0x5ac>
 80066f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80066f6:	4656      	mov	r6, sl
 80066f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066fc:	4620      	mov	r0, r4
 80066fe:	4629      	mov	r1, r5
 8006700:	f7fa f8ac 	bl	800085c <__aeabi_ddiv>
 8006704:	f7fa fa30 	bl	8000b68 <__aeabi_d2iz>
 8006708:	4680      	mov	r8, r0
 800670a:	f7f9 ff13 	bl	8000534 <__aeabi_i2d>
 800670e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006712:	f7f9 ff79 	bl	8000608 <__aeabi_dmul>
 8006716:	4602      	mov	r2, r0
 8006718:	460b      	mov	r3, r1
 800671a:	4620      	mov	r0, r4
 800671c:	4629      	mov	r1, r5
 800671e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006722:	f7f9 fdb9 	bl	8000298 <__aeabi_dsub>
 8006726:	f806 4b01 	strb.w	r4, [r6], #1
 800672a:	9d03      	ldr	r5, [sp, #12]
 800672c:	eba6 040a 	sub.w	r4, r6, sl
 8006730:	42a5      	cmp	r5, r4
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	d133      	bne.n	80067a0 <_dtoa_r+0x6e0>
 8006738:	f7f9 fdb0 	bl	800029c <__adddf3>
 800673c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006740:	4604      	mov	r4, r0
 8006742:	460d      	mov	r5, r1
 8006744:	f7fa f9f0 	bl	8000b28 <__aeabi_dcmpgt>
 8006748:	b9c0      	cbnz	r0, 800677c <_dtoa_r+0x6bc>
 800674a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800674e:	4620      	mov	r0, r4
 8006750:	4629      	mov	r1, r5
 8006752:	f7fa f9c1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006756:	b110      	cbz	r0, 800675e <_dtoa_r+0x69e>
 8006758:	f018 0f01 	tst.w	r8, #1
 800675c:	d10e      	bne.n	800677c <_dtoa_r+0x6bc>
 800675e:	9902      	ldr	r1, [sp, #8]
 8006760:	4648      	mov	r0, r9
 8006762:	f000 fbbd 	bl	8006ee0 <_Bfree>
 8006766:	2300      	movs	r3, #0
 8006768:	7033      	strb	r3, [r6, #0]
 800676a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800676c:	3701      	adds	r7, #1
 800676e:	601f      	str	r7, [r3, #0]
 8006770:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006772:	2b00      	cmp	r3, #0
 8006774:	f000 824b 	beq.w	8006c0e <_dtoa_r+0xb4e>
 8006778:	601e      	str	r6, [r3, #0]
 800677a:	e248      	b.n	8006c0e <_dtoa_r+0xb4e>
 800677c:	46b8      	mov	r8, r7
 800677e:	4633      	mov	r3, r6
 8006780:	461e      	mov	r6, r3
 8006782:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006786:	2a39      	cmp	r2, #57	@ 0x39
 8006788:	d106      	bne.n	8006798 <_dtoa_r+0x6d8>
 800678a:	459a      	cmp	sl, r3
 800678c:	d1f8      	bne.n	8006780 <_dtoa_r+0x6c0>
 800678e:	2230      	movs	r2, #48	@ 0x30
 8006790:	f108 0801 	add.w	r8, r8, #1
 8006794:	f88a 2000 	strb.w	r2, [sl]
 8006798:	781a      	ldrb	r2, [r3, #0]
 800679a:	3201      	adds	r2, #1
 800679c:	701a      	strb	r2, [r3, #0]
 800679e:	e7a0      	b.n	80066e2 <_dtoa_r+0x622>
 80067a0:	4b6f      	ldr	r3, [pc, #444]	@ (8006960 <_dtoa_r+0x8a0>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	f7f9 ff30 	bl	8000608 <__aeabi_dmul>
 80067a8:	2200      	movs	r2, #0
 80067aa:	2300      	movs	r3, #0
 80067ac:	4604      	mov	r4, r0
 80067ae:	460d      	mov	r5, r1
 80067b0:	f7fa f992 	bl	8000ad8 <__aeabi_dcmpeq>
 80067b4:	2800      	cmp	r0, #0
 80067b6:	d09f      	beq.n	80066f8 <_dtoa_r+0x638>
 80067b8:	e7d1      	b.n	800675e <_dtoa_r+0x69e>
 80067ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067bc:	2a00      	cmp	r2, #0
 80067be:	f000 80ea 	beq.w	8006996 <_dtoa_r+0x8d6>
 80067c2:	9a07      	ldr	r2, [sp, #28]
 80067c4:	2a01      	cmp	r2, #1
 80067c6:	f300 80cd 	bgt.w	8006964 <_dtoa_r+0x8a4>
 80067ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80067cc:	2a00      	cmp	r2, #0
 80067ce:	f000 80c1 	beq.w	8006954 <_dtoa_r+0x894>
 80067d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80067d6:	9c08      	ldr	r4, [sp, #32]
 80067d8:	9e00      	ldr	r6, [sp, #0]
 80067da:	9a00      	ldr	r2, [sp, #0]
 80067dc:	441a      	add	r2, r3
 80067de:	9200      	str	r2, [sp, #0]
 80067e0:	9a06      	ldr	r2, [sp, #24]
 80067e2:	2101      	movs	r1, #1
 80067e4:	441a      	add	r2, r3
 80067e6:	4648      	mov	r0, r9
 80067e8:	9206      	str	r2, [sp, #24]
 80067ea:	f000 fc2d 	bl	8007048 <__i2b>
 80067ee:	4605      	mov	r5, r0
 80067f0:	b166      	cbz	r6, 800680c <_dtoa_r+0x74c>
 80067f2:	9b06      	ldr	r3, [sp, #24]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	dd09      	ble.n	800680c <_dtoa_r+0x74c>
 80067f8:	42b3      	cmp	r3, r6
 80067fa:	9a00      	ldr	r2, [sp, #0]
 80067fc:	bfa8      	it	ge
 80067fe:	4633      	movge	r3, r6
 8006800:	1ad2      	subs	r2, r2, r3
 8006802:	9200      	str	r2, [sp, #0]
 8006804:	9a06      	ldr	r2, [sp, #24]
 8006806:	1af6      	subs	r6, r6, r3
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	9306      	str	r3, [sp, #24]
 800680c:	9b08      	ldr	r3, [sp, #32]
 800680e:	b30b      	cbz	r3, 8006854 <_dtoa_r+0x794>
 8006810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 80c6 	beq.w	80069a4 <_dtoa_r+0x8e4>
 8006818:	2c00      	cmp	r4, #0
 800681a:	f000 80c0 	beq.w	800699e <_dtoa_r+0x8de>
 800681e:	4629      	mov	r1, r5
 8006820:	4622      	mov	r2, r4
 8006822:	4648      	mov	r0, r9
 8006824:	f000 fcc8 	bl	80071b8 <__pow5mult>
 8006828:	9a02      	ldr	r2, [sp, #8]
 800682a:	4601      	mov	r1, r0
 800682c:	4605      	mov	r5, r0
 800682e:	4648      	mov	r0, r9
 8006830:	f000 fc20 	bl	8007074 <__multiply>
 8006834:	9902      	ldr	r1, [sp, #8]
 8006836:	4680      	mov	r8, r0
 8006838:	4648      	mov	r0, r9
 800683a:	f000 fb51 	bl	8006ee0 <_Bfree>
 800683e:	9b08      	ldr	r3, [sp, #32]
 8006840:	1b1b      	subs	r3, r3, r4
 8006842:	9308      	str	r3, [sp, #32]
 8006844:	f000 80b1 	beq.w	80069aa <_dtoa_r+0x8ea>
 8006848:	9a08      	ldr	r2, [sp, #32]
 800684a:	4641      	mov	r1, r8
 800684c:	4648      	mov	r0, r9
 800684e:	f000 fcb3 	bl	80071b8 <__pow5mult>
 8006852:	9002      	str	r0, [sp, #8]
 8006854:	2101      	movs	r1, #1
 8006856:	4648      	mov	r0, r9
 8006858:	f000 fbf6 	bl	8007048 <__i2b>
 800685c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800685e:	4604      	mov	r4, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	f000 81d8 	beq.w	8006c16 <_dtoa_r+0xb56>
 8006866:	461a      	mov	r2, r3
 8006868:	4601      	mov	r1, r0
 800686a:	4648      	mov	r0, r9
 800686c:	f000 fca4 	bl	80071b8 <__pow5mult>
 8006870:	9b07      	ldr	r3, [sp, #28]
 8006872:	2b01      	cmp	r3, #1
 8006874:	4604      	mov	r4, r0
 8006876:	f300 809f 	bgt.w	80069b8 <_dtoa_r+0x8f8>
 800687a:	9b04      	ldr	r3, [sp, #16]
 800687c:	2b00      	cmp	r3, #0
 800687e:	f040 8097 	bne.w	80069b0 <_dtoa_r+0x8f0>
 8006882:	9b05      	ldr	r3, [sp, #20]
 8006884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006888:	2b00      	cmp	r3, #0
 800688a:	f040 8093 	bne.w	80069b4 <_dtoa_r+0x8f4>
 800688e:	9b05      	ldr	r3, [sp, #20]
 8006890:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006894:	0d1b      	lsrs	r3, r3, #20
 8006896:	051b      	lsls	r3, r3, #20
 8006898:	b133      	cbz	r3, 80068a8 <_dtoa_r+0x7e8>
 800689a:	9b00      	ldr	r3, [sp, #0]
 800689c:	3301      	adds	r3, #1
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	9b06      	ldr	r3, [sp, #24]
 80068a2:	3301      	adds	r3, #1
 80068a4:	9306      	str	r3, [sp, #24]
 80068a6:	2301      	movs	r3, #1
 80068a8:	9308      	str	r3, [sp, #32]
 80068aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 81b8 	beq.w	8006c22 <_dtoa_r+0xb62>
 80068b2:	6923      	ldr	r3, [r4, #16]
 80068b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80068b8:	6918      	ldr	r0, [r3, #16]
 80068ba:	f000 fb79 	bl	8006fb0 <__hi0bits>
 80068be:	f1c0 0020 	rsb	r0, r0, #32
 80068c2:	9b06      	ldr	r3, [sp, #24]
 80068c4:	4418      	add	r0, r3
 80068c6:	f010 001f 	ands.w	r0, r0, #31
 80068ca:	f000 8082 	beq.w	80069d2 <_dtoa_r+0x912>
 80068ce:	f1c0 0320 	rsb	r3, r0, #32
 80068d2:	2b04      	cmp	r3, #4
 80068d4:	dd73      	ble.n	80069be <_dtoa_r+0x8fe>
 80068d6:	9b00      	ldr	r3, [sp, #0]
 80068d8:	f1c0 001c 	rsb	r0, r0, #28
 80068dc:	4403      	add	r3, r0
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	9b06      	ldr	r3, [sp, #24]
 80068e2:	4403      	add	r3, r0
 80068e4:	4406      	add	r6, r0
 80068e6:	9306      	str	r3, [sp, #24]
 80068e8:	9b00      	ldr	r3, [sp, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	dd05      	ble.n	80068fa <_dtoa_r+0x83a>
 80068ee:	9902      	ldr	r1, [sp, #8]
 80068f0:	461a      	mov	r2, r3
 80068f2:	4648      	mov	r0, r9
 80068f4:	f000 fcba 	bl	800726c <__lshift>
 80068f8:	9002      	str	r0, [sp, #8]
 80068fa:	9b06      	ldr	r3, [sp, #24]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	dd05      	ble.n	800690c <_dtoa_r+0x84c>
 8006900:	4621      	mov	r1, r4
 8006902:	461a      	mov	r2, r3
 8006904:	4648      	mov	r0, r9
 8006906:	f000 fcb1 	bl	800726c <__lshift>
 800690a:	4604      	mov	r4, r0
 800690c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800690e:	2b00      	cmp	r3, #0
 8006910:	d061      	beq.n	80069d6 <_dtoa_r+0x916>
 8006912:	9802      	ldr	r0, [sp, #8]
 8006914:	4621      	mov	r1, r4
 8006916:	f000 fd15 	bl	8007344 <__mcmp>
 800691a:	2800      	cmp	r0, #0
 800691c:	da5b      	bge.n	80069d6 <_dtoa_r+0x916>
 800691e:	2300      	movs	r3, #0
 8006920:	9902      	ldr	r1, [sp, #8]
 8006922:	220a      	movs	r2, #10
 8006924:	4648      	mov	r0, r9
 8006926:	f000 fafd 	bl	8006f24 <__multadd>
 800692a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800692c:	9002      	str	r0, [sp, #8]
 800692e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 8177 	beq.w	8006c26 <_dtoa_r+0xb66>
 8006938:	4629      	mov	r1, r5
 800693a:	2300      	movs	r3, #0
 800693c:	220a      	movs	r2, #10
 800693e:	4648      	mov	r0, r9
 8006940:	f000 faf0 	bl	8006f24 <__multadd>
 8006944:	f1bb 0f00 	cmp.w	fp, #0
 8006948:	4605      	mov	r5, r0
 800694a:	dc6f      	bgt.n	8006a2c <_dtoa_r+0x96c>
 800694c:	9b07      	ldr	r3, [sp, #28]
 800694e:	2b02      	cmp	r3, #2
 8006950:	dc49      	bgt.n	80069e6 <_dtoa_r+0x926>
 8006952:	e06b      	b.n	8006a2c <_dtoa_r+0x96c>
 8006954:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006956:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800695a:	e73c      	b.n	80067d6 <_dtoa_r+0x716>
 800695c:	3fe00000 	.word	0x3fe00000
 8006960:	40240000 	.word	0x40240000
 8006964:	9b03      	ldr	r3, [sp, #12]
 8006966:	1e5c      	subs	r4, r3, #1
 8006968:	9b08      	ldr	r3, [sp, #32]
 800696a:	42a3      	cmp	r3, r4
 800696c:	db09      	blt.n	8006982 <_dtoa_r+0x8c2>
 800696e:	1b1c      	subs	r4, r3, r4
 8006970:	9b03      	ldr	r3, [sp, #12]
 8006972:	2b00      	cmp	r3, #0
 8006974:	f6bf af30 	bge.w	80067d8 <_dtoa_r+0x718>
 8006978:	9b00      	ldr	r3, [sp, #0]
 800697a:	9a03      	ldr	r2, [sp, #12]
 800697c:	1a9e      	subs	r6, r3, r2
 800697e:	2300      	movs	r3, #0
 8006980:	e72b      	b.n	80067da <_dtoa_r+0x71a>
 8006982:	9b08      	ldr	r3, [sp, #32]
 8006984:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006986:	9408      	str	r4, [sp, #32]
 8006988:	1ae3      	subs	r3, r4, r3
 800698a:	441a      	add	r2, r3
 800698c:	9e00      	ldr	r6, [sp, #0]
 800698e:	9b03      	ldr	r3, [sp, #12]
 8006990:	920d      	str	r2, [sp, #52]	@ 0x34
 8006992:	2400      	movs	r4, #0
 8006994:	e721      	b.n	80067da <_dtoa_r+0x71a>
 8006996:	9c08      	ldr	r4, [sp, #32]
 8006998:	9e00      	ldr	r6, [sp, #0]
 800699a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800699c:	e728      	b.n	80067f0 <_dtoa_r+0x730>
 800699e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80069a2:	e751      	b.n	8006848 <_dtoa_r+0x788>
 80069a4:	9a08      	ldr	r2, [sp, #32]
 80069a6:	9902      	ldr	r1, [sp, #8]
 80069a8:	e750      	b.n	800684c <_dtoa_r+0x78c>
 80069aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80069ae:	e751      	b.n	8006854 <_dtoa_r+0x794>
 80069b0:	2300      	movs	r3, #0
 80069b2:	e779      	b.n	80068a8 <_dtoa_r+0x7e8>
 80069b4:	9b04      	ldr	r3, [sp, #16]
 80069b6:	e777      	b.n	80068a8 <_dtoa_r+0x7e8>
 80069b8:	2300      	movs	r3, #0
 80069ba:	9308      	str	r3, [sp, #32]
 80069bc:	e779      	b.n	80068b2 <_dtoa_r+0x7f2>
 80069be:	d093      	beq.n	80068e8 <_dtoa_r+0x828>
 80069c0:	9a00      	ldr	r2, [sp, #0]
 80069c2:	331c      	adds	r3, #28
 80069c4:	441a      	add	r2, r3
 80069c6:	9200      	str	r2, [sp, #0]
 80069c8:	9a06      	ldr	r2, [sp, #24]
 80069ca:	441a      	add	r2, r3
 80069cc:	441e      	add	r6, r3
 80069ce:	9206      	str	r2, [sp, #24]
 80069d0:	e78a      	b.n	80068e8 <_dtoa_r+0x828>
 80069d2:	4603      	mov	r3, r0
 80069d4:	e7f4      	b.n	80069c0 <_dtoa_r+0x900>
 80069d6:	9b03      	ldr	r3, [sp, #12]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	46b8      	mov	r8, r7
 80069dc:	dc20      	bgt.n	8006a20 <_dtoa_r+0x960>
 80069de:	469b      	mov	fp, r3
 80069e0:	9b07      	ldr	r3, [sp, #28]
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	dd1e      	ble.n	8006a24 <_dtoa_r+0x964>
 80069e6:	f1bb 0f00 	cmp.w	fp, #0
 80069ea:	f47f adb1 	bne.w	8006550 <_dtoa_r+0x490>
 80069ee:	4621      	mov	r1, r4
 80069f0:	465b      	mov	r3, fp
 80069f2:	2205      	movs	r2, #5
 80069f4:	4648      	mov	r0, r9
 80069f6:	f000 fa95 	bl	8006f24 <__multadd>
 80069fa:	4601      	mov	r1, r0
 80069fc:	4604      	mov	r4, r0
 80069fe:	9802      	ldr	r0, [sp, #8]
 8006a00:	f000 fca0 	bl	8007344 <__mcmp>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	f77f ada3 	ble.w	8006550 <_dtoa_r+0x490>
 8006a0a:	4656      	mov	r6, sl
 8006a0c:	2331      	movs	r3, #49	@ 0x31
 8006a0e:	f806 3b01 	strb.w	r3, [r6], #1
 8006a12:	f108 0801 	add.w	r8, r8, #1
 8006a16:	e59f      	b.n	8006558 <_dtoa_r+0x498>
 8006a18:	9c03      	ldr	r4, [sp, #12]
 8006a1a:	46b8      	mov	r8, r7
 8006a1c:	4625      	mov	r5, r4
 8006a1e:	e7f4      	b.n	8006a0a <_dtoa_r+0x94a>
 8006a20:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f000 8101 	beq.w	8006c2e <_dtoa_r+0xb6e>
 8006a2c:	2e00      	cmp	r6, #0
 8006a2e:	dd05      	ble.n	8006a3c <_dtoa_r+0x97c>
 8006a30:	4629      	mov	r1, r5
 8006a32:	4632      	mov	r2, r6
 8006a34:	4648      	mov	r0, r9
 8006a36:	f000 fc19 	bl	800726c <__lshift>
 8006a3a:	4605      	mov	r5, r0
 8006a3c:	9b08      	ldr	r3, [sp, #32]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d05c      	beq.n	8006afc <_dtoa_r+0xa3c>
 8006a42:	6869      	ldr	r1, [r5, #4]
 8006a44:	4648      	mov	r0, r9
 8006a46:	f000 fa0b 	bl	8006e60 <_Balloc>
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	b928      	cbnz	r0, 8006a5a <_dtoa_r+0x99a>
 8006a4e:	4b82      	ldr	r3, [pc, #520]	@ (8006c58 <_dtoa_r+0xb98>)
 8006a50:	4602      	mov	r2, r0
 8006a52:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a56:	f7ff bb4a 	b.w	80060ee <_dtoa_r+0x2e>
 8006a5a:	692a      	ldr	r2, [r5, #16]
 8006a5c:	3202      	adds	r2, #2
 8006a5e:	0092      	lsls	r2, r2, #2
 8006a60:	f105 010c 	add.w	r1, r5, #12
 8006a64:	300c      	adds	r0, #12
 8006a66:	f7ff fa94 	bl	8005f92 <memcpy>
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	4648      	mov	r0, r9
 8006a70:	f000 fbfc 	bl	800726c <__lshift>
 8006a74:	f10a 0301 	add.w	r3, sl, #1
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	eb0a 030b 	add.w	r3, sl, fp
 8006a7e:	9308      	str	r3, [sp, #32]
 8006a80:	9b04      	ldr	r3, [sp, #16]
 8006a82:	f003 0301 	and.w	r3, r3, #1
 8006a86:	462f      	mov	r7, r5
 8006a88:	9306      	str	r3, [sp, #24]
 8006a8a:	4605      	mov	r5, r0
 8006a8c:	9b00      	ldr	r3, [sp, #0]
 8006a8e:	9802      	ldr	r0, [sp, #8]
 8006a90:	4621      	mov	r1, r4
 8006a92:	f103 3bff 	add.w	fp, r3, #4294967295
 8006a96:	f7ff fa8a 	bl	8005fae <quorem>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	3330      	adds	r3, #48	@ 0x30
 8006a9e:	9003      	str	r0, [sp, #12]
 8006aa0:	4639      	mov	r1, r7
 8006aa2:	9802      	ldr	r0, [sp, #8]
 8006aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aa6:	f000 fc4d 	bl	8007344 <__mcmp>
 8006aaa:	462a      	mov	r2, r5
 8006aac:	9004      	str	r0, [sp, #16]
 8006aae:	4621      	mov	r1, r4
 8006ab0:	4648      	mov	r0, r9
 8006ab2:	f000 fc63 	bl	800737c <__mdiff>
 8006ab6:	68c2      	ldr	r2, [r0, #12]
 8006ab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aba:	4606      	mov	r6, r0
 8006abc:	bb02      	cbnz	r2, 8006b00 <_dtoa_r+0xa40>
 8006abe:	4601      	mov	r1, r0
 8006ac0:	9802      	ldr	r0, [sp, #8]
 8006ac2:	f000 fc3f 	bl	8007344 <__mcmp>
 8006ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ac8:	4602      	mov	r2, r0
 8006aca:	4631      	mov	r1, r6
 8006acc:	4648      	mov	r0, r9
 8006ace:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ad0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ad2:	f000 fa05 	bl	8006ee0 <_Bfree>
 8006ad6:	9b07      	ldr	r3, [sp, #28]
 8006ad8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006ada:	9e00      	ldr	r6, [sp, #0]
 8006adc:	ea42 0103 	orr.w	r1, r2, r3
 8006ae0:	9b06      	ldr	r3, [sp, #24]
 8006ae2:	4319      	orrs	r1, r3
 8006ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae6:	d10d      	bne.n	8006b04 <_dtoa_r+0xa44>
 8006ae8:	2b39      	cmp	r3, #57	@ 0x39
 8006aea:	d027      	beq.n	8006b3c <_dtoa_r+0xa7c>
 8006aec:	9a04      	ldr	r2, [sp, #16]
 8006aee:	2a00      	cmp	r2, #0
 8006af0:	dd01      	ble.n	8006af6 <_dtoa_r+0xa36>
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	3331      	adds	r3, #49	@ 0x31
 8006af6:	f88b 3000 	strb.w	r3, [fp]
 8006afa:	e52e      	b.n	800655a <_dtoa_r+0x49a>
 8006afc:	4628      	mov	r0, r5
 8006afe:	e7b9      	b.n	8006a74 <_dtoa_r+0x9b4>
 8006b00:	2201      	movs	r2, #1
 8006b02:	e7e2      	b.n	8006aca <_dtoa_r+0xa0a>
 8006b04:	9904      	ldr	r1, [sp, #16]
 8006b06:	2900      	cmp	r1, #0
 8006b08:	db04      	blt.n	8006b14 <_dtoa_r+0xa54>
 8006b0a:	9807      	ldr	r0, [sp, #28]
 8006b0c:	4301      	orrs	r1, r0
 8006b0e:	9806      	ldr	r0, [sp, #24]
 8006b10:	4301      	orrs	r1, r0
 8006b12:	d120      	bne.n	8006b56 <_dtoa_r+0xa96>
 8006b14:	2a00      	cmp	r2, #0
 8006b16:	ddee      	ble.n	8006af6 <_dtoa_r+0xa36>
 8006b18:	9902      	ldr	r1, [sp, #8]
 8006b1a:	9300      	str	r3, [sp, #0]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	4648      	mov	r0, r9
 8006b20:	f000 fba4 	bl	800726c <__lshift>
 8006b24:	4621      	mov	r1, r4
 8006b26:	9002      	str	r0, [sp, #8]
 8006b28:	f000 fc0c 	bl	8007344 <__mcmp>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	9b00      	ldr	r3, [sp, #0]
 8006b30:	dc02      	bgt.n	8006b38 <_dtoa_r+0xa78>
 8006b32:	d1e0      	bne.n	8006af6 <_dtoa_r+0xa36>
 8006b34:	07da      	lsls	r2, r3, #31
 8006b36:	d5de      	bpl.n	8006af6 <_dtoa_r+0xa36>
 8006b38:	2b39      	cmp	r3, #57	@ 0x39
 8006b3a:	d1da      	bne.n	8006af2 <_dtoa_r+0xa32>
 8006b3c:	2339      	movs	r3, #57	@ 0x39
 8006b3e:	f88b 3000 	strb.w	r3, [fp]
 8006b42:	4633      	mov	r3, r6
 8006b44:	461e      	mov	r6, r3
 8006b46:	3b01      	subs	r3, #1
 8006b48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b4c:	2a39      	cmp	r2, #57	@ 0x39
 8006b4e:	d04e      	beq.n	8006bee <_dtoa_r+0xb2e>
 8006b50:	3201      	adds	r2, #1
 8006b52:	701a      	strb	r2, [r3, #0]
 8006b54:	e501      	b.n	800655a <_dtoa_r+0x49a>
 8006b56:	2a00      	cmp	r2, #0
 8006b58:	dd03      	ble.n	8006b62 <_dtoa_r+0xaa2>
 8006b5a:	2b39      	cmp	r3, #57	@ 0x39
 8006b5c:	d0ee      	beq.n	8006b3c <_dtoa_r+0xa7c>
 8006b5e:	3301      	adds	r3, #1
 8006b60:	e7c9      	b.n	8006af6 <_dtoa_r+0xa36>
 8006b62:	9a00      	ldr	r2, [sp, #0]
 8006b64:	9908      	ldr	r1, [sp, #32]
 8006b66:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b6a:	428a      	cmp	r2, r1
 8006b6c:	d028      	beq.n	8006bc0 <_dtoa_r+0xb00>
 8006b6e:	9902      	ldr	r1, [sp, #8]
 8006b70:	2300      	movs	r3, #0
 8006b72:	220a      	movs	r2, #10
 8006b74:	4648      	mov	r0, r9
 8006b76:	f000 f9d5 	bl	8006f24 <__multadd>
 8006b7a:	42af      	cmp	r7, r5
 8006b7c:	9002      	str	r0, [sp, #8]
 8006b7e:	f04f 0300 	mov.w	r3, #0
 8006b82:	f04f 020a 	mov.w	r2, #10
 8006b86:	4639      	mov	r1, r7
 8006b88:	4648      	mov	r0, r9
 8006b8a:	d107      	bne.n	8006b9c <_dtoa_r+0xadc>
 8006b8c:	f000 f9ca 	bl	8006f24 <__multadd>
 8006b90:	4607      	mov	r7, r0
 8006b92:	4605      	mov	r5, r0
 8006b94:	9b00      	ldr	r3, [sp, #0]
 8006b96:	3301      	adds	r3, #1
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	e777      	b.n	8006a8c <_dtoa_r+0x9cc>
 8006b9c:	f000 f9c2 	bl	8006f24 <__multadd>
 8006ba0:	4629      	mov	r1, r5
 8006ba2:	4607      	mov	r7, r0
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	220a      	movs	r2, #10
 8006ba8:	4648      	mov	r0, r9
 8006baa:	f000 f9bb 	bl	8006f24 <__multadd>
 8006bae:	4605      	mov	r5, r0
 8006bb0:	e7f0      	b.n	8006b94 <_dtoa_r+0xad4>
 8006bb2:	f1bb 0f00 	cmp.w	fp, #0
 8006bb6:	bfcc      	ite	gt
 8006bb8:	465e      	movgt	r6, fp
 8006bba:	2601      	movle	r6, #1
 8006bbc:	4456      	add	r6, sl
 8006bbe:	2700      	movs	r7, #0
 8006bc0:	9902      	ldr	r1, [sp, #8]
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	4648      	mov	r0, r9
 8006bc8:	f000 fb50 	bl	800726c <__lshift>
 8006bcc:	4621      	mov	r1, r4
 8006bce:	9002      	str	r0, [sp, #8]
 8006bd0:	f000 fbb8 	bl	8007344 <__mcmp>
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	dcb4      	bgt.n	8006b42 <_dtoa_r+0xa82>
 8006bd8:	d102      	bne.n	8006be0 <_dtoa_r+0xb20>
 8006bda:	9b00      	ldr	r3, [sp, #0]
 8006bdc:	07db      	lsls	r3, r3, #31
 8006bde:	d4b0      	bmi.n	8006b42 <_dtoa_r+0xa82>
 8006be0:	4633      	mov	r3, r6
 8006be2:	461e      	mov	r6, r3
 8006be4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006be8:	2a30      	cmp	r2, #48	@ 0x30
 8006bea:	d0fa      	beq.n	8006be2 <_dtoa_r+0xb22>
 8006bec:	e4b5      	b.n	800655a <_dtoa_r+0x49a>
 8006bee:	459a      	cmp	sl, r3
 8006bf0:	d1a8      	bne.n	8006b44 <_dtoa_r+0xa84>
 8006bf2:	2331      	movs	r3, #49	@ 0x31
 8006bf4:	f108 0801 	add.w	r8, r8, #1
 8006bf8:	f88a 3000 	strb.w	r3, [sl]
 8006bfc:	e4ad      	b.n	800655a <_dtoa_r+0x49a>
 8006bfe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c00:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006c5c <_dtoa_r+0xb9c>
 8006c04:	b11b      	cbz	r3, 8006c0e <_dtoa_r+0xb4e>
 8006c06:	f10a 0308 	add.w	r3, sl, #8
 8006c0a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006c0c:	6013      	str	r3, [r2, #0]
 8006c0e:	4650      	mov	r0, sl
 8006c10:	b017      	add	sp, #92	@ 0x5c
 8006c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c16:	9b07      	ldr	r3, [sp, #28]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	f77f ae2e 	ble.w	800687a <_dtoa_r+0x7ba>
 8006c1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c20:	9308      	str	r3, [sp, #32]
 8006c22:	2001      	movs	r0, #1
 8006c24:	e64d      	b.n	80068c2 <_dtoa_r+0x802>
 8006c26:	f1bb 0f00 	cmp.w	fp, #0
 8006c2a:	f77f aed9 	ble.w	80069e0 <_dtoa_r+0x920>
 8006c2e:	4656      	mov	r6, sl
 8006c30:	9802      	ldr	r0, [sp, #8]
 8006c32:	4621      	mov	r1, r4
 8006c34:	f7ff f9bb 	bl	8005fae <quorem>
 8006c38:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006c3c:	f806 3b01 	strb.w	r3, [r6], #1
 8006c40:	eba6 020a 	sub.w	r2, r6, sl
 8006c44:	4593      	cmp	fp, r2
 8006c46:	ddb4      	ble.n	8006bb2 <_dtoa_r+0xaf2>
 8006c48:	9902      	ldr	r1, [sp, #8]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	220a      	movs	r2, #10
 8006c4e:	4648      	mov	r0, r9
 8006c50:	f000 f968 	bl	8006f24 <__multadd>
 8006c54:	9002      	str	r0, [sp, #8]
 8006c56:	e7eb      	b.n	8006c30 <_dtoa_r+0xb70>
 8006c58:	08007dc8 	.word	0x08007dc8
 8006c5c:	08007d4c 	.word	0x08007d4c

08006c60 <_free_r>:
 8006c60:	b538      	push	{r3, r4, r5, lr}
 8006c62:	4605      	mov	r5, r0
 8006c64:	2900      	cmp	r1, #0
 8006c66:	d041      	beq.n	8006cec <_free_r+0x8c>
 8006c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c6c:	1f0c      	subs	r4, r1, #4
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	bfb8      	it	lt
 8006c72:	18e4      	addlt	r4, r4, r3
 8006c74:	f000 f8e8 	bl	8006e48 <__malloc_lock>
 8006c78:	4a1d      	ldr	r2, [pc, #116]	@ (8006cf0 <_free_r+0x90>)
 8006c7a:	6813      	ldr	r3, [r2, #0]
 8006c7c:	b933      	cbnz	r3, 8006c8c <_free_r+0x2c>
 8006c7e:	6063      	str	r3, [r4, #4]
 8006c80:	6014      	str	r4, [r2, #0]
 8006c82:	4628      	mov	r0, r5
 8006c84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c88:	f000 b8e4 	b.w	8006e54 <__malloc_unlock>
 8006c8c:	42a3      	cmp	r3, r4
 8006c8e:	d908      	bls.n	8006ca2 <_free_r+0x42>
 8006c90:	6820      	ldr	r0, [r4, #0]
 8006c92:	1821      	adds	r1, r4, r0
 8006c94:	428b      	cmp	r3, r1
 8006c96:	bf01      	itttt	eq
 8006c98:	6819      	ldreq	r1, [r3, #0]
 8006c9a:	685b      	ldreq	r3, [r3, #4]
 8006c9c:	1809      	addeq	r1, r1, r0
 8006c9e:	6021      	streq	r1, [r4, #0]
 8006ca0:	e7ed      	b.n	8006c7e <_free_r+0x1e>
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	b10b      	cbz	r3, 8006cac <_free_r+0x4c>
 8006ca8:	42a3      	cmp	r3, r4
 8006caa:	d9fa      	bls.n	8006ca2 <_free_r+0x42>
 8006cac:	6811      	ldr	r1, [r2, #0]
 8006cae:	1850      	adds	r0, r2, r1
 8006cb0:	42a0      	cmp	r0, r4
 8006cb2:	d10b      	bne.n	8006ccc <_free_r+0x6c>
 8006cb4:	6820      	ldr	r0, [r4, #0]
 8006cb6:	4401      	add	r1, r0
 8006cb8:	1850      	adds	r0, r2, r1
 8006cba:	4283      	cmp	r3, r0
 8006cbc:	6011      	str	r1, [r2, #0]
 8006cbe:	d1e0      	bne.n	8006c82 <_free_r+0x22>
 8006cc0:	6818      	ldr	r0, [r3, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	6053      	str	r3, [r2, #4]
 8006cc6:	4408      	add	r0, r1
 8006cc8:	6010      	str	r0, [r2, #0]
 8006cca:	e7da      	b.n	8006c82 <_free_r+0x22>
 8006ccc:	d902      	bls.n	8006cd4 <_free_r+0x74>
 8006cce:	230c      	movs	r3, #12
 8006cd0:	602b      	str	r3, [r5, #0]
 8006cd2:	e7d6      	b.n	8006c82 <_free_r+0x22>
 8006cd4:	6820      	ldr	r0, [r4, #0]
 8006cd6:	1821      	adds	r1, r4, r0
 8006cd8:	428b      	cmp	r3, r1
 8006cda:	bf04      	itt	eq
 8006cdc:	6819      	ldreq	r1, [r3, #0]
 8006cde:	685b      	ldreq	r3, [r3, #4]
 8006ce0:	6063      	str	r3, [r4, #4]
 8006ce2:	bf04      	itt	eq
 8006ce4:	1809      	addeq	r1, r1, r0
 8006ce6:	6021      	streq	r1, [r4, #0]
 8006ce8:	6054      	str	r4, [r2, #4]
 8006cea:	e7ca      	b.n	8006c82 <_free_r+0x22>
 8006cec:	bd38      	pop	{r3, r4, r5, pc}
 8006cee:	bf00      	nop
 8006cf0:	200004d0 	.word	0x200004d0

08006cf4 <malloc>:
 8006cf4:	4b02      	ldr	r3, [pc, #8]	@ (8006d00 <malloc+0xc>)
 8006cf6:	4601      	mov	r1, r0
 8006cf8:	6818      	ldr	r0, [r3, #0]
 8006cfa:	f000 b825 	b.w	8006d48 <_malloc_r>
 8006cfe:	bf00      	nop
 8006d00:	20000018 	.word	0x20000018

08006d04 <sbrk_aligned>:
 8006d04:	b570      	push	{r4, r5, r6, lr}
 8006d06:	4e0f      	ldr	r6, [pc, #60]	@ (8006d44 <sbrk_aligned+0x40>)
 8006d08:	460c      	mov	r4, r1
 8006d0a:	6831      	ldr	r1, [r6, #0]
 8006d0c:	4605      	mov	r5, r0
 8006d0e:	b911      	cbnz	r1, 8006d16 <sbrk_aligned+0x12>
 8006d10:	f000 fccc 	bl	80076ac <_sbrk_r>
 8006d14:	6030      	str	r0, [r6, #0]
 8006d16:	4621      	mov	r1, r4
 8006d18:	4628      	mov	r0, r5
 8006d1a:	f000 fcc7 	bl	80076ac <_sbrk_r>
 8006d1e:	1c43      	adds	r3, r0, #1
 8006d20:	d103      	bne.n	8006d2a <sbrk_aligned+0x26>
 8006d22:	f04f 34ff 	mov.w	r4, #4294967295
 8006d26:	4620      	mov	r0, r4
 8006d28:	bd70      	pop	{r4, r5, r6, pc}
 8006d2a:	1cc4      	adds	r4, r0, #3
 8006d2c:	f024 0403 	bic.w	r4, r4, #3
 8006d30:	42a0      	cmp	r0, r4
 8006d32:	d0f8      	beq.n	8006d26 <sbrk_aligned+0x22>
 8006d34:	1a21      	subs	r1, r4, r0
 8006d36:	4628      	mov	r0, r5
 8006d38:	f000 fcb8 	bl	80076ac <_sbrk_r>
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	d1f2      	bne.n	8006d26 <sbrk_aligned+0x22>
 8006d40:	e7ef      	b.n	8006d22 <sbrk_aligned+0x1e>
 8006d42:	bf00      	nop
 8006d44:	200004cc 	.word	0x200004cc

08006d48 <_malloc_r>:
 8006d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d4c:	1ccd      	adds	r5, r1, #3
 8006d4e:	f025 0503 	bic.w	r5, r5, #3
 8006d52:	3508      	adds	r5, #8
 8006d54:	2d0c      	cmp	r5, #12
 8006d56:	bf38      	it	cc
 8006d58:	250c      	movcc	r5, #12
 8006d5a:	2d00      	cmp	r5, #0
 8006d5c:	4606      	mov	r6, r0
 8006d5e:	db01      	blt.n	8006d64 <_malloc_r+0x1c>
 8006d60:	42a9      	cmp	r1, r5
 8006d62:	d904      	bls.n	8006d6e <_malloc_r+0x26>
 8006d64:	230c      	movs	r3, #12
 8006d66:	6033      	str	r3, [r6, #0]
 8006d68:	2000      	movs	r0, #0
 8006d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e44 <_malloc_r+0xfc>
 8006d72:	f000 f869 	bl	8006e48 <__malloc_lock>
 8006d76:	f8d8 3000 	ldr.w	r3, [r8]
 8006d7a:	461c      	mov	r4, r3
 8006d7c:	bb44      	cbnz	r4, 8006dd0 <_malloc_r+0x88>
 8006d7e:	4629      	mov	r1, r5
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff ffbf 	bl	8006d04 <sbrk_aligned>
 8006d86:	1c43      	adds	r3, r0, #1
 8006d88:	4604      	mov	r4, r0
 8006d8a:	d158      	bne.n	8006e3e <_malloc_r+0xf6>
 8006d8c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d90:	4627      	mov	r7, r4
 8006d92:	2f00      	cmp	r7, #0
 8006d94:	d143      	bne.n	8006e1e <_malloc_r+0xd6>
 8006d96:	2c00      	cmp	r4, #0
 8006d98:	d04b      	beq.n	8006e32 <_malloc_r+0xea>
 8006d9a:	6823      	ldr	r3, [r4, #0]
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	4630      	mov	r0, r6
 8006da0:	eb04 0903 	add.w	r9, r4, r3
 8006da4:	f000 fc82 	bl	80076ac <_sbrk_r>
 8006da8:	4581      	cmp	r9, r0
 8006daa:	d142      	bne.n	8006e32 <_malloc_r+0xea>
 8006dac:	6821      	ldr	r1, [r4, #0]
 8006dae:	1a6d      	subs	r5, r5, r1
 8006db0:	4629      	mov	r1, r5
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7ff ffa6 	bl	8006d04 <sbrk_aligned>
 8006db8:	3001      	adds	r0, #1
 8006dba:	d03a      	beq.n	8006e32 <_malloc_r+0xea>
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	442b      	add	r3, r5
 8006dc0:	6023      	str	r3, [r4, #0]
 8006dc2:	f8d8 3000 	ldr.w	r3, [r8]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	bb62      	cbnz	r2, 8006e24 <_malloc_r+0xdc>
 8006dca:	f8c8 7000 	str.w	r7, [r8]
 8006dce:	e00f      	b.n	8006df0 <_malloc_r+0xa8>
 8006dd0:	6822      	ldr	r2, [r4, #0]
 8006dd2:	1b52      	subs	r2, r2, r5
 8006dd4:	d420      	bmi.n	8006e18 <_malloc_r+0xd0>
 8006dd6:	2a0b      	cmp	r2, #11
 8006dd8:	d917      	bls.n	8006e0a <_malloc_r+0xc2>
 8006dda:	1961      	adds	r1, r4, r5
 8006ddc:	42a3      	cmp	r3, r4
 8006dde:	6025      	str	r5, [r4, #0]
 8006de0:	bf18      	it	ne
 8006de2:	6059      	strne	r1, [r3, #4]
 8006de4:	6863      	ldr	r3, [r4, #4]
 8006de6:	bf08      	it	eq
 8006de8:	f8c8 1000 	streq.w	r1, [r8]
 8006dec:	5162      	str	r2, [r4, r5]
 8006dee:	604b      	str	r3, [r1, #4]
 8006df0:	4630      	mov	r0, r6
 8006df2:	f000 f82f 	bl	8006e54 <__malloc_unlock>
 8006df6:	f104 000b 	add.w	r0, r4, #11
 8006dfa:	1d23      	adds	r3, r4, #4
 8006dfc:	f020 0007 	bic.w	r0, r0, #7
 8006e00:	1ac2      	subs	r2, r0, r3
 8006e02:	bf1c      	itt	ne
 8006e04:	1a1b      	subne	r3, r3, r0
 8006e06:	50a3      	strne	r3, [r4, r2]
 8006e08:	e7af      	b.n	8006d6a <_malloc_r+0x22>
 8006e0a:	6862      	ldr	r2, [r4, #4]
 8006e0c:	42a3      	cmp	r3, r4
 8006e0e:	bf0c      	ite	eq
 8006e10:	f8c8 2000 	streq.w	r2, [r8]
 8006e14:	605a      	strne	r2, [r3, #4]
 8006e16:	e7eb      	b.n	8006df0 <_malloc_r+0xa8>
 8006e18:	4623      	mov	r3, r4
 8006e1a:	6864      	ldr	r4, [r4, #4]
 8006e1c:	e7ae      	b.n	8006d7c <_malloc_r+0x34>
 8006e1e:	463c      	mov	r4, r7
 8006e20:	687f      	ldr	r7, [r7, #4]
 8006e22:	e7b6      	b.n	8006d92 <_malloc_r+0x4a>
 8006e24:	461a      	mov	r2, r3
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	42a3      	cmp	r3, r4
 8006e2a:	d1fb      	bne.n	8006e24 <_malloc_r+0xdc>
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	6053      	str	r3, [r2, #4]
 8006e30:	e7de      	b.n	8006df0 <_malloc_r+0xa8>
 8006e32:	230c      	movs	r3, #12
 8006e34:	6033      	str	r3, [r6, #0]
 8006e36:	4630      	mov	r0, r6
 8006e38:	f000 f80c 	bl	8006e54 <__malloc_unlock>
 8006e3c:	e794      	b.n	8006d68 <_malloc_r+0x20>
 8006e3e:	6005      	str	r5, [r0, #0]
 8006e40:	e7d6      	b.n	8006df0 <_malloc_r+0xa8>
 8006e42:	bf00      	nop
 8006e44:	200004d0 	.word	0x200004d0

08006e48 <__malloc_lock>:
 8006e48:	4801      	ldr	r0, [pc, #4]	@ (8006e50 <__malloc_lock+0x8>)
 8006e4a:	f7ff b8a0 	b.w	8005f8e <__retarget_lock_acquire_recursive>
 8006e4e:	bf00      	nop
 8006e50:	200004c8 	.word	0x200004c8

08006e54 <__malloc_unlock>:
 8006e54:	4801      	ldr	r0, [pc, #4]	@ (8006e5c <__malloc_unlock+0x8>)
 8006e56:	f7ff b89b 	b.w	8005f90 <__retarget_lock_release_recursive>
 8006e5a:	bf00      	nop
 8006e5c:	200004c8 	.word	0x200004c8

08006e60 <_Balloc>:
 8006e60:	b570      	push	{r4, r5, r6, lr}
 8006e62:	69c6      	ldr	r6, [r0, #28]
 8006e64:	4604      	mov	r4, r0
 8006e66:	460d      	mov	r5, r1
 8006e68:	b976      	cbnz	r6, 8006e88 <_Balloc+0x28>
 8006e6a:	2010      	movs	r0, #16
 8006e6c:	f7ff ff42 	bl	8006cf4 <malloc>
 8006e70:	4602      	mov	r2, r0
 8006e72:	61e0      	str	r0, [r4, #28]
 8006e74:	b920      	cbnz	r0, 8006e80 <_Balloc+0x20>
 8006e76:	4b18      	ldr	r3, [pc, #96]	@ (8006ed8 <_Balloc+0x78>)
 8006e78:	4818      	ldr	r0, [pc, #96]	@ (8006edc <_Balloc+0x7c>)
 8006e7a:	216b      	movs	r1, #107	@ 0x6b
 8006e7c:	f000 fc26 	bl	80076cc <__assert_func>
 8006e80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e84:	6006      	str	r6, [r0, #0]
 8006e86:	60c6      	str	r6, [r0, #12]
 8006e88:	69e6      	ldr	r6, [r4, #28]
 8006e8a:	68f3      	ldr	r3, [r6, #12]
 8006e8c:	b183      	cbz	r3, 8006eb0 <_Balloc+0x50>
 8006e8e:	69e3      	ldr	r3, [r4, #28]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e96:	b9b8      	cbnz	r0, 8006ec8 <_Balloc+0x68>
 8006e98:	2101      	movs	r1, #1
 8006e9a:	fa01 f605 	lsl.w	r6, r1, r5
 8006e9e:	1d72      	adds	r2, r6, #5
 8006ea0:	0092      	lsls	r2, r2, #2
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	f000 fc30 	bl	8007708 <_calloc_r>
 8006ea8:	b160      	cbz	r0, 8006ec4 <_Balloc+0x64>
 8006eaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006eae:	e00e      	b.n	8006ece <_Balloc+0x6e>
 8006eb0:	2221      	movs	r2, #33	@ 0x21
 8006eb2:	2104      	movs	r1, #4
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f000 fc27 	bl	8007708 <_calloc_r>
 8006eba:	69e3      	ldr	r3, [r4, #28]
 8006ebc:	60f0      	str	r0, [r6, #12]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d1e4      	bne.n	8006e8e <_Balloc+0x2e>
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	bd70      	pop	{r4, r5, r6, pc}
 8006ec8:	6802      	ldr	r2, [r0, #0]
 8006eca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ece:	2300      	movs	r3, #0
 8006ed0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ed4:	e7f7      	b.n	8006ec6 <_Balloc+0x66>
 8006ed6:	bf00      	nop
 8006ed8:	08007d59 	.word	0x08007d59
 8006edc:	08007dd9 	.word	0x08007dd9

08006ee0 <_Bfree>:
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	69c6      	ldr	r6, [r0, #28]
 8006ee4:	4605      	mov	r5, r0
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	b976      	cbnz	r6, 8006f08 <_Bfree+0x28>
 8006eea:	2010      	movs	r0, #16
 8006eec:	f7ff ff02 	bl	8006cf4 <malloc>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	61e8      	str	r0, [r5, #28]
 8006ef4:	b920      	cbnz	r0, 8006f00 <_Bfree+0x20>
 8006ef6:	4b09      	ldr	r3, [pc, #36]	@ (8006f1c <_Bfree+0x3c>)
 8006ef8:	4809      	ldr	r0, [pc, #36]	@ (8006f20 <_Bfree+0x40>)
 8006efa:	218f      	movs	r1, #143	@ 0x8f
 8006efc:	f000 fbe6 	bl	80076cc <__assert_func>
 8006f00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f04:	6006      	str	r6, [r0, #0]
 8006f06:	60c6      	str	r6, [r0, #12]
 8006f08:	b13c      	cbz	r4, 8006f1a <_Bfree+0x3a>
 8006f0a:	69eb      	ldr	r3, [r5, #28]
 8006f0c:	6862      	ldr	r2, [r4, #4]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f14:	6021      	str	r1, [r4, #0]
 8006f16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f1a:	bd70      	pop	{r4, r5, r6, pc}
 8006f1c:	08007d59 	.word	0x08007d59
 8006f20:	08007dd9 	.word	0x08007dd9

08006f24 <__multadd>:
 8006f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f28:	690d      	ldr	r5, [r1, #16]
 8006f2a:	4607      	mov	r7, r0
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	461e      	mov	r6, r3
 8006f30:	f101 0c14 	add.w	ip, r1, #20
 8006f34:	2000      	movs	r0, #0
 8006f36:	f8dc 3000 	ldr.w	r3, [ip]
 8006f3a:	b299      	uxth	r1, r3
 8006f3c:	fb02 6101 	mla	r1, r2, r1, r6
 8006f40:	0c1e      	lsrs	r6, r3, #16
 8006f42:	0c0b      	lsrs	r3, r1, #16
 8006f44:	fb02 3306 	mla	r3, r2, r6, r3
 8006f48:	b289      	uxth	r1, r1
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f50:	4285      	cmp	r5, r0
 8006f52:	f84c 1b04 	str.w	r1, [ip], #4
 8006f56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f5a:	dcec      	bgt.n	8006f36 <__multadd+0x12>
 8006f5c:	b30e      	cbz	r6, 8006fa2 <__multadd+0x7e>
 8006f5e:	68a3      	ldr	r3, [r4, #8]
 8006f60:	42ab      	cmp	r3, r5
 8006f62:	dc19      	bgt.n	8006f98 <__multadd+0x74>
 8006f64:	6861      	ldr	r1, [r4, #4]
 8006f66:	4638      	mov	r0, r7
 8006f68:	3101      	adds	r1, #1
 8006f6a:	f7ff ff79 	bl	8006e60 <_Balloc>
 8006f6e:	4680      	mov	r8, r0
 8006f70:	b928      	cbnz	r0, 8006f7e <__multadd+0x5a>
 8006f72:	4602      	mov	r2, r0
 8006f74:	4b0c      	ldr	r3, [pc, #48]	@ (8006fa8 <__multadd+0x84>)
 8006f76:	480d      	ldr	r0, [pc, #52]	@ (8006fac <__multadd+0x88>)
 8006f78:	21ba      	movs	r1, #186	@ 0xba
 8006f7a:	f000 fba7 	bl	80076cc <__assert_func>
 8006f7e:	6922      	ldr	r2, [r4, #16]
 8006f80:	3202      	adds	r2, #2
 8006f82:	f104 010c 	add.w	r1, r4, #12
 8006f86:	0092      	lsls	r2, r2, #2
 8006f88:	300c      	adds	r0, #12
 8006f8a:	f7ff f802 	bl	8005f92 <memcpy>
 8006f8e:	4621      	mov	r1, r4
 8006f90:	4638      	mov	r0, r7
 8006f92:	f7ff ffa5 	bl	8006ee0 <_Bfree>
 8006f96:	4644      	mov	r4, r8
 8006f98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f9c:	3501      	adds	r5, #1
 8006f9e:	615e      	str	r6, [r3, #20]
 8006fa0:	6125      	str	r5, [r4, #16]
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fa8:	08007dc8 	.word	0x08007dc8
 8006fac:	08007dd9 	.word	0x08007dd9

08006fb0 <__hi0bits>:
 8006fb0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	bf36      	itet	cc
 8006fb8:	0403      	lslcc	r3, r0, #16
 8006fba:	2000      	movcs	r0, #0
 8006fbc:	2010      	movcc	r0, #16
 8006fbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fc2:	bf3c      	itt	cc
 8006fc4:	021b      	lslcc	r3, r3, #8
 8006fc6:	3008      	addcc	r0, #8
 8006fc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fcc:	bf3c      	itt	cc
 8006fce:	011b      	lslcc	r3, r3, #4
 8006fd0:	3004      	addcc	r0, #4
 8006fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fd6:	bf3c      	itt	cc
 8006fd8:	009b      	lslcc	r3, r3, #2
 8006fda:	3002      	addcc	r0, #2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	db05      	blt.n	8006fec <__hi0bits+0x3c>
 8006fe0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006fe4:	f100 0001 	add.w	r0, r0, #1
 8006fe8:	bf08      	it	eq
 8006fea:	2020      	moveq	r0, #32
 8006fec:	4770      	bx	lr

08006fee <__lo0bits>:
 8006fee:	6803      	ldr	r3, [r0, #0]
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	f013 0007 	ands.w	r0, r3, #7
 8006ff6:	d00b      	beq.n	8007010 <__lo0bits+0x22>
 8006ff8:	07d9      	lsls	r1, r3, #31
 8006ffa:	d421      	bmi.n	8007040 <__lo0bits+0x52>
 8006ffc:	0798      	lsls	r0, r3, #30
 8006ffe:	bf49      	itett	mi
 8007000:	085b      	lsrmi	r3, r3, #1
 8007002:	089b      	lsrpl	r3, r3, #2
 8007004:	2001      	movmi	r0, #1
 8007006:	6013      	strmi	r3, [r2, #0]
 8007008:	bf5c      	itt	pl
 800700a:	6013      	strpl	r3, [r2, #0]
 800700c:	2002      	movpl	r0, #2
 800700e:	4770      	bx	lr
 8007010:	b299      	uxth	r1, r3
 8007012:	b909      	cbnz	r1, 8007018 <__lo0bits+0x2a>
 8007014:	0c1b      	lsrs	r3, r3, #16
 8007016:	2010      	movs	r0, #16
 8007018:	b2d9      	uxtb	r1, r3
 800701a:	b909      	cbnz	r1, 8007020 <__lo0bits+0x32>
 800701c:	3008      	adds	r0, #8
 800701e:	0a1b      	lsrs	r3, r3, #8
 8007020:	0719      	lsls	r1, r3, #28
 8007022:	bf04      	itt	eq
 8007024:	091b      	lsreq	r3, r3, #4
 8007026:	3004      	addeq	r0, #4
 8007028:	0799      	lsls	r1, r3, #30
 800702a:	bf04      	itt	eq
 800702c:	089b      	lsreq	r3, r3, #2
 800702e:	3002      	addeq	r0, #2
 8007030:	07d9      	lsls	r1, r3, #31
 8007032:	d403      	bmi.n	800703c <__lo0bits+0x4e>
 8007034:	085b      	lsrs	r3, r3, #1
 8007036:	f100 0001 	add.w	r0, r0, #1
 800703a:	d003      	beq.n	8007044 <__lo0bits+0x56>
 800703c:	6013      	str	r3, [r2, #0]
 800703e:	4770      	bx	lr
 8007040:	2000      	movs	r0, #0
 8007042:	4770      	bx	lr
 8007044:	2020      	movs	r0, #32
 8007046:	4770      	bx	lr

08007048 <__i2b>:
 8007048:	b510      	push	{r4, lr}
 800704a:	460c      	mov	r4, r1
 800704c:	2101      	movs	r1, #1
 800704e:	f7ff ff07 	bl	8006e60 <_Balloc>
 8007052:	4602      	mov	r2, r0
 8007054:	b928      	cbnz	r0, 8007062 <__i2b+0x1a>
 8007056:	4b05      	ldr	r3, [pc, #20]	@ (800706c <__i2b+0x24>)
 8007058:	4805      	ldr	r0, [pc, #20]	@ (8007070 <__i2b+0x28>)
 800705a:	f240 1145 	movw	r1, #325	@ 0x145
 800705e:	f000 fb35 	bl	80076cc <__assert_func>
 8007062:	2301      	movs	r3, #1
 8007064:	6144      	str	r4, [r0, #20]
 8007066:	6103      	str	r3, [r0, #16]
 8007068:	bd10      	pop	{r4, pc}
 800706a:	bf00      	nop
 800706c:	08007dc8 	.word	0x08007dc8
 8007070:	08007dd9 	.word	0x08007dd9

08007074 <__multiply>:
 8007074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007078:	4617      	mov	r7, r2
 800707a:	690a      	ldr	r2, [r1, #16]
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	429a      	cmp	r2, r3
 8007080:	bfa8      	it	ge
 8007082:	463b      	movge	r3, r7
 8007084:	4689      	mov	r9, r1
 8007086:	bfa4      	itt	ge
 8007088:	460f      	movge	r7, r1
 800708a:	4699      	movge	r9, r3
 800708c:	693d      	ldr	r5, [r7, #16]
 800708e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6879      	ldr	r1, [r7, #4]
 8007096:	eb05 060a 	add.w	r6, r5, sl
 800709a:	42b3      	cmp	r3, r6
 800709c:	b085      	sub	sp, #20
 800709e:	bfb8      	it	lt
 80070a0:	3101      	addlt	r1, #1
 80070a2:	f7ff fedd 	bl	8006e60 <_Balloc>
 80070a6:	b930      	cbnz	r0, 80070b6 <__multiply+0x42>
 80070a8:	4602      	mov	r2, r0
 80070aa:	4b41      	ldr	r3, [pc, #260]	@ (80071b0 <__multiply+0x13c>)
 80070ac:	4841      	ldr	r0, [pc, #260]	@ (80071b4 <__multiply+0x140>)
 80070ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80070b2:	f000 fb0b 	bl	80076cc <__assert_func>
 80070b6:	f100 0414 	add.w	r4, r0, #20
 80070ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80070be:	4623      	mov	r3, r4
 80070c0:	2200      	movs	r2, #0
 80070c2:	4573      	cmp	r3, lr
 80070c4:	d320      	bcc.n	8007108 <__multiply+0x94>
 80070c6:	f107 0814 	add.w	r8, r7, #20
 80070ca:	f109 0114 	add.w	r1, r9, #20
 80070ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80070d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80070d6:	9302      	str	r3, [sp, #8]
 80070d8:	1beb      	subs	r3, r5, r7
 80070da:	3b15      	subs	r3, #21
 80070dc:	f023 0303 	bic.w	r3, r3, #3
 80070e0:	3304      	adds	r3, #4
 80070e2:	3715      	adds	r7, #21
 80070e4:	42bd      	cmp	r5, r7
 80070e6:	bf38      	it	cc
 80070e8:	2304      	movcc	r3, #4
 80070ea:	9301      	str	r3, [sp, #4]
 80070ec:	9b02      	ldr	r3, [sp, #8]
 80070ee:	9103      	str	r1, [sp, #12]
 80070f0:	428b      	cmp	r3, r1
 80070f2:	d80c      	bhi.n	800710e <__multiply+0x9a>
 80070f4:	2e00      	cmp	r6, #0
 80070f6:	dd03      	ble.n	8007100 <__multiply+0x8c>
 80070f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d055      	beq.n	80071ac <__multiply+0x138>
 8007100:	6106      	str	r6, [r0, #16]
 8007102:	b005      	add	sp, #20
 8007104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007108:	f843 2b04 	str.w	r2, [r3], #4
 800710c:	e7d9      	b.n	80070c2 <__multiply+0x4e>
 800710e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007112:	f1ba 0f00 	cmp.w	sl, #0
 8007116:	d01f      	beq.n	8007158 <__multiply+0xe4>
 8007118:	46c4      	mov	ip, r8
 800711a:	46a1      	mov	r9, r4
 800711c:	2700      	movs	r7, #0
 800711e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007122:	f8d9 3000 	ldr.w	r3, [r9]
 8007126:	fa1f fb82 	uxth.w	fp, r2
 800712a:	b29b      	uxth	r3, r3
 800712c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007130:	443b      	add	r3, r7
 8007132:	f8d9 7000 	ldr.w	r7, [r9]
 8007136:	0c12      	lsrs	r2, r2, #16
 8007138:	0c3f      	lsrs	r7, r7, #16
 800713a:	fb0a 7202 	mla	r2, sl, r2, r7
 800713e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007142:	b29b      	uxth	r3, r3
 8007144:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007148:	4565      	cmp	r5, ip
 800714a:	f849 3b04 	str.w	r3, [r9], #4
 800714e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007152:	d8e4      	bhi.n	800711e <__multiply+0xaa>
 8007154:	9b01      	ldr	r3, [sp, #4]
 8007156:	50e7      	str	r7, [r4, r3]
 8007158:	9b03      	ldr	r3, [sp, #12]
 800715a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800715e:	3104      	adds	r1, #4
 8007160:	f1b9 0f00 	cmp.w	r9, #0
 8007164:	d020      	beq.n	80071a8 <__multiply+0x134>
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	4647      	mov	r7, r8
 800716a:	46a4      	mov	ip, r4
 800716c:	f04f 0a00 	mov.w	sl, #0
 8007170:	f8b7 b000 	ldrh.w	fp, [r7]
 8007174:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007178:	fb09 220b 	mla	r2, r9, fp, r2
 800717c:	4452      	add	r2, sl
 800717e:	b29b      	uxth	r3, r3
 8007180:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007184:	f84c 3b04 	str.w	r3, [ip], #4
 8007188:	f857 3b04 	ldr.w	r3, [r7], #4
 800718c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007190:	f8bc 3000 	ldrh.w	r3, [ip]
 8007194:	fb09 330a 	mla	r3, r9, sl, r3
 8007198:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800719c:	42bd      	cmp	r5, r7
 800719e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071a2:	d8e5      	bhi.n	8007170 <__multiply+0xfc>
 80071a4:	9a01      	ldr	r2, [sp, #4]
 80071a6:	50a3      	str	r3, [r4, r2]
 80071a8:	3404      	adds	r4, #4
 80071aa:	e79f      	b.n	80070ec <__multiply+0x78>
 80071ac:	3e01      	subs	r6, #1
 80071ae:	e7a1      	b.n	80070f4 <__multiply+0x80>
 80071b0:	08007dc8 	.word	0x08007dc8
 80071b4:	08007dd9 	.word	0x08007dd9

080071b8 <__pow5mult>:
 80071b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071bc:	4615      	mov	r5, r2
 80071be:	f012 0203 	ands.w	r2, r2, #3
 80071c2:	4607      	mov	r7, r0
 80071c4:	460e      	mov	r6, r1
 80071c6:	d007      	beq.n	80071d8 <__pow5mult+0x20>
 80071c8:	4c25      	ldr	r4, [pc, #148]	@ (8007260 <__pow5mult+0xa8>)
 80071ca:	3a01      	subs	r2, #1
 80071cc:	2300      	movs	r3, #0
 80071ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80071d2:	f7ff fea7 	bl	8006f24 <__multadd>
 80071d6:	4606      	mov	r6, r0
 80071d8:	10ad      	asrs	r5, r5, #2
 80071da:	d03d      	beq.n	8007258 <__pow5mult+0xa0>
 80071dc:	69fc      	ldr	r4, [r7, #28]
 80071de:	b97c      	cbnz	r4, 8007200 <__pow5mult+0x48>
 80071e0:	2010      	movs	r0, #16
 80071e2:	f7ff fd87 	bl	8006cf4 <malloc>
 80071e6:	4602      	mov	r2, r0
 80071e8:	61f8      	str	r0, [r7, #28]
 80071ea:	b928      	cbnz	r0, 80071f8 <__pow5mult+0x40>
 80071ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007264 <__pow5mult+0xac>)
 80071ee:	481e      	ldr	r0, [pc, #120]	@ (8007268 <__pow5mult+0xb0>)
 80071f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071f4:	f000 fa6a 	bl	80076cc <__assert_func>
 80071f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071fc:	6004      	str	r4, [r0, #0]
 80071fe:	60c4      	str	r4, [r0, #12]
 8007200:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007204:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007208:	b94c      	cbnz	r4, 800721e <__pow5mult+0x66>
 800720a:	f240 2171 	movw	r1, #625	@ 0x271
 800720e:	4638      	mov	r0, r7
 8007210:	f7ff ff1a 	bl	8007048 <__i2b>
 8007214:	2300      	movs	r3, #0
 8007216:	f8c8 0008 	str.w	r0, [r8, #8]
 800721a:	4604      	mov	r4, r0
 800721c:	6003      	str	r3, [r0, #0]
 800721e:	f04f 0900 	mov.w	r9, #0
 8007222:	07eb      	lsls	r3, r5, #31
 8007224:	d50a      	bpl.n	800723c <__pow5mult+0x84>
 8007226:	4631      	mov	r1, r6
 8007228:	4622      	mov	r2, r4
 800722a:	4638      	mov	r0, r7
 800722c:	f7ff ff22 	bl	8007074 <__multiply>
 8007230:	4631      	mov	r1, r6
 8007232:	4680      	mov	r8, r0
 8007234:	4638      	mov	r0, r7
 8007236:	f7ff fe53 	bl	8006ee0 <_Bfree>
 800723a:	4646      	mov	r6, r8
 800723c:	106d      	asrs	r5, r5, #1
 800723e:	d00b      	beq.n	8007258 <__pow5mult+0xa0>
 8007240:	6820      	ldr	r0, [r4, #0]
 8007242:	b938      	cbnz	r0, 8007254 <__pow5mult+0x9c>
 8007244:	4622      	mov	r2, r4
 8007246:	4621      	mov	r1, r4
 8007248:	4638      	mov	r0, r7
 800724a:	f7ff ff13 	bl	8007074 <__multiply>
 800724e:	6020      	str	r0, [r4, #0]
 8007250:	f8c0 9000 	str.w	r9, [r0]
 8007254:	4604      	mov	r4, r0
 8007256:	e7e4      	b.n	8007222 <__pow5mult+0x6a>
 8007258:	4630      	mov	r0, r6
 800725a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800725e:	bf00      	nop
 8007260:	08007e8c 	.word	0x08007e8c
 8007264:	08007d59 	.word	0x08007d59
 8007268:	08007dd9 	.word	0x08007dd9

0800726c <__lshift>:
 800726c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007270:	460c      	mov	r4, r1
 8007272:	6849      	ldr	r1, [r1, #4]
 8007274:	6923      	ldr	r3, [r4, #16]
 8007276:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800727a:	68a3      	ldr	r3, [r4, #8]
 800727c:	4607      	mov	r7, r0
 800727e:	4691      	mov	r9, r2
 8007280:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007284:	f108 0601 	add.w	r6, r8, #1
 8007288:	42b3      	cmp	r3, r6
 800728a:	db0b      	blt.n	80072a4 <__lshift+0x38>
 800728c:	4638      	mov	r0, r7
 800728e:	f7ff fde7 	bl	8006e60 <_Balloc>
 8007292:	4605      	mov	r5, r0
 8007294:	b948      	cbnz	r0, 80072aa <__lshift+0x3e>
 8007296:	4602      	mov	r2, r0
 8007298:	4b28      	ldr	r3, [pc, #160]	@ (800733c <__lshift+0xd0>)
 800729a:	4829      	ldr	r0, [pc, #164]	@ (8007340 <__lshift+0xd4>)
 800729c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80072a0:	f000 fa14 	bl	80076cc <__assert_func>
 80072a4:	3101      	adds	r1, #1
 80072a6:	005b      	lsls	r3, r3, #1
 80072a8:	e7ee      	b.n	8007288 <__lshift+0x1c>
 80072aa:	2300      	movs	r3, #0
 80072ac:	f100 0114 	add.w	r1, r0, #20
 80072b0:	f100 0210 	add.w	r2, r0, #16
 80072b4:	4618      	mov	r0, r3
 80072b6:	4553      	cmp	r3, sl
 80072b8:	db33      	blt.n	8007322 <__lshift+0xb6>
 80072ba:	6920      	ldr	r0, [r4, #16]
 80072bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80072c0:	f104 0314 	add.w	r3, r4, #20
 80072c4:	f019 091f 	ands.w	r9, r9, #31
 80072c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80072cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80072d0:	d02b      	beq.n	800732a <__lshift+0xbe>
 80072d2:	f1c9 0e20 	rsb	lr, r9, #32
 80072d6:	468a      	mov	sl, r1
 80072d8:	2200      	movs	r2, #0
 80072da:	6818      	ldr	r0, [r3, #0]
 80072dc:	fa00 f009 	lsl.w	r0, r0, r9
 80072e0:	4310      	orrs	r0, r2
 80072e2:	f84a 0b04 	str.w	r0, [sl], #4
 80072e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80072ea:	459c      	cmp	ip, r3
 80072ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80072f0:	d8f3      	bhi.n	80072da <__lshift+0x6e>
 80072f2:	ebac 0304 	sub.w	r3, ip, r4
 80072f6:	3b15      	subs	r3, #21
 80072f8:	f023 0303 	bic.w	r3, r3, #3
 80072fc:	3304      	adds	r3, #4
 80072fe:	f104 0015 	add.w	r0, r4, #21
 8007302:	4560      	cmp	r0, ip
 8007304:	bf88      	it	hi
 8007306:	2304      	movhi	r3, #4
 8007308:	50ca      	str	r2, [r1, r3]
 800730a:	b10a      	cbz	r2, 8007310 <__lshift+0xa4>
 800730c:	f108 0602 	add.w	r6, r8, #2
 8007310:	3e01      	subs	r6, #1
 8007312:	4638      	mov	r0, r7
 8007314:	612e      	str	r6, [r5, #16]
 8007316:	4621      	mov	r1, r4
 8007318:	f7ff fde2 	bl	8006ee0 <_Bfree>
 800731c:	4628      	mov	r0, r5
 800731e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007322:	f842 0f04 	str.w	r0, [r2, #4]!
 8007326:	3301      	adds	r3, #1
 8007328:	e7c5      	b.n	80072b6 <__lshift+0x4a>
 800732a:	3904      	subs	r1, #4
 800732c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007330:	f841 2f04 	str.w	r2, [r1, #4]!
 8007334:	459c      	cmp	ip, r3
 8007336:	d8f9      	bhi.n	800732c <__lshift+0xc0>
 8007338:	e7ea      	b.n	8007310 <__lshift+0xa4>
 800733a:	bf00      	nop
 800733c:	08007dc8 	.word	0x08007dc8
 8007340:	08007dd9 	.word	0x08007dd9

08007344 <__mcmp>:
 8007344:	690a      	ldr	r2, [r1, #16]
 8007346:	4603      	mov	r3, r0
 8007348:	6900      	ldr	r0, [r0, #16]
 800734a:	1a80      	subs	r0, r0, r2
 800734c:	b530      	push	{r4, r5, lr}
 800734e:	d10e      	bne.n	800736e <__mcmp+0x2a>
 8007350:	3314      	adds	r3, #20
 8007352:	3114      	adds	r1, #20
 8007354:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007358:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800735c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007360:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007364:	4295      	cmp	r5, r2
 8007366:	d003      	beq.n	8007370 <__mcmp+0x2c>
 8007368:	d205      	bcs.n	8007376 <__mcmp+0x32>
 800736a:	f04f 30ff 	mov.w	r0, #4294967295
 800736e:	bd30      	pop	{r4, r5, pc}
 8007370:	42a3      	cmp	r3, r4
 8007372:	d3f3      	bcc.n	800735c <__mcmp+0x18>
 8007374:	e7fb      	b.n	800736e <__mcmp+0x2a>
 8007376:	2001      	movs	r0, #1
 8007378:	e7f9      	b.n	800736e <__mcmp+0x2a>
	...

0800737c <__mdiff>:
 800737c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007380:	4689      	mov	r9, r1
 8007382:	4606      	mov	r6, r0
 8007384:	4611      	mov	r1, r2
 8007386:	4648      	mov	r0, r9
 8007388:	4614      	mov	r4, r2
 800738a:	f7ff ffdb 	bl	8007344 <__mcmp>
 800738e:	1e05      	subs	r5, r0, #0
 8007390:	d112      	bne.n	80073b8 <__mdiff+0x3c>
 8007392:	4629      	mov	r1, r5
 8007394:	4630      	mov	r0, r6
 8007396:	f7ff fd63 	bl	8006e60 <_Balloc>
 800739a:	4602      	mov	r2, r0
 800739c:	b928      	cbnz	r0, 80073aa <__mdiff+0x2e>
 800739e:	4b3f      	ldr	r3, [pc, #252]	@ (800749c <__mdiff+0x120>)
 80073a0:	f240 2137 	movw	r1, #567	@ 0x237
 80073a4:	483e      	ldr	r0, [pc, #248]	@ (80074a0 <__mdiff+0x124>)
 80073a6:	f000 f991 	bl	80076cc <__assert_func>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80073b0:	4610      	mov	r0, r2
 80073b2:	b003      	add	sp, #12
 80073b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b8:	bfbc      	itt	lt
 80073ba:	464b      	movlt	r3, r9
 80073bc:	46a1      	movlt	r9, r4
 80073be:	4630      	mov	r0, r6
 80073c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80073c4:	bfba      	itte	lt
 80073c6:	461c      	movlt	r4, r3
 80073c8:	2501      	movlt	r5, #1
 80073ca:	2500      	movge	r5, #0
 80073cc:	f7ff fd48 	bl	8006e60 <_Balloc>
 80073d0:	4602      	mov	r2, r0
 80073d2:	b918      	cbnz	r0, 80073dc <__mdiff+0x60>
 80073d4:	4b31      	ldr	r3, [pc, #196]	@ (800749c <__mdiff+0x120>)
 80073d6:	f240 2145 	movw	r1, #581	@ 0x245
 80073da:	e7e3      	b.n	80073a4 <__mdiff+0x28>
 80073dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80073e0:	6926      	ldr	r6, [r4, #16]
 80073e2:	60c5      	str	r5, [r0, #12]
 80073e4:	f109 0310 	add.w	r3, r9, #16
 80073e8:	f109 0514 	add.w	r5, r9, #20
 80073ec:	f104 0e14 	add.w	lr, r4, #20
 80073f0:	f100 0b14 	add.w	fp, r0, #20
 80073f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073fc:	9301      	str	r3, [sp, #4]
 80073fe:	46d9      	mov	r9, fp
 8007400:	f04f 0c00 	mov.w	ip, #0
 8007404:	9b01      	ldr	r3, [sp, #4]
 8007406:	f85e 0b04 	ldr.w	r0, [lr], #4
 800740a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800740e:	9301      	str	r3, [sp, #4]
 8007410:	fa1f f38a 	uxth.w	r3, sl
 8007414:	4619      	mov	r1, r3
 8007416:	b283      	uxth	r3, r0
 8007418:	1acb      	subs	r3, r1, r3
 800741a:	0c00      	lsrs	r0, r0, #16
 800741c:	4463      	add	r3, ip
 800741e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007422:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007426:	b29b      	uxth	r3, r3
 8007428:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800742c:	4576      	cmp	r6, lr
 800742e:	f849 3b04 	str.w	r3, [r9], #4
 8007432:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007436:	d8e5      	bhi.n	8007404 <__mdiff+0x88>
 8007438:	1b33      	subs	r3, r6, r4
 800743a:	3b15      	subs	r3, #21
 800743c:	f023 0303 	bic.w	r3, r3, #3
 8007440:	3415      	adds	r4, #21
 8007442:	3304      	adds	r3, #4
 8007444:	42a6      	cmp	r6, r4
 8007446:	bf38      	it	cc
 8007448:	2304      	movcc	r3, #4
 800744a:	441d      	add	r5, r3
 800744c:	445b      	add	r3, fp
 800744e:	461e      	mov	r6, r3
 8007450:	462c      	mov	r4, r5
 8007452:	4544      	cmp	r4, r8
 8007454:	d30e      	bcc.n	8007474 <__mdiff+0xf8>
 8007456:	f108 0103 	add.w	r1, r8, #3
 800745a:	1b49      	subs	r1, r1, r5
 800745c:	f021 0103 	bic.w	r1, r1, #3
 8007460:	3d03      	subs	r5, #3
 8007462:	45a8      	cmp	r8, r5
 8007464:	bf38      	it	cc
 8007466:	2100      	movcc	r1, #0
 8007468:	440b      	add	r3, r1
 800746a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800746e:	b191      	cbz	r1, 8007496 <__mdiff+0x11a>
 8007470:	6117      	str	r7, [r2, #16]
 8007472:	e79d      	b.n	80073b0 <__mdiff+0x34>
 8007474:	f854 1b04 	ldr.w	r1, [r4], #4
 8007478:	46e6      	mov	lr, ip
 800747a:	0c08      	lsrs	r0, r1, #16
 800747c:	fa1c fc81 	uxtah	ip, ip, r1
 8007480:	4471      	add	r1, lr
 8007482:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007486:	b289      	uxth	r1, r1
 8007488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800748c:	f846 1b04 	str.w	r1, [r6], #4
 8007490:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007494:	e7dd      	b.n	8007452 <__mdiff+0xd6>
 8007496:	3f01      	subs	r7, #1
 8007498:	e7e7      	b.n	800746a <__mdiff+0xee>
 800749a:	bf00      	nop
 800749c:	08007dc8 	.word	0x08007dc8
 80074a0:	08007dd9 	.word	0x08007dd9

080074a4 <__d2b>:
 80074a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074a8:	460f      	mov	r7, r1
 80074aa:	2101      	movs	r1, #1
 80074ac:	ec59 8b10 	vmov	r8, r9, d0
 80074b0:	4616      	mov	r6, r2
 80074b2:	f7ff fcd5 	bl	8006e60 <_Balloc>
 80074b6:	4604      	mov	r4, r0
 80074b8:	b930      	cbnz	r0, 80074c8 <__d2b+0x24>
 80074ba:	4602      	mov	r2, r0
 80074bc:	4b23      	ldr	r3, [pc, #140]	@ (800754c <__d2b+0xa8>)
 80074be:	4824      	ldr	r0, [pc, #144]	@ (8007550 <__d2b+0xac>)
 80074c0:	f240 310f 	movw	r1, #783	@ 0x30f
 80074c4:	f000 f902 	bl	80076cc <__assert_func>
 80074c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80074cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074d0:	b10d      	cbz	r5, 80074d6 <__d2b+0x32>
 80074d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074d6:	9301      	str	r3, [sp, #4]
 80074d8:	f1b8 0300 	subs.w	r3, r8, #0
 80074dc:	d023      	beq.n	8007526 <__d2b+0x82>
 80074de:	4668      	mov	r0, sp
 80074e0:	9300      	str	r3, [sp, #0]
 80074e2:	f7ff fd84 	bl	8006fee <__lo0bits>
 80074e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80074ea:	b1d0      	cbz	r0, 8007522 <__d2b+0x7e>
 80074ec:	f1c0 0320 	rsb	r3, r0, #32
 80074f0:	fa02 f303 	lsl.w	r3, r2, r3
 80074f4:	430b      	orrs	r3, r1
 80074f6:	40c2      	lsrs	r2, r0
 80074f8:	6163      	str	r3, [r4, #20]
 80074fa:	9201      	str	r2, [sp, #4]
 80074fc:	9b01      	ldr	r3, [sp, #4]
 80074fe:	61a3      	str	r3, [r4, #24]
 8007500:	2b00      	cmp	r3, #0
 8007502:	bf0c      	ite	eq
 8007504:	2201      	moveq	r2, #1
 8007506:	2202      	movne	r2, #2
 8007508:	6122      	str	r2, [r4, #16]
 800750a:	b1a5      	cbz	r5, 8007536 <__d2b+0x92>
 800750c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007510:	4405      	add	r5, r0
 8007512:	603d      	str	r5, [r7, #0]
 8007514:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007518:	6030      	str	r0, [r6, #0]
 800751a:	4620      	mov	r0, r4
 800751c:	b003      	add	sp, #12
 800751e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007522:	6161      	str	r1, [r4, #20]
 8007524:	e7ea      	b.n	80074fc <__d2b+0x58>
 8007526:	a801      	add	r0, sp, #4
 8007528:	f7ff fd61 	bl	8006fee <__lo0bits>
 800752c:	9b01      	ldr	r3, [sp, #4]
 800752e:	6163      	str	r3, [r4, #20]
 8007530:	3020      	adds	r0, #32
 8007532:	2201      	movs	r2, #1
 8007534:	e7e8      	b.n	8007508 <__d2b+0x64>
 8007536:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800753a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800753e:	6038      	str	r0, [r7, #0]
 8007540:	6918      	ldr	r0, [r3, #16]
 8007542:	f7ff fd35 	bl	8006fb0 <__hi0bits>
 8007546:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800754a:	e7e5      	b.n	8007518 <__d2b+0x74>
 800754c:	08007dc8 	.word	0x08007dc8
 8007550:	08007dd9 	.word	0x08007dd9

08007554 <__sflush_r>:
 8007554:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800755c:	0716      	lsls	r6, r2, #28
 800755e:	4605      	mov	r5, r0
 8007560:	460c      	mov	r4, r1
 8007562:	d454      	bmi.n	800760e <__sflush_r+0xba>
 8007564:	684b      	ldr	r3, [r1, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	dc02      	bgt.n	8007570 <__sflush_r+0x1c>
 800756a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800756c:	2b00      	cmp	r3, #0
 800756e:	dd48      	ble.n	8007602 <__sflush_r+0xae>
 8007570:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007572:	2e00      	cmp	r6, #0
 8007574:	d045      	beq.n	8007602 <__sflush_r+0xae>
 8007576:	2300      	movs	r3, #0
 8007578:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800757c:	682f      	ldr	r7, [r5, #0]
 800757e:	6a21      	ldr	r1, [r4, #32]
 8007580:	602b      	str	r3, [r5, #0]
 8007582:	d030      	beq.n	80075e6 <__sflush_r+0x92>
 8007584:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007586:	89a3      	ldrh	r3, [r4, #12]
 8007588:	0759      	lsls	r1, r3, #29
 800758a:	d505      	bpl.n	8007598 <__sflush_r+0x44>
 800758c:	6863      	ldr	r3, [r4, #4]
 800758e:	1ad2      	subs	r2, r2, r3
 8007590:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007592:	b10b      	cbz	r3, 8007598 <__sflush_r+0x44>
 8007594:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007596:	1ad2      	subs	r2, r2, r3
 8007598:	2300      	movs	r3, #0
 800759a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800759c:	6a21      	ldr	r1, [r4, #32]
 800759e:	4628      	mov	r0, r5
 80075a0:	47b0      	blx	r6
 80075a2:	1c43      	adds	r3, r0, #1
 80075a4:	89a3      	ldrh	r3, [r4, #12]
 80075a6:	d106      	bne.n	80075b6 <__sflush_r+0x62>
 80075a8:	6829      	ldr	r1, [r5, #0]
 80075aa:	291d      	cmp	r1, #29
 80075ac:	d82b      	bhi.n	8007606 <__sflush_r+0xb2>
 80075ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007658 <__sflush_r+0x104>)
 80075b0:	40ca      	lsrs	r2, r1
 80075b2:	07d6      	lsls	r6, r2, #31
 80075b4:	d527      	bpl.n	8007606 <__sflush_r+0xb2>
 80075b6:	2200      	movs	r2, #0
 80075b8:	6062      	str	r2, [r4, #4]
 80075ba:	04d9      	lsls	r1, r3, #19
 80075bc:	6922      	ldr	r2, [r4, #16]
 80075be:	6022      	str	r2, [r4, #0]
 80075c0:	d504      	bpl.n	80075cc <__sflush_r+0x78>
 80075c2:	1c42      	adds	r2, r0, #1
 80075c4:	d101      	bne.n	80075ca <__sflush_r+0x76>
 80075c6:	682b      	ldr	r3, [r5, #0]
 80075c8:	b903      	cbnz	r3, 80075cc <__sflush_r+0x78>
 80075ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80075cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075ce:	602f      	str	r7, [r5, #0]
 80075d0:	b1b9      	cbz	r1, 8007602 <__sflush_r+0xae>
 80075d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075d6:	4299      	cmp	r1, r3
 80075d8:	d002      	beq.n	80075e0 <__sflush_r+0x8c>
 80075da:	4628      	mov	r0, r5
 80075dc:	f7ff fb40 	bl	8006c60 <_free_r>
 80075e0:	2300      	movs	r3, #0
 80075e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80075e4:	e00d      	b.n	8007602 <__sflush_r+0xae>
 80075e6:	2301      	movs	r3, #1
 80075e8:	4628      	mov	r0, r5
 80075ea:	47b0      	blx	r6
 80075ec:	4602      	mov	r2, r0
 80075ee:	1c50      	adds	r0, r2, #1
 80075f0:	d1c9      	bne.n	8007586 <__sflush_r+0x32>
 80075f2:	682b      	ldr	r3, [r5, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0c6      	beq.n	8007586 <__sflush_r+0x32>
 80075f8:	2b1d      	cmp	r3, #29
 80075fa:	d001      	beq.n	8007600 <__sflush_r+0xac>
 80075fc:	2b16      	cmp	r3, #22
 80075fe:	d11e      	bne.n	800763e <__sflush_r+0xea>
 8007600:	602f      	str	r7, [r5, #0]
 8007602:	2000      	movs	r0, #0
 8007604:	e022      	b.n	800764c <__sflush_r+0xf8>
 8007606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800760a:	b21b      	sxth	r3, r3
 800760c:	e01b      	b.n	8007646 <__sflush_r+0xf2>
 800760e:	690f      	ldr	r7, [r1, #16]
 8007610:	2f00      	cmp	r7, #0
 8007612:	d0f6      	beq.n	8007602 <__sflush_r+0xae>
 8007614:	0793      	lsls	r3, r2, #30
 8007616:	680e      	ldr	r6, [r1, #0]
 8007618:	bf08      	it	eq
 800761a:	694b      	ldreq	r3, [r1, #20]
 800761c:	600f      	str	r7, [r1, #0]
 800761e:	bf18      	it	ne
 8007620:	2300      	movne	r3, #0
 8007622:	eba6 0807 	sub.w	r8, r6, r7
 8007626:	608b      	str	r3, [r1, #8]
 8007628:	f1b8 0f00 	cmp.w	r8, #0
 800762c:	dde9      	ble.n	8007602 <__sflush_r+0xae>
 800762e:	6a21      	ldr	r1, [r4, #32]
 8007630:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007632:	4643      	mov	r3, r8
 8007634:	463a      	mov	r2, r7
 8007636:	4628      	mov	r0, r5
 8007638:	47b0      	blx	r6
 800763a:	2800      	cmp	r0, #0
 800763c:	dc08      	bgt.n	8007650 <__sflush_r+0xfc>
 800763e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007646:	81a3      	strh	r3, [r4, #12]
 8007648:	f04f 30ff 	mov.w	r0, #4294967295
 800764c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007650:	4407      	add	r7, r0
 8007652:	eba8 0800 	sub.w	r8, r8, r0
 8007656:	e7e7      	b.n	8007628 <__sflush_r+0xd4>
 8007658:	20400001 	.word	0x20400001

0800765c <_fflush_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	690b      	ldr	r3, [r1, #16]
 8007660:	4605      	mov	r5, r0
 8007662:	460c      	mov	r4, r1
 8007664:	b913      	cbnz	r3, 800766c <_fflush_r+0x10>
 8007666:	2500      	movs	r5, #0
 8007668:	4628      	mov	r0, r5
 800766a:	bd38      	pop	{r3, r4, r5, pc}
 800766c:	b118      	cbz	r0, 8007676 <_fflush_r+0x1a>
 800766e:	6a03      	ldr	r3, [r0, #32]
 8007670:	b90b      	cbnz	r3, 8007676 <_fflush_r+0x1a>
 8007672:	f7fe fb95 	bl	8005da0 <__sinit>
 8007676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f3      	beq.n	8007666 <_fflush_r+0xa>
 800767e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007680:	07d0      	lsls	r0, r2, #31
 8007682:	d404      	bmi.n	800768e <_fflush_r+0x32>
 8007684:	0599      	lsls	r1, r3, #22
 8007686:	d402      	bmi.n	800768e <_fflush_r+0x32>
 8007688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800768a:	f7fe fc80 	bl	8005f8e <__retarget_lock_acquire_recursive>
 800768e:	4628      	mov	r0, r5
 8007690:	4621      	mov	r1, r4
 8007692:	f7ff ff5f 	bl	8007554 <__sflush_r>
 8007696:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007698:	07da      	lsls	r2, r3, #31
 800769a:	4605      	mov	r5, r0
 800769c:	d4e4      	bmi.n	8007668 <_fflush_r+0xc>
 800769e:	89a3      	ldrh	r3, [r4, #12]
 80076a0:	059b      	lsls	r3, r3, #22
 80076a2:	d4e1      	bmi.n	8007668 <_fflush_r+0xc>
 80076a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076a6:	f7fe fc73 	bl	8005f90 <__retarget_lock_release_recursive>
 80076aa:	e7dd      	b.n	8007668 <_fflush_r+0xc>

080076ac <_sbrk_r>:
 80076ac:	b538      	push	{r3, r4, r5, lr}
 80076ae:	4d06      	ldr	r5, [pc, #24]	@ (80076c8 <_sbrk_r+0x1c>)
 80076b0:	2300      	movs	r3, #0
 80076b2:	4604      	mov	r4, r0
 80076b4:	4608      	mov	r0, r1
 80076b6:	602b      	str	r3, [r5, #0]
 80076b8:	f7fa f900 	bl	80018bc <_sbrk>
 80076bc:	1c43      	adds	r3, r0, #1
 80076be:	d102      	bne.n	80076c6 <_sbrk_r+0x1a>
 80076c0:	682b      	ldr	r3, [r5, #0]
 80076c2:	b103      	cbz	r3, 80076c6 <_sbrk_r+0x1a>
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	bd38      	pop	{r3, r4, r5, pc}
 80076c8:	200004c4 	.word	0x200004c4

080076cc <__assert_func>:
 80076cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076ce:	4614      	mov	r4, r2
 80076d0:	461a      	mov	r2, r3
 80076d2:	4b09      	ldr	r3, [pc, #36]	@ (80076f8 <__assert_func+0x2c>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4605      	mov	r5, r0
 80076d8:	68d8      	ldr	r0, [r3, #12]
 80076da:	b14c      	cbz	r4, 80076f0 <__assert_func+0x24>
 80076dc:	4b07      	ldr	r3, [pc, #28]	@ (80076fc <__assert_func+0x30>)
 80076de:	9100      	str	r1, [sp, #0]
 80076e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076e4:	4906      	ldr	r1, [pc, #24]	@ (8007700 <__assert_func+0x34>)
 80076e6:	462b      	mov	r3, r5
 80076e8:	f000 f842 	bl	8007770 <fiprintf>
 80076ec:	f000 f852 	bl	8007794 <abort>
 80076f0:	4b04      	ldr	r3, [pc, #16]	@ (8007704 <__assert_func+0x38>)
 80076f2:	461c      	mov	r4, r3
 80076f4:	e7f3      	b.n	80076de <__assert_func+0x12>
 80076f6:	bf00      	nop
 80076f8:	20000018 	.word	0x20000018
 80076fc:	08007e3c 	.word	0x08007e3c
 8007700:	08007e49 	.word	0x08007e49
 8007704:	08007e77 	.word	0x08007e77

08007708 <_calloc_r>:
 8007708:	b570      	push	{r4, r5, r6, lr}
 800770a:	fba1 5402 	umull	r5, r4, r1, r2
 800770e:	b934      	cbnz	r4, 800771e <_calloc_r+0x16>
 8007710:	4629      	mov	r1, r5
 8007712:	f7ff fb19 	bl	8006d48 <_malloc_r>
 8007716:	4606      	mov	r6, r0
 8007718:	b928      	cbnz	r0, 8007726 <_calloc_r+0x1e>
 800771a:	4630      	mov	r0, r6
 800771c:	bd70      	pop	{r4, r5, r6, pc}
 800771e:	220c      	movs	r2, #12
 8007720:	6002      	str	r2, [r0, #0]
 8007722:	2600      	movs	r6, #0
 8007724:	e7f9      	b.n	800771a <_calloc_r+0x12>
 8007726:	462a      	mov	r2, r5
 8007728:	4621      	mov	r1, r4
 800772a:	f7fe fbb2 	bl	8005e92 <memset>
 800772e:	e7f4      	b.n	800771a <_calloc_r+0x12>

08007730 <__ascii_mbtowc>:
 8007730:	b082      	sub	sp, #8
 8007732:	b901      	cbnz	r1, 8007736 <__ascii_mbtowc+0x6>
 8007734:	a901      	add	r1, sp, #4
 8007736:	b142      	cbz	r2, 800774a <__ascii_mbtowc+0x1a>
 8007738:	b14b      	cbz	r3, 800774e <__ascii_mbtowc+0x1e>
 800773a:	7813      	ldrb	r3, [r2, #0]
 800773c:	600b      	str	r3, [r1, #0]
 800773e:	7812      	ldrb	r2, [r2, #0]
 8007740:	1e10      	subs	r0, r2, #0
 8007742:	bf18      	it	ne
 8007744:	2001      	movne	r0, #1
 8007746:	b002      	add	sp, #8
 8007748:	4770      	bx	lr
 800774a:	4610      	mov	r0, r2
 800774c:	e7fb      	b.n	8007746 <__ascii_mbtowc+0x16>
 800774e:	f06f 0001 	mvn.w	r0, #1
 8007752:	e7f8      	b.n	8007746 <__ascii_mbtowc+0x16>

08007754 <__ascii_wctomb>:
 8007754:	4603      	mov	r3, r0
 8007756:	4608      	mov	r0, r1
 8007758:	b141      	cbz	r1, 800776c <__ascii_wctomb+0x18>
 800775a:	2aff      	cmp	r2, #255	@ 0xff
 800775c:	d904      	bls.n	8007768 <__ascii_wctomb+0x14>
 800775e:	228a      	movs	r2, #138	@ 0x8a
 8007760:	601a      	str	r2, [r3, #0]
 8007762:	f04f 30ff 	mov.w	r0, #4294967295
 8007766:	4770      	bx	lr
 8007768:	700a      	strb	r2, [r1, #0]
 800776a:	2001      	movs	r0, #1
 800776c:	4770      	bx	lr
	...

08007770 <fiprintf>:
 8007770:	b40e      	push	{r1, r2, r3}
 8007772:	b503      	push	{r0, r1, lr}
 8007774:	4601      	mov	r1, r0
 8007776:	ab03      	add	r3, sp, #12
 8007778:	4805      	ldr	r0, [pc, #20]	@ (8007790 <fiprintf+0x20>)
 800777a:	f853 2b04 	ldr.w	r2, [r3], #4
 800777e:	6800      	ldr	r0, [r0, #0]
 8007780:	9301      	str	r3, [sp, #4]
 8007782:	f000 f837 	bl	80077f4 <_vfiprintf_r>
 8007786:	b002      	add	sp, #8
 8007788:	f85d eb04 	ldr.w	lr, [sp], #4
 800778c:	b003      	add	sp, #12
 800778e:	4770      	bx	lr
 8007790:	20000018 	.word	0x20000018

08007794 <abort>:
 8007794:	b508      	push	{r3, lr}
 8007796:	2006      	movs	r0, #6
 8007798:	f000 fa00 	bl	8007b9c <raise>
 800779c:	2001      	movs	r0, #1
 800779e:	f7fa f815 	bl	80017cc <_exit>

080077a2 <__sfputc_r>:
 80077a2:	6893      	ldr	r3, [r2, #8]
 80077a4:	3b01      	subs	r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	b410      	push	{r4}
 80077aa:	6093      	str	r3, [r2, #8]
 80077ac:	da08      	bge.n	80077c0 <__sfputc_r+0x1e>
 80077ae:	6994      	ldr	r4, [r2, #24]
 80077b0:	42a3      	cmp	r3, r4
 80077b2:	db01      	blt.n	80077b8 <__sfputc_r+0x16>
 80077b4:	290a      	cmp	r1, #10
 80077b6:	d103      	bne.n	80077c0 <__sfputc_r+0x1e>
 80077b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077bc:	f000 b932 	b.w	8007a24 <__swbuf_r>
 80077c0:	6813      	ldr	r3, [r2, #0]
 80077c2:	1c58      	adds	r0, r3, #1
 80077c4:	6010      	str	r0, [r2, #0]
 80077c6:	7019      	strb	r1, [r3, #0]
 80077c8:	4608      	mov	r0, r1
 80077ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <__sfputs_r>:
 80077d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d2:	4606      	mov	r6, r0
 80077d4:	460f      	mov	r7, r1
 80077d6:	4614      	mov	r4, r2
 80077d8:	18d5      	adds	r5, r2, r3
 80077da:	42ac      	cmp	r4, r5
 80077dc:	d101      	bne.n	80077e2 <__sfputs_r+0x12>
 80077de:	2000      	movs	r0, #0
 80077e0:	e007      	b.n	80077f2 <__sfputs_r+0x22>
 80077e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e6:	463a      	mov	r2, r7
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7ff ffda 	bl	80077a2 <__sfputc_r>
 80077ee:	1c43      	adds	r3, r0, #1
 80077f0:	d1f3      	bne.n	80077da <__sfputs_r+0xa>
 80077f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077f4 <_vfiprintf_r>:
 80077f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f8:	460d      	mov	r5, r1
 80077fa:	b09d      	sub	sp, #116	@ 0x74
 80077fc:	4614      	mov	r4, r2
 80077fe:	4698      	mov	r8, r3
 8007800:	4606      	mov	r6, r0
 8007802:	b118      	cbz	r0, 800780c <_vfiprintf_r+0x18>
 8007804:	6a03      	ldr	r3, [r0, #32]
 8007806:	b90b      	cbnz	r3, 800780c <_vfiprintf_r+0x18>
 8007808:	f7fe faca 	bl	8005da0 <__sinit>
 800780c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800780e:	07d9      	lsls	r1, r3, #31
 8007810:	d405      	bmi.n	800781e <_vfiprintf_r+0x2a>
 8007812:	89ab      	ldrh	r3, [r5, #12]
 8007814:	059a      	lsls	r2, r3, #22
 8007816:	d402      	bmi.n	800781e <_vfiprintf_r+0x2a>
 8007818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800781a:	f7fe fbb8 	bl	8005f8e <__retarget_lock_acquire_recursive>
 800781e:	89ab      	ldrh	r3, [r5, #12]
 8007820:	071b      	lsls	r3, r3, #28
 8007822:	d501      	bpl.n	8007828 <_vfiprintf_r+0x34>
 8007824:	692b      	ldr	r3, [r5, #16]
 8007826:	b99b      	cbnz	r3, 8007850 <_vfiprintf_r+0x5c>
 8007828:	4629      	mov	r1, r5
 800782a:	4630      	mov	r0, r6
 800782c:	f000 f938 	bl	8007aa0 <__swsetup_r>
 8007830:	b170      	cbz	r0, 8007850 <_vfiprintf_r+0x5c>
 8007832:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007834:	07dc      	lsls	r4, r3, #31
 8007836:	d504      	bpl.n	8007842 <_vfiprintf_r+0x4e>
 8007838:	f04f 30ff 	mov.w	r0, #4294967295
 800783c:	b01d      	add	sp, #116	@ 0x74
 800783e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	0598      	lsls	r0, r3, #22
 8007846:	d4f7      	bmi.n	8007838 <_vfiprintf_r+0x44>
 8007848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800784a:	f7fe fba1 	bl	8005f90 <__retarget_lock_release_recursive>
 800784e:	e7f3      	b.n	8007838 <_vfiprintf_r+0x44>
 8007850:	2300      	movs	r3, #0
 8007852:	9309      	str	r3, [sp, #36]	@ 0x24
 8007854:	2320      	movs	r3, #32
 8007856:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800785a:	f8cd 800c 	str.w	r8, [sp, #12]
 800785e:	2330      	movs	r3, #48	@ 0x30
 8007860:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a10 <_vfiprintf_r+0x21c>
 8007864:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007868:	f04f 0901 	mov.w	r9, #1
 800786c:	4623      	mov	r3, r4
 800786e:	469a      	mov	sl, r3
 8007870:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007874:	b10a      	cbz	r2, 800787a <_vfiprintf_r+0x86>
 8007876:	2a25      	cmp	r2, #37	@ 0x25
 8007878:	d1f9      	bne.n	800786e <_vfiprintf_r+0x7a>
 800787a:	ebba 0b04 	subs.w	fp, sl, r4
 800787e:	d00b      	beq.n	8007898 <_vfiprintf_r+0xa4>
 8007880:	465b      	mov	r3, fp
 8007882:	4622      	mov	r2, r4
 8007884:	4629      	mov	r1, r5
 8007886:	4630      	mov	r0, r6
 8007888:	f7ff ffa2 	bl	80077d0 <__sfputs_r>
 800788c:	3001      	adds	r0, #1
 800788e:	f000 80a7 	beq.w	80079e0 <_vfiprintf_r+0x1ec>
 8007892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007894:	445a      	add	r2, fp
 8007896:	9209      	str	r2, [sp, #36]	@ 0x24
 8007898:	f89a 3000 	ldrb.w	r3, [sl]
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 809f 	beq.w	80079e0 <_vfiprintf_r+0x1ec>
 80078a2:	2300      	movs	r3, #0
 80078a4:	f04f 32ff 	mov.w	r2, #4294967295
 80078a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078ac:	f10a 0a01 	add.w	sl, sl, #1
 80078b0:	9304      	str	r3, [sp, #16]
 80078b2:	9307      	str	r3, [sp, #28]
 80078b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80078ba:	4654      	mov	r4, sl
 80078bc:	2205      	movs	r2, #5
 80078be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c2:	4853      	ldr	r0, [pc, #332]	@ (8007a10 <_vfiprintf_r+0x21c>)
 80078c4:	f7f8 fc8c 	bl	80001e0 <memchr>
 80078c8:	9a04      	ldr	r2, [sp, #16]
 80078ca:	b9d8      	cbnz	r0, 8007904 <_vfiprintf_r+0x110>
 80078cc:	06d1      	lsls	r1, r2, #27
 80078ce:	bf44      	itt	mi
 80078d0:	2320      	movmi	r3, #32
 80078d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078d6:	0713      	lsls	r3, r2, #28
 80078d8:	bf44      	itt	mi
 80078da:	232b      	movmi	r3, #43	@ 0x2b
 80078dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078e0:	f89a 3000 	ldrb.w	r3, [sl]
 80078e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80078e6:	d015      	beq.n	8007914 <_vfiprintf_r+0x120>
 80078e8:	9a07      	ldr	r2, [sp, #28]
 80078ea:	4654      	mov	r4, sl
 80078ec:	2000      	movs	r0, #0
 80078ee:	f04f 0c0a 	mov.w	ip, #10
 80078f2:	4621      	mov	r1, r4
 80078f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078f8:	3b30      	subs	r3, #48	@ 0x30
 80078fa:	2b09      	cmp	r3, #9
 80078fc:	d94b      	bls.n	8007996 <_vfiprintf_r+0x1a2>
 80078fe:	b1b0      	cbz	r0, 800792e <_vfiprintf_r+0x13a>
 8007900:	9207      	str	r2, [sp, #28]
 8007902:	e014      	b.n	800792e <_vfiprintf_r+0x13a>
 8007904:	eba0 0308 	sub.w	r3, r0, r8
 8007908:	fa09 f303 	lsl.w	r3, r9, r3
 800790c:	4313      	orrs	r3, r2
 800790e:	9304      	str	r3, [sp, #16]
 8007910:	46a2      	mov	sl, r4
 8007912:	e7d2      	b.n	80078ba <_vfiprintf_r+0xc6>
 8007914:	9b03      	ldr	r3, [sp, #12]
 8007916:	1d19      	adds	r1, r3, #4
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	9103      	str	r1, [sp, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	bfbb      	ittet	lt
 8007920:	425b      	neglt	r3, r3
 8007922:	f042 0202 	orrlt.w	r2, r2, #2
 8007926:	9307      	strge	r3, [sp, #28]
 8007928:	9307      	strlt	r3, [sp, #28]
 800792a:	bfb8      	it	lt
 800792c:	9204      	strlt	r2, [sp, #16]
 800792e:	7823      	ldrb	r3, [r4, #0]
 8007930:	2b2e      	cmp	r3, #46	@ 0x2e
 8007932:	d10a      	bne.n	800794a <_vfiprintf_r+0x156>
 8007934:	7863      	ldrb	r3, [r4, #1]
 8007936:	2b2a      	cmp	r3, #42	@ 0x2a
 8007938:	d132      	bne.n	80079a0 <_vfiprintf_r+0x1ac>
 800793a:	9b03      	ldr	r3, [sp, #12]
 800793c:	1d1a      	adds	r2, r3, #4
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	9203      	str	r2, [sp, #12]
 8007942:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007946:	3402      	adds	r4, #2
 8007948:	9305      	str	r3, [sp, #20]
 800794a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a20 <_vfiprintf_r+0x22c>
 800794e:	7821      	ldrb	r1, [r4, #0]
 8007950:	2203      	movs	r2, #3
 8007952:	4650      	mov	r0, sl
 8007954:	f7f8 fc44 	bl	80001e0 <memchr>
 8007958:	b138      	cbz	r0, 800796a <_vfiprintf_r+0x176>
 800795a:	9b04      	ldr	r3, [sp, #16]
 800795c:	eba0 000a 	sub.w	r0, r0, sl
 8007960:	2240      	movs	r2, #64	@ 0x40
 8007962:	4082      	lsls	r2, r0
 8007964:	4313      	orrs	r3, r2
 8007966:	3401      	adds	r4, #1
 8007968:	9304      	str	r3, [sp, #16]
 800796a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800796e:	4829      	ldr	r0, [pc, #164]	@ (8007a14 <_vfiprintf_r+0x220>)
 8007970:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007974:	2206      	movs	r2, #6
 8007976:	f7f8 fc33 	bl	80001e0 <memchr>
 800797a:	2800      	cmp	r0, #0
 800797c:	d03f      	beq.n	80079fe <_vfiprintf_r+0x20a>
 800797e:	4b26      	ldr	r3, [pc, #152]	@ (8007a18 <_vfiprintf_r+0x224>)
 8007980:	bb1b      	cbnz	r3, 80079ca <_vfiprintf_r+0x1d6>
 8007982:	9b03      	ldr	r3, [sp, #12]
 8007984:	3307      	adds	r3, #7
 8007986:	f023 0307 	bic.w	r3, r3, #7
 800798a:	3308      	adds	r3, #8
 800798c:	9303      	str	r3, [sp, #12]
 800798e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007990:	443b      	add	r3, r7
 8007992:	9309      	str	r3, [sp, #36]	@ 0x24
 8007994:	e76a      	b.n	800786c <_vfiprintf_r+0x78>
 8007996:	fb0c 3202 	mla	r2, ip, r2, r3
 800799a:	460c      	mov	r4, r1
 800799c:	2001      	movs	r0, #1
 800799e:	e7a8      	b.n	80078f2 <_vfiprintf_r+0xfe>
 80079a0:	2300      	movs	r3, #0
 80079a2:	3401      	adds	r4, #1
 80079a4:	9305      	str	r3, [sp, #20]
 80079a6:	4619      	mov	r1, r3
 80079a8:	f04f 0c0a 	mov.w	ip, #10
 80079ac:	4620      	mov	r0, r4
 80079ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079b2:	3a30      	subs	r2, #48	@ 0x30
 80079b4:	2a09      	cmp	r2, #9
 80079b6:	d903      	bls.n	80079c0 <_vfiprintf_r+0x1cc>
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d0c6      	beq.n	800794a <_vfiprintf_r+0x156>
 80079bc:	9105      	str	r1, [sp, #20]
 80079be:	e7c4      	b.n	800794a <_vfiprintf_r+0x156>
 80079c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80079c4:	4604      	mov	r4, r0
 80079c6:	2301      	movs	r3, #1
 80079c8:	e7f0      	b.n	80079ac <_vfiprintf_r+0x1b8>
 80079ca:	ab03      	add	r3, sp, #12
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	462a      	mov	r2, r5
 80079d0:	4b12      	ldr	r3, [pc, #72]	@ (8007a1c <_vfiprintf_r+0x228>)
 80079d2:	a904      	add	r1, sp, #16
 80079d4:	4630      	mov	r0, r6
 80079d6:	f7fd fda1 	bl	800551c <_printf_float>
 80079da:	4607      	mov	r7, r0
 80079dc:	1c78      	adds	r0, r7, #1
 80079de:	d1d6      	bne.n	800798e <_vfiprintf_r+0x19a>
 80079e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079e2:	07d9      	lsls	r1, r3, #31
 80079e4:	d405      	bmi.n	80079f2 <_vfiprintf_r+0x1fe>
 80079e6:	89ab      	ldrh	r3, [r5, #12]
 80079e8:	059a      	lsls	r2, r3, #22
 80079ea:	d402      	bmi.n	80079f2 <_vfiprintf_r+0x1fe>
 80079ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ee:	f7fe facf 	bl	8005f90 <__retarget_lock_release_recursive>
 80079f2:	89ab      	ldrh	r3, [r5, #12]
 80079f4:	065b      	lsls	r3, r3, #25
 80079f6:	f53f af1f 	bmi.w	8007838 <_vfiprintf_r+0x44>
 80079fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079fc:	e71e      	b.n	800783c <_vfiprintf_r+0x48>
 80079fe:	ab03      	add	r3, sp, #12
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	462a      	mov	r2, r5
 8007a04:	4b05      	ldr	r3, [pc, #20]	@ (8007a1c <_vfiprintf_r+0x228>)
 8007a06:	a904      	add	r1, sp, #16
 8007a08:	4630      	mov	r0, r6
 8007a0a:	f7fe f81f 	bl	8005a4c <_printf_i>
 8007a0e:	e7e4      	b.n	80079da <_vfiprintf_r+0x1e6>
 8007a10:	08007e78 	.word	0x08007e78
 8007a14:	08007e82 	.word	0x08007e82
 8007a18:	0800551d 	.word	0x0800551d
 8007a1c:	080077d1 	.word	0x080077d1
 8007a20:	08007e7e 	.word	0x08007e7e

08007a24 <__swbuf_r>:
 8007a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a26:	460e      	mov	r6, r1
 8007a28:	4614      	mov	r4, r2
 8007a2a:	4605      	mov	r5, r0
 8007a2c:	b118      	cbz	r0, 8007a36 <__swbuf_r+0x12>
 8007a2e:	6a03      	ldr	r3, [r0, #32]
 8007a30:	b90b      	cbnz	r3, 8007a36 <__swbuf_r+0x12>
 8007a32:	f7fe f9b5 	bl	8005da0 <__sinit>
 8007a36:	69a3      	ldr	r3, [r4, #24]
 8007a38:	60a3      	str	r3, [r4, #8]
 8007a3a:	89a3      	ldrh	r3, [r4, #12]
 8007a3c:	071a      	lsls	r2, r3, #28
 8007a3e:	d501      	bpl.n	8007a44 <__swbuf_r+0x20>
 8007a40:	6923      	ldr	r3, [r4, #16]
 8007a42:	b943      	cbnz	r3, 8007a56 <__swbuf_r+0x32>
 8007a44:	4621      	mov	r1, r4
 8007a46:	4628      	mov	r0, r5
 8007a48:	f000 f82a 	bl	8007aa0 <__swsetup_r>
 8007a4c:	b118      	cbz	r0, 8007a56 <__swbuf_r+0x32>
 8007a4e:	f04f 37ff 	mov.w	r7, #4294967295
 8007a52:	4638      	mov	r0, r7
 8007a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	6922      	ldr	r2, [r4, #16]
 8007a5a:	1a98      	subs	r0, r3, r2
 8007a5c:	6963      	ldr	r3, [r4, #20]
 8007a5e:	b2f6      	uxtb	r6, r6
 8007a60:	4283      	cmp	r3, r0
 8007a62:	4637      	mov	r7, r6
 8007a64:	dc05      	bgt.n	8007a72 <__swbuf_r+0x4e>
 8007a66:	4621      	mov	r1, r4
 8007a68:	4628      	mov	r0, r5
 8007a6a:	f7ff fdf7 	bl	800765c <_fflush_r>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	d1ed      	bne.n	8007a4e <__swbuf_r+0x2a>
 8007a72:	68a3      	ldr	r3, [r4, #8]
 8007a74:	3b01      	subs	r3, #1
 8007a76:	60a3      	str	r3, [r4, #8]
 8007a78:	6823      	ldr	r3, [r4, #0]
 8007a7a:	1c5a      	adds	r2, r3, #1
 8007a7c:	6022      	str	r2, [r4, #0]
 8007a7e:	701e      	strb	r6, [r3, #0]
 8007a80:	6962      	ldr	r2, [r4, #20]
 8007a82:	1c43      	adds	r3, r0, #1
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d004      	beq.n	8007a92 <__swbuf_r+0x6e>
 8007a88:	89a3      	ldrh	r3, [r4, #12]
 8007a8a:	07db      	lsls	r3, r3, #31
 8007a8c:	d5e1      	bpl.n	8007a52 <__swbuf_r+0x2e>
 8007a8e:	2e0a      	cmp	r6, #10
 8007a90:	d1df      	bne.n	8007a52 <__swbuf_r+0x2e>
 8007a92:	4621      	mov	r1, r4
 8007a94:	4628      	mov	r0, r5
 8007a96:	f7ff fde1 	bl	800765c <_fflush_r>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d0d9      	beq.n	8007a52 <__swbuf_r+0x2e>
 8007a9e:	e7d6      	b.n	8007a4e <__swbuf_r+0x2a>

08007aa0 <__swsetup_r>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	4b29      	ldr	r3, [pc, #164]	@ (8007b48 <__swsetup_r+0xa8>)
 8007aa4:	4605      	mov	r5, r0
 8007aa6:	6818      	ldr	r0, [r3, #0]
 8007aa8:	460c      	mov	r4, r1
 8007aaa:	b118      	cbz	r0, 8007ab4 <__swsetup_r+0x14>
 8007aac:	6a03      	ldr	r3, [r0, #32]
 8007aae:	b90b      	cbnz	r3, 8007ab4 <__swsetup_r+0x14>
 8007ab0:	f7fe f976 	bl	8005da0 <__sinit>
 8007ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab8:	0719      	lsls	r1, r3, #28
 8007aba:	d422      	bmi.n	8007b02 <__swsetup_r+0x62>
 8007abc:	06da      	lsls	r2, r3, #27
 8007abe:	d407      	bmi.n	8007ad0 <__swsetup_r+0x30>
 8007ac0:	2209      	movs	r2, #9
 8007ac2:	602a      	str	r2, [r5, #0]
 8007ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ac8:	81a3      	strh	r3, [r4, #12]
 8007aca:	f04f 30ff 	mov.w	r0, #4294967295
 8007ace:	e033      	b.n	8007b38 <__swsetup_r+0x98>
 8007ad0:	0758      	lsls	r0, r3, #29
 8007ad2:	d512      	bpl.n	8007afa <__swsetup_r+0x5a>
 8007ad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ad6:	b141      	cbz	r1, 8007aea <__swsetup_r+0x4a>
 8007ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007adc:	4299      	cmp	r1, r3
 8007ade:	d002      	beq.n	8007ae6 <__swsetup_r+0x46>
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	f7ff f8bd 	bl	8006c60 <_free_r>
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007af0:	81a3      	strh	r3, [r4, #12]
 8007af2:	2300      	movs	r3, #0
 8007af4:	6063      	str	r3, [r4, #4]
 8007af6:	6923      	ldr	r3, [r4, #16]
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	89a3      	ldrh	r3, [r4, #12]
 8007afc:	f043 0308 	orr.w	r3, r3, #8
 8007b00:	81a3      	strh	r3, [r4, #12]
 8007b02:	6923      	ldr	r3, [r4, #16]
 8007b04:	b94b      	cbnz	r3, 8007b1a <__swsetup_r+0x7a>
 8007b06:	89a3      	ldrh	r3, [r4, #12]
 8007b08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b10:	d003      	beq.n	8007b1a <__swsetup_r+0x7a>
 8007b12:	4621      	mov	r1, r4
 8007b14:	4628      	mov	r0, r5
 8007b16:	f000 f883 	bl	8007c20 <__smakebuf_r>
 8007b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b1e:	f013 0201 	ands.w	r2, r3, #1
 8007b22:	d00a      	beq.n	8007b3a <__swsetup_r+0x9a>
 8007b24:	2200      	movs	r2, #0
 8007b26:	60a2      	str	r2, [r4, #8]
 8007b28:	6962      	ldr	r2, [r4, #20]
 8007b2a:	4252      	negs	r2, r2
 8007b2c:	61a2      	str	r2, [r4, #24]
 8007b2e:	6922      	ldr	r2, [r4, #16]
 8007b30:	b942      	cbnz	r2, 8007b44 <__swsetup_r+0xa4>
 8007b32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b36:	d1c5      	bne.n	8007ac4 <__swsetup_r+0x24>
 8007b38:	bd38      	pop	{r3, r4, r5, pc}
 8007b3a:	0799      	lsls	r1, r3, #30
 8007b3c:	bf58      	it	pl
 8007b3e:	6962      	ldrpl	r2, [r4, #20]
 8007b40:	60a2      	str	r2, [r4, #8]
 8007b42:	e7f4      	b.n	8007b2e <__swsetup_r+0x8e>
 8007b44:	2000      	movs	r0, #0
 8007b46:	e7f7      	b.n	8007b38 <__swsetup_r+0x98>
 8007b48:	20000018 	.word	0x20000018

08007b4c <_raise_r>:
 8007b4c:	291f      	cmp	r1, #31
 8007b4e:	b538      	push	{r3, r4, r5, lr}
 8007b50:	4605      	mov	r5, r0
 8007b52:	460c      	mov	r4, r1
 8007b54:	d904      	bls.n	8007b60 <_raise_r+0x14>
 8007b56:	2316      	movs	r3, #22
 8007b58:	6003      	str	r3, [r0, #0]
 8007b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b5e:	bd38      	pop	{r3, r4, r5, pc}
 8007b60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b62:	b112      	cbz	r2, 8007b6a <_raise_r+0x1e>
 8007b64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b68:	b94b      	cbnz	r3, 8007b7e <_raise_r+0x32>
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	f000 f830 	bl	8007bd0 <_getpid_r>
 8007b70:	4622      	mov	r2, r4
 8007b72:	4601      	mov	r1, r0
 8007b74:	4628      	mov	r0, r5
 8007b76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b7a:	f000 b817 	b.w	8007bac <_kill_r>
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d00a      	beq.n	8007b98 <_raise_r+0x4c>
 8007b82:	1c59      	adds	r1, r3, #1
 8007b84:	d103      	bne.n	8007b8e <_raise_r+0x42>
 8007b86:	2316      	movs	r3, #22
 8007b88:	6003      	str	r3, [r0, #0]
 8007b8a:	2001      	movs	r0, #1
 8007b8c:	e7e7      	b.n	8007b5e <_raise_r+0x12>
 8007b8e:	2100      	movs	r1, #0
 8007b90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b94:	4620      	mov	r0, r4
 8007b96:	4798      	blx	r3
 8007b98:	2000      	movs	r0, #0
 8007b9a:	e7e0      	b.n	8007b5e <_raise_r+0x12>

08007b9c <raise>:
 8007b9c:	4b02      	ldr	r3, [pc, #8]	@ (8007ba8 <raise+0xc>)
 8007b9e:	4601      	mov	r1, r0
 8007ba0:	6818      	ldr	r0, [r3, #0]
 8007ba2:	f7ff bfd3 	b.w	8007b4c <_raise_r>
 8007ba6:	bf00      	nop
 8007ba8:	20000018 	.word	0x20000018

08007bac <_kill_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	4d07      	ldr	r5, [pc, #28]	@ (8007bcc <_kill_r+0x20>)
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	4608      	mov	r0, r1
 8007bb6:	4611      	mov	r1, r2
 8007bb8:	602b      	str	r3, [r5, #0]
 8007bba:	f7f9 fdf7 	bl	80017ac <_kill>
 8007bbe:	1c43      	adds	r3, r0, #1
 8007bc0:	d102      	bne.n	8007bc8 <_kill_r+0x1c>
 8007bc2:	682b      	ldr	r3, [r5, #0]
 8007bc4:	b103      	cbz	r3, 8007bc8 <_kill_r+0x1c>
 8007bc6:	6023      	str	r3, [r4, #0]
 8007bc8:	bd38      	pop	{r3, r4, r5, pc}
 8007bca:	bf00      	nop
 8007bcc:	200004c4 	.word	0x200004c4

08007bd0 <_getpid_r>:
 8007bd0:	f7f9 bde4 	b.w	800179c <_getpid>

08007bd4 <__swhatbuf_r>:
 8007bd4:	b570      	push	{r4, r5, r6, lr}
 8007bd6:	460c      	mov	r4, r1
 8007bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bdc:	2900      	cmp	r1, #0
 8007bde:	b096      	sub	sp, #88	@ 0x58
 8007be0:	4615      	mov	r5, r2
 8007be2:	461e      	mov	r6, r3
 8007be4:	da0d      	bge.n	8007c02 <__swhatbuf_r+0x2e>
 8007be6:	89a3      	ldrh	r3, [r4, #12]
 8007be8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bec:	f04f 0100 	mov.w	r1, #0
 8007bf0:	bf14      	ite	ne
 8007bf2:	2340      	movne	r3, #64	@ 0x40
 8007bf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	6031      	str	r1, [r6, #0]
 8007bfc:	602b      	str	r3, [r5, #0]
 8007bfe:	b016      	add	sp, #88	@ 0x58
 8007c00:	bd70      	pop	{r4, r5, r6, pc}
 8007c02:	466a      	mov	r2, sp
 8007c04:	f000 f848 	bl	8007c98 <_fstat_r>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	dbec      	blt.n	8007be6 <__swhatbuf_r+0x12>
 8007c0c:	9901      	ldr	r1, [sp, #4]
 8007c0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c16:	4259      	negs	r1, r3
 8007c18:	4159      	adcs	r1, r3
 8007c1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c1e:	e7eb      	b.n	8007bf8 <__swhatbuf_r+0x24>

08007c20 <__smakebuf_r>:
 8007c20:	898b      	ldrh	r3, [r1, #12]
 8007c22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c24:	079d      	lsls	r5, r3, #30
 8007c26:	4606      	mov	r6, r0
 8007c28:	460c      	mov	r4, r1
 8007c2a:	d507      	bpl.n	8007c3c <__smakebuf_r+0x1c>
 8007c2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	6123      	str	r3, [r4, #16]
 8007c34:	2301      	movs	r3, #1
 8007c36:	6163      	str	r3, [r4, #20]
 8007c38:	b003      	add	sp, #12
 8007c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c3c:	ab01      	add	r3, sp, #4
 8007c3e:	466a      	mov	r2, sp
 8007c40:	f7ff ffc8 	bl	8007bd4 <__swhatbuf_r>
 8007c44:	9f00      	ldr	r7, [sp, #0]
 8007c46:	4605      	mov	r5, r0
 8007c48:	4639      	mov	r1, r7
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	f7ff f87c 	bl	8006d48 <_malloc_r>
 8007c50:	b948      	cbnz	r0, 8007c66 <__smakebuf_r+0x46>
 8007c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c56:	059a      	lsls	r2, r3, #22
 8007c58:	d4ee      	bmi.n	8007c38 <__smakebuf_r+0x18>
 8007c5a:	f023 0303 	bic.w	r3, r3, #3
 8007c5e:	f043 0302 	orr.w	r3, r3, #2
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	e7e2      	b.n	8007c2c <__smakebuf_r+0xc>
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	6020      	str	r0, [r4, #0]
 8007c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c6e:	81a3      	strh	r3, [r4, #12]
 8007c70:	9b01      	ldr	r3, [sp, #4]
 8007c72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c76:	b15b      	cbz	r3, 8007c90 <__smakebuf_r+0x70>
 8007c78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f000 f81d 	bl	8007cbc <_isatty_r>
 8007c82:	b128      	cbz	r0, 8007c90 <__smakebuf_r+0x70>
 8007c84:	89a3      	ldrh	r3, [r4, #12]
 8007c86:	f023 0303 	bic.w	r3, r3, #3
 8007c8a:	f043 0301 	orr.w	r3, r3, #1
 8007c8e:	81a3      	strh	r3, [r4, #12]
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	431d      	orrs	r5, r3
 8007c94:	81a5      	strh	r5, [r4, #12]
 8007c96:	e7cf      	b.n	8007c38 <__smakebuf_r+0x18>

08007c98 <_fstat_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d07      	ldr	r5, [pc, #28]	@ (8007cb8 <_fstat_r+0x20>)
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	602b      	str	r3, [r5, #0]
 8007ca6:	f7f9 fde1 	bl	800186c <_fstat>
 8007caa:	1c43      	adds	r3, r0, #1
 8007cac:	d102      	bne.n	8007cb4 <_fstat_r+0x1c>
 8007cae:	682b      	ldr	r3, [r5, #0]
 8007cb0:	b103      	cbz	r3, 8007cb4 <_fstat_r+0x1c>
 8007cb2:	6023      	str	r3, [r4, #0]
 8007cb4:	bd38      	pop	{r3, r4, r5, pc}
 8007cb6:	bf00      	nop
 8007cb8:	200004c4 	.word	0x200004c4

08007cbc <_isatty_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4d06      	ldr	r5, [pc, #24]	@ (8007cd8 <_isatty_r+0x1c>)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	602b      	str	r3, [r5, #0]
 8007cc8:	f7f9 fde0 	bl	800188c <_isatty>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d102      	bne.n	8007cd6 <_isatty_r+0x1a>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	b103      	cbz	r3, 8007cd6 <_isatty_r+0x1a>
 8007cd4:	6023      	str	r3, [r4, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	200004c4 	.word	0x200004c4

08007cdc <_init>:
 8007cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cde:	bf00      	nop
 8007ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ce2:	bc08      	pop	{r3}
 8007ce4:	469e      	mov	lr, r3
 8007ce6:	4770      	bx	lr

08007ce8 <_fini>:
 8007ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cea:	bf00      	nop
 8007cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cee:	bc08      	pop	{r3}
 8007cf0:	469e      	mov	lr, r3
 8007cf2:	4770      	bx	lr
