<!doctype html public "-//W3C//DTD HTML 3.2//EN">

<html>
<head>
    <title>System Specification for C65: C65 System Hardware - The CSG 4510 Microcontroller Chip (cont.)</title>
    <link rel=first href="../page1.html">
    <link rel=top href="../../../index.html">
     <link rel=prev href="page44.html"> 
     <link rel=next href="page46.html"> 
    <link rel="contents" href="../page6.html">
    <link rel="chapter" href="../Chapter_1/page9.html" title="Chapter 1 - Introduction">
    <link rel="chapter" href="page21.html" title="Chapter 2 - System Hardware">
    <link rel="chapter" href="../Chapter_3/page141.html" title="Chapter 3 - System Software">
    <link rel="chapter" href="../Chapter_4/page326.html" title="Chapter 4 - C64DX Development Support">
    <meta name="viewport" content="width=device-width, initial-scale=1">
</head>
<body>
 <a href="page44.html"><img src="../../../../../images/blue_prev.gif" width="24" height="24" alt="[Prev]"></a> 
 <a href="page46.html"><img src="../../../../../images/blue_next.gif" width="24" height="24" alt="[Next]"></a> 
<a href="../page6.html"><img src="../../../../../images/blue_toc.gif" width="24" height="24" alt="[Contents]"></a> <a href="../../../index.html"><img src="../../../../../images/blue_cbm.gif" alt="[Commodore]" width="22" height="24"></a>
 <a href="https://www.devili.iki.fi/general/new.html" title="New"><img src="../../../../../images/blue_new.gif" alt="[New]" height="24" width="27"></a>
<a href="https://www.devili.iki.fi/search/" title="Search"><img src="../../../../../images/blue_search.gif" alt="[Search]" height="24" width="24"></a>
<a href="https://www.devili.iki.fi/" title="Home"><img src="../../../../../images/blue_home.gif" alt="[Home]" width=24 height=24></a>
<br>
<hr>
<table width="100%">
  <tr><td align=left>System Specification for C65</td><td align=center>Fred Bowen</td><td align=right>March 1, 1991</td></tr>
</table>
<p>

    
<h4><a name="2.3.5.7">2.3.5.7</a> <u>Interrupt Control Registers (ICRA, ICRB)</u></h4>
    
<p>These registers control the following Sources of interrupts:</p>

<table align=center>
<tr><td align=right>     i. </td><td>Underflows from TIMER A, TIMER B, TIMER C and TIMER D</td></tr>
<tr><td align=right>    ii. </td><td>TODA ALARM and TODB ALARM.                     </td></tr>
<tr><td align=right>   iii. </td><td>SERIALA and SERIALB Port full/empty conditions.</td></tr>
<tr><td align=right>    iv. </td><td>FLAGA/ and FLAGB/ low transitions.</td></tr>
</table>

<p>       The ICRA and ICRB registers each provides masking and interrupt
    information. ICRA and ICRB each consists of a write-only MASK register and a
    read-only-DATA register. Any interrupt will set the corresponding bit in
    the DATA register. Any interrupt which is enabled by the MASK register will
    s?t the IR bit (MSB) of its corresponding DATA register and bring the IRQ/
    pin low. In a multi-chip system, the IR bit (IRA of ICRA or IRB of ICRB)
    can be polled to detect which chip has generated an interrupt request. The
    interrupt DATA register is cleared and the IRQ/ lint returns high following
    a read of the DATA register. Since each interrupt sets and interrupt bit
    regardless of the MASK, and each interrupt bit can be selectively masked to
    prevent the generation of a processor interrupt, it is possible to intermix
    polled interrupts with true interrupts. However, polling either of the IR
    bits will cause its corresponding DATA register to clear, therefore, it is
    up to the user to preserve the information contained in the DATA registers
    if any polled interrupts were present.
    
<p>       Both MASK (ICRA, ICRB) registers provide convenient control of
    individual mask bits. When writing to a MASK register, if bit 7 of the data
    written (corresponding to AS/C in ICRA, or BS/C in ICRB) is a ZERO, any
    mask bit written with a one will be cleared, while those bits written with
    a zero will be unaffected. In order for an interrupt flag to set the IR bit
    and generate an Interrupt Request, the corresponding MASK bit must be set in
    the corresponding MASK Register.
    
<p>
<hr>
  <a href="page44.html"><img src="../../../../../images/blue_prev.gif" width="24" height="24" alt="[Prev]"></a> 
 <a href="page46.html"><img src="../../../../../images/blue_next.gif" width="24" height="24" alt="[Next]"></a> 
<a href="../page6.html"><img src="../../../../../images/blue_toc.gif" width="24" height="24" alt="[Contents]"></a> <a href="../../../index.html"><img src="../../../../../images/blue_cbm.gif" alt="[Commodore]" width="22" height="24"></a>
 <a href="https://www.devili.iki.fi/general/new.html" title="New"><img src="../../../../../images/blue_new.gif" alt="[New]" height="24" width="27"></a>
<a href="https://www.devili.iki.fi/search/" title="Search"><img src="../../../../../images/blue_search.gif" alt="[Search]" height="24" width="24"></a>
<a href="https://www.devili.iki.fi/" title="Home"><img src="../../../../../images/blue_home.gif" alt="[Home]" width=24 height=24></a>
<br>
<table cellspacing="0" border="0" width="100%">
<tr><td align="right" colspan="2"><small>
	This page has been created by <a href="mailto:rtiainen@suespammers.org">
	Sami Rautiainen</a>.
</small></td></tr><tr><td align="left"><small>
	Read the <a href="https://www.devili.iki.fi/general/copyright.html">small print</a>.
</small></td><td align="right"><small>
	Last updated 
	August 10, 2001.
</small></td></tr>
</table>

</body>

</html>
