#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 13 14:03:22 2021
# Process ID: 29973
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue Apr 13 14:03:36 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Apr 13 14:03:36 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Tue Apr 13 14:03:36 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31545
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 9683 ; free virtual = 122845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-31344-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-31344-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 9328 ; free virtual = 122490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 9569 ; free virtual = 122732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 9568 ; free virtual = 122731
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 9529 ; free virtual = 122692
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.312 ; gain = 0.000 ; free physical = 9905 ; free virtual = 123068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2457.312 ; gain = 0.000 ; free physical = 9887 ; free virtual = 123050
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 9490 ; free virtual = 122649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 9490 ; free virtual = 122649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 9488 ; free virtual = 122647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 9483 ; free virtual = 122642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 9379 ; free virtual = 122547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 8970 ; free virtual = 122136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 8970 ; free virtual = 122136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2466.328 ; gain = 72.949 ; free physical = 8975 ; free virtual = 122141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.266 ; gain = 78.887 ; free physical = 8966 ; free virtual = 122133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2472.266 ; gain = 14.953 ; free physical = 9023 ; free virtual = 122190
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.273 ; gain = 78.887 ; free physical = 9023 ; free virtual = 122190
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.273 ; gain = 0.000 ; free physical = 9016 ; free virtual = 122183
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.172 ; gain = 0.000 ; free physical = 8978 ; free virtual = 122144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2481.172 ; gain = 87.891 ; free physical = 9100 ; free virtual = 122266
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 14:05:16 2021...
[Tue Apr 13 14:05:26 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:31 ; elapsed = 00:01:51 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 10176 ; free virtual = 123341
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 9835 ; free virtual = 123022
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 9527 ; free virtual = 122712
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:05:31 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 2322 |     0 |     53200 |  4.36 |
|   LUT as Logic             | 2306 |     0 |     53200 |  4.33 |
|   LUT as Memory            |   16 |     0 |     17400 |  0.09 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   16 |     0 |           |       |
| Slice Registers            | 2614 |     0 |    106400 |  2.46 |
|   Register as Flip Flop    | 2614 |     0 |    106400 |  2.46 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 132   |          Yes |         Set |            - |
| 2482  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2482 |        Flop & Latch |
| LUT2     |  738 |                 LUT |
| LUT3     |  643 |                 LUT |
| LUT4     |  487 |                 LUT |
| LUT6     |  457 |                 LUT |
| LUT1     |  323 |                 LUT |
| CARRY4   |  293 |          CarryLogic |
| LUT5     |  167 |                 LUT |
| FDSE     |  132 |        Flop & Latch |
| SRLC32E  |    9 |  Distributed Memory |
| SRL16E   |    7 |  Distributed Memory |
| MUXF7    |    3 |               MuxFx |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2850.477 ; gain = 311.984 ; free physical = 8915 ; free virtual = 122120
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:05:36 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.668        0.000                      0                 3858        0.193        0.000                      0                 3858        4.020        0.000                       0                  2631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.668        0.000                      0                 3858        0.193        0.000                      0                 3858        4.020        0.000                       0                  2631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_7_reg_981_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 4.854ns (65.978%)  route 2.503ns (34.022%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2632, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[0]/Q
                         net (fo=15, unplaced)        0.719     2.210    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/Q[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     3.018 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.027    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.144 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.144    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.261 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.261    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.378 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.378    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.495 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.495    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.612 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.612    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.943 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12/O[3]
                         net (fo=2, unplaced)         0.629     4.572    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12_n_4
                         LUT2 (Prop_lut2_I0_O)        0.307     4.879 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[34]_i_16/O
                         net (fo=1, unplaced)         0.000     4.879    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[34]_i_16_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.392 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     5.392    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.723 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     6.352    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10_n_4
                         LUT3 (Prop_lut3_I0_O)        0.300     6.652 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[38]_i_2/O
                         net (fo=2, unplaced)         0.517     7.169    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[38]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.331     7.500 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[38]_i_6/O
                         net (fo=1, unplaced)         0.000     7.500    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[38]_i_6_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.876 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[42]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.993    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[42]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.330 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.330    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/tmp_product[44]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2632, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  2.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[49]_srl17___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_47/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2632, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_n_1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[49]_srl17___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_47/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2632, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[49]_srl17___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_47/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/sdiv_51ns_17s_64_55_seq_1_U11/fn1_sdiv_51ns_17s_64_55_seq_1_div_U/fn1_sdiv_51ns_17s_64_55_seq_1_div_u_0/r_stage_reg[49]_srl17___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_47
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455                bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Apr 13 14:05:37 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Tue Apr 13 14:05:37 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2397.203 ; gain = 0.000 ; free physical = 8490 ; free virtual = 121696
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2399.316 ; gain = 0.000 ; free physical = 9054 ; free virtual = 122262
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.875 ; gain = 0.000 ; free physical = 8891 ; free virtual = 122107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2667.875 ; gain = 276.609 ; free physical = 8891 ; free virtual = 122107
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.312 ; gain = 118.562 ; free physical = 8542 ; free virtual = 121759

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1070ececa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2799.312 ; gain = 0.000 ; free physical = 8539 ; free virtual = 121756

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e382faf8

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8195 ; free virtual = 121419
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10b815823

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8187 ; free virtual = 121411
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 90 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9ccbed73

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8188 ; free virtual = 121412
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 20 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9ccbed73

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8187 ; free virtual = 121411
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9ccbed73

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8187 ; free virtual = 121411
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9ccbed73

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8192 ; free virtual = 121415
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               7  |                                              0  |
|  Constant propagation         |              34  |              90  |                                              0  |
|  Sweep                        |               0  |              20  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.309 ; gain = 0.000 ; free physical = 8183 ; free virtual = 121406
Ending Logic Optimization Task | Checksum: 1e89be04b

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2906.309 ; gain = 24.012 ; free physical = 8182 ; free virtual = 121406

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e89be04b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.309 ; gain = 0.000 ; free physical = 8178 ; free virtual = 121402

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e89be04b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.309 ; gain = 0.000 ; free physical = 8178 ; free virtual = 121402

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.309 ; gain = 0.000 ; free physical = 8178 ; free virtual = 121402
Ending Netlist Obfuscation Task | Checksum: 1e89be04b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.309 ; gain = 0.000 ; free physical = 8178 ; free virtual = 121402
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7655 ; free virtual = 120881
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: efe53bfd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7655 ; free virtual = 120881
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7655 ; free virtual = 120881

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12ef11bc

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7660 ; free virtual = 120886

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7c0b0fc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7787 ; free virtual = 121013

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7c0b0fc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7793 ; free virtual = 121019
Phase 1 Placer Initialization | Checksum: 7c0b0fc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 7805 ; free virtual = 121031

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a504671d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3103.340 ; gain = 2.969 ; free physical = 9239 ; free virtual = 122465

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: bd14397c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3103.340 ; gain = 2.969 ; free physical = 9239 ; free virtual = 122465

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 40 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 8453 ; free virtual = 121683

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 2602f315d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 8274 ; free virtual = 121503
Phase 2.3 Global Placement Core | Checksum: 276b5ce73

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 8244 ; free virtual = 121474
Phase 2 Global Placement | Checksum: 276b5ce73

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 8244 ; free virtual = 121474

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 227ac0c59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 8259 ; free virtual = 121489

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf0f777b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 9668 ; free virtual = 122898

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17f5154b2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 9691 ; free virtual = 122921

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13c65a822

Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 9695 ; free virtual = 122925

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2397baf86

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 9590 ; free virtual = 122820

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 183988d52

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10283 ; free virtual = 123512

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20030d6d1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10277 ; free virtual = 123506
Phase 3 Detail Placement | Checksum: 20030d6d1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10277 ; free virtual = 123507

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3d56adfd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.369 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13197aa0c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10270 ; free virtual = 123500
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12ba09617

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10267 ; free virtual = 123497
Phase 4.1.1.1 BUFG Insertion | Checksum: 3d56adfd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10266 ; free virtual = 123496
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.369. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10265 ; free virtual = 123494
Phase 4.1 Post Commit Optimization | Checksum: e10b6531

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10263 ; free virtual = 123493

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e10b6531

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10259 ; free virtual = 123489

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e10b6531

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10257 ; free virtual = 123487
Phase 4.3 Placer Reporting | Checksum: e10b6531

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10255 ; free virtual = 123485

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10255 ; free virtual = 123485

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10254 ; free virtual = 123484
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec5843c8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10252 ; free virtual = 123482
Ending Placer Task | Checksum: 3e36d060

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10251 ; free virtual = 123481
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3119.348 ; gain = 18.977 ; free physical = 10275 ; free virtual = 123504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10233 ; free virtual = 123470
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10154 ; free virtual = 123385
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10117 ; free virtual = 123349
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3119.348 ; gain = 0.000 ; free physical = 10177 ; free virtual = 123416
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 475a83f ConstDB: 0 ShapeSum: 39c12821 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "p_15[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_15[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_15[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14a47a316

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3126.055 ; gain = 0.000 ; free physical = 11303 ; free virtual = 124468
Post Restoration Checksum: NetGraph: 934bc632 NumContArr: b6fbdce4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14a47a316

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3140.816 ; gain = 14.762 ; free physical = 11301 ; free virtual = 124466

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14a47a316

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3148.816 ; gain = 22.762 ; free physical = 11266 ; free virtual = 124432

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14a47a316

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3148.816 ; gain = 22.762 ; free physical = 11265 ; free virtual = 124431
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1de6ca035

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3163.699 ; gain = 37.645 ; free physical = 11352 ; free virtual = 124518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.450  | TNS=0.000  | WHS=0.115  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1afa68fc1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3163.699 ; gain = 37.645 ; free physical = 11315 ; free virtual = 124480

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4297
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4297
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1afa68fc1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11312 ; free virtual = 124478
Phase 3 Initial Routing | Checksum: 19132c830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11377 ; free virtual = 124543

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.153  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 144e67c6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11374 ; free virtual = 124540
Phase 4 Rip-up And Reroute | Checksum: 144e67c6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11379 ; free virtual = 124546

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 144e67c6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11378 ; free virtual = 124545

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 144e67c6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11389 ; free virtual = 124556
Phase 5 Delay and Skew Optimization | Checksum: 144e67c6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11389 ; free virtual = 124556

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 193de4b32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11382 ; free virtual = 124550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.153  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 193de4b32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11381 ; free virtual = 124549
Phase 6 Post Hold Fix | Checksum: 193de4b32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11380 ; free virtual = 124548

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.337009 %
  Global Horizontal Routing Utilization  = 0.431711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a7914e11

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11378 ; free virtual = 124546

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a7914e11

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3166.699 ; gain = 40.645 ; free physical = 11382 ; free virtual = 124551

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef59221b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3198.715 ; gain = 72.660 ; free physical = 11371 ; free virtual = 124540

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.153  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ef59221b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3198.715 ; gain = 72.660 ; free physical = 11371 ; free virtual = 124540
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3198.715 ; gain = 72.660 ; free physical = 11407 ; free virtual = 124575

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3198.715 ; gain = 79.367 ; free physical = 11407 ; free virtual = 124575
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3198.715 ; gain = 0.000 ; free physical = 11382 ; free virtual = 124560
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 14:06:35 2021...
[Tue Apr 13 14:06:50 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:01:13 . Memory (MB): peak = 2907.340 ; gain = 0.000 ; free physical = 13074 ; free virtual = 126139
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2907.340 ; gain = 0.000 ; free physical = 13019 ; free virtual = 126085
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3061.641 ; gain = 0.000 ; free physical = 12872 ; free virtual = 125937
Restored from archive | CPU: 0.190000 secs | Memory: 4.970078 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3061.641 ; gain = 0.000 ; free physical = 12871 ; free virtual = 125937
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.641 ; gain = 0.000 ; free physical = 12933 ; free virtual = 125998
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRLC32E => SRL16E: 1 instance 

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        7194 :
       # of nets not needing routing.......... :        2895 :
           # of internally routed nets........ :        2778 :
           # of implicitly routed ports....... :         117 :
       # of routable nets..................... :        4299 :
           # of fully routed nets............. :        4299 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:06:52 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.011ns (38.408%)  route 4.828ns (61.592%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.543     8.483    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.329     8.812 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.812    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 3.006ns (38.485%)  route 4.805ns (61.515%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.520     8.460    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.324     8.784 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.784    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.169ns (28.348%)  route 5.482ns (71.652%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X66Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=154, routed)         3.475     4.966    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.090 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6/O
                         net (fo=1, routed)           0.000     5.090    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.640 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.640    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.754 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.754    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.868    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.982 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.982    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.096 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.096    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.318 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.007     8.325    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.299     8.624 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.624    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X64Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 2.169ns (28.378%)  route 5.474ns (71.622%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X66Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=154, routed)         3.475     4.966    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.090 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6/O
                         net (fo=1, routed)           0.000     5.090    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.640 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.640    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.754 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.754    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.868    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.982 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.982    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.096 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.096    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.318 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.999     8.317    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.299     8.616 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.616    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 3.009ns (39.200%)  route 4.667ns (60.800%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.382     8.322    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.327     8.649 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.649    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 3.009ns (39.205%)  route 4.666ns (60.795%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.381     8.321    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.327     8.648 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.648    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 3.007ns (39.511%)  route 4.603ns (60.489%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.318     8.258    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.325     8.583 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.583    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 2.975ns (39.155%)  route 4.623ns (60.845%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.338     8.278    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.293     8.571 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.571    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 4.480ns (59.174%)  route 3.091ns (40.826%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y63         FDRE                                         r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/Q
                         net (fo=12, routed)          0.964     2.393    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/Q[3]
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.517 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18/O
                         net (fo=1, routed)           0.000     2.517    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.050 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.050    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.167 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.167    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.284 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.284    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.401 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.401    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.518 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.518    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.737 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12/O[0]
                         net (fo=2, routed)           0.639     4.376    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12_n_7
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15/O
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.221 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.449    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.720 f  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11/CO[0]
                         net (fo=13, routed)          0.842     6.562    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11_n_3
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.398     6.960 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_4/O
                         net (fo=2, routed)           0.645     7.606    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_4_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.332     7.938 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_8/O
                         net (fo=1, routed)           0.000     7.938    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_8_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.544 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.544    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/tmp_product[46]
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/ap_clk
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y69         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 4.753ns (62.861%)  route 2.808ns (37.139%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y63         FDRE                                         r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/Q
                         net (fo=12, routed)          0.964     2.393    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/Q[3]
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.517 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18/O
                         net (fo=1, routed)           0.000     2.517    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.050 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.050    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.167 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.167    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.284 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.284    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.401 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.401    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.518 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.518    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.737 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12/O[0]
                         net (fo=2, routed)           0.639     4.376    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12_n_7
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15/O
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.221 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.449    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.720 f  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11/CO[0]
                         net (fo=13, routed)          0.773     6.493    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.397     6.890 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_4/O
                         net (fo=2, routed)           0.432     7.322    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_4_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.328     7.650 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_8/O
                         net (fo=1, routed)           0.000     7.650    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_8_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[42]_i_1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.534    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/tmp_product[44]
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/ap_clk
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y69         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.417    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:06:52 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 2287 |     0 |     53200 |  4.30 |
|   LUT as Logic             | 2271 |     0 |     53200 |  4.27 |
|   LUT as Memory            |   16 |     0 |     17400 |  0.09 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   16 |     0 |           |       |
| Slice Registers            | 2575 |     0 |    106400 |  2.42 |
|   Register as Flip Flop    | 2575 |     0 |    106400 |  2.42 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 132   |          Yes |         Set |            - |
| 2443  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  833 |     0 |     13300 |  6.26 |
|   SLICEL                                   |  599 |     0 |           |       |
|   SLICEM                                   |  234 |     0 |           |       |
| LUT as Logic                               | 2271 |     0 |     53200 |  4.27 |
|   using O5 output only                     |    7 |       |           |       |
|   using O6 output only                     | 1742 |       |           |       |
|   using O5 and O6                          |  522 |       |           |       |
| LUT as Memory                              |   16 |     0 |     17400 |  0.09 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   16 |     0 |           |       |
|     using O5 output only                   |    6 |       |           |       |
|     using O6 output only                   |   10 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 2575 |     0 |    106400 |  2.42 |
|   Register driven from within the Slice    | 1545 |       |           |       |
|   Register driven from outside the Slice   | 1030 |       |           |       |
|     LUT in front of the register is unused |  582 |       |           |       |
|     LUT in front of the register is used   |  448 |       |           |       |
| Unique Control Sets                        |   42 |       |     13300 |  0.32 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2443 |        Flop & Latch |
| LUT2     |  729 |                 LUT |
| LUT3     |  637 |                 LUT |
| LUT4     |  506 |                 LUT |
| LUT6     |  425 |                 LUT |
| LUT1     |  317 |                 LUT |
| CARRY4   |  283 |          CarryLogic |
| LUT5     |  179 |                 LUT |
| FDSE     |  132 |        Flop & Latch |
| SRLC32E  |    8 |  Distributed Memory |
| SRL16E   |    8 |  Distributed Memory |
| MUXF7    |    3 |               MuxFx |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:06:53 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.152        0.000                      0                 3815        0.104        0.000                      0                 3815        4.020        0.000                       0                  2592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.152        0.000                      0                 3815        0.104        0.000                      0                 3815        4.020        0.000                       0                  2592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.011ns (38.408%)  route 4.828ns (61.592%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.543     8.483    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.329     8.812 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.812    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.008%)  route 0.102ns (41.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp[0]
    SLICE_X50Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X50Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y22   bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK




HLS: impl run complete: worst setup slack (WNS)=2.151528, worst hold slack (WHS)=0.104484, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 833 2287 2575 3 0 0 16 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 13 14:06:53 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          833
LUT:           2287
FF:            2575
DSP:              3
BRAM:             0
SRL:             16
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.332
CP achieved post-implementation:    7.848
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_33/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 14:06:53 2021...
