The following files were generated for 'chipscope_ila' in directory
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/verilog/coregen_chipscope/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila.cdc
   * chipscope_ila.constraints/chipscope_ila.ucf
   * chipscope_ila.constraints/chipscope_ila.xdc
   * chipscope_ila.ncf
   * chipscope_ila.ngc
   * chipscope_ila.ucf
   * chipscope_ila.v
   * chipscope_ila.veo
   * chipscope_ila.xdc
   * chipscope_ila_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * chipscope_ila.gise
   * chipscope_ila.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

