// Seed: 4058591780
module module_0 (
    output tri1 id_0,
    output wor  id_1
);
  always @(negedge -1);
  assign id_1 = 1;
  tri0 id_3;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    output tri id_4
);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  logic id_6;
endmodule
module module_2;
  always_ff @(posedge -1);
endmodule
module module_3 #(
    parameter id_1 = 32'd36,
    parameter id_5 = 32'd44
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[id_1+:id_1] = 'b0;
  always_comb @(negedge id_1 * 1 / id_1) id_2[id_1] <= id_1;
  wire id_3 = id_3;
  wire id_4;
  wire _id_5;
  logic [7:0][id_5 : (  -1  )] id_6;
  logic id_7;
  logic \id_8 ;
  ;
  wire id_9;
  wire id_10;
  logic [7:0] id_11;
  assign id_6[-1] = -1;
  assign id_11[1'd0-:-1] = -1 >>> -1'b0 ^ 1;
  module_2 modCall_1 ();
  wire id_12;
  localparam id_13 = 1;
endmodule
