bus Rc Rdc  Effc    Effdc   SOC
2   10   10   1   1   30