// Seed: 3192084557
module module_0 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd32
) ();
  wire id_1;
  assign module_2.id_3 = 0;
  defparam id_2.id_3 = 1 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2
);
  uwire id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri  id_3,
    input  wor  id_4,
    input  tri1 id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wor id_12, id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  module_0 modCall_1 ();
  assign id_12 = 1;
endmodule
