head	1.6;
access;
symbols
	binutils-2_24-branch:1.6.0.26
	binutils-2_24-branchpoint:1.6
	binutils-2_21_1:1.6
	binutils-2_23_2:1.6
	binutils-2_23_1:1.6
	binutils-2_23:1.6
	binutils-2_23-branch:1.6.0.24
	binutils-2_23-branchpoint:1.6
	binutils-2_22_branch:1.6.0.22
	binutils-2_22:1.6
	binutils-2_22-branch:1.6.0.20
	binutils-2_22-branchpoint:1.6
	binutils-2_21:1.6
	binutils-2_21-branch:1.6.0.18
	binutils-2_21-branchpoint:1.6
	binutils-2_20_1:1.6
	binutils-2_20:1.6
	binutils-arc-20081103-branch:1.6.0.16
	binutils-arc-20081103-branchpoint:1.6
	binutils-2_20-branch:1.6.0.14
	binutils-2_20-branchpoint:1.6
	dje-cgen-play1-branch:1.6.0.12
	dje-cgen-play1-branchpoint:1.6
	arc-20081103-branch:1.6.0.10
	arc-20081103-branchpoint:1.6
	binutils-2_19_1:1.6
	binutils-2_19:1.6
	binutils-2_19-branch:1.6.0.8
	binutils-2_19-branchpoint:1.6
	binutils-2_18:1.6
	binutils-2_18-branch:1.6.0.6
	binutils-2_18-branchpoint:1.6
	binutils-csl-coldfire-4_1-32:1.6
	binutils-csl-sourcerygxx-4_1-32:1.6
	binutils-csl-innovasic-fido-3_4_4-33:1.6
	binutils-csl-sourcerygxx-3_4_4-32:1.5
	binutils-csl-coldfire-4_1-30:1.6
	binutils-csl-sourcerygxx-4_1-30:1.6
	binutils-csl-coldfire-4_1-28:1.6
	binutils-csl-sourcerygxx-4_1-29:1.6
	binutils-csl-sourcerygxx-4_1-28:1.6
	binutils-csl-arm-2006q3-27:1.6
	binutils-csl-sourcerygxx-4_1-27:1.6
	binutils-csl-arm-2006q3-26:1.6
	binutils-csl-sourcerygxx-4_1-26:1.6
	binutils-csl-sourcerygxx-4_1-25:1.6
	binutils-csl-sourcerygxx-4_1-24:1.6
	binutils-csl-sourcerygxx-4_1-23:1.6
	binutils-csl-sourcerygxx-4_1-21:1.6
	binutils-csl-arm-2006q3-21:1.6
	binutils-csl-sourcerygxx-4_1-22:1.6
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.6
	binutils-csl-sourcerygxx-4_1-20:1.6
	binutils-csl-arm-2006q3-19:1.6
	binutils-csl-sourcerygxx-4_1-19:1.6
	binutils-csl-sourcerygxx-4_1-18:1.6
	binutils-csl-renesas-4_1-9:1.6
	binutils-csl-sourcerygxx-3_4_4-25:1.5
	binutils-csl-renesas-4_1-8:1.6
	binutils-csl-renesas-4_1-7:1.6
	binutils-csl-renesas-4_1-6:1.6
	binutils-csl-sourcerygxx-4_1-17:1.6
	binutils-csl-sourcerygxx-4_1-14:1.6
	binutils-csl-sourcerygxx-4_1-15:1.6
	binutils-csl-sourcerygxx-4_1-13:1.6
	binutils-2_17:1.6
	binutils-csl-sourcerygxx-4_1-12:1.6
	binutils-csl-sourcerygxx-3_4_4-21:1.6
	binutils-csl-wrs-linux-3_4_4-24:1.5
	binutils-csl-wrs-linux-3_4_4-23:1.5
	binutils-csl-sourcerygxx-4_1-9:1.6
	binutils-csl-sourcerygxx-4_1-8:1.6
	binutils-csl-sourcerygxx-4_1-7:1.6
	binutils-csl-arm-2006q1-6:1.6
	binutils-csl-sourcerygxx-4_1-6:1.6
	binutils-csl-wrs-linux-3_4_4-22:1.5
	binutils-csl-coldfire-4_1-11:1.6
	binutils-csl-sourcerygxx-3_4_4-19:1.6
	binutils-csl-coldfire-4_1-10:1.6
	binutils-csl-sourcerygxx-4_1-5:1.6
	binutils-csl-sourcerygxx-4_1-4:1.6
	binutils-csl-wrs-linux-3_4_4-21:1.5
	binutils-csl-morpho-4_1-4:1.6
	binutils-csl-sourcerygxx-3_4_4-17:1.6
	binutils-csl-wrs-linux-3_4_4-20:1.5
	binutils-2_17-branch:1.6.0.4
	binutils-2_17-branchpoint:1.6
	binutils-csl-2_17-branch:1.6.0.2
	binutils-csl-2_17-branchpoint:1.6
	binutils-csl-gxxpro-3_4-branch:1.5.0.14
	binutils-csl-gxxpro-3_4-branchpoint:1.5
	binutils-2_16_1:1.5
	binutils-csl-arm-2005q1b:1.5
	binutils-2_16:1.5
	binutils-csl-arm-2005q1a:1.5
	binutils-csl-arm-2005q1-branch:1.5.0.12
	binutils-csl-arm-2005q1-branchpoint:1.5
	binutils-2_16-branch:1.5.0.10
	binutils-2_16-branchpoint:1.5
	csl-arm-2004-q3d:1.5
	csl-arm-2004-q3:1.5
	binutils-2_15:1.5
	binutils-2_15-branchpoint:1.5
	csl-arm-2004-q1a:1.5
	csl-arm-2004-q1:1.5
	binutils-2_15-branch:1.5.0.8
	cagney_bfdfile-20040213-branch:1.5.0.6
	cagney_bfdfile-20040213-branchpoint:1.5
	cagney_bigcore-20040122-branch:1.5.0.4
	cagney_bigcore-20040122-branchpoint:1.5
	csl-arm-2003-q4:1.5
	binutils-2_14:1.5
	binutils-2_14-branch:1.5.0.2
	binutils-2_14-branchpoint:1.5
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.6
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.4
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.3
	binutils-2_11_1:1.3
	binutils-2_11:1.3
	x86_64versiong3:1.3
	binutils-2_11-branch:1.3.0.2
	binutils_latest_snapshot:1.6;
locks; strict;
comment	@# @;


1.6
date	2006.02.23.21.36.17;	author hjl;	state Exp;
branches;
next	1.5;

1.5
date	2003.04.23.17.51.42;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2002.12.05.02.08.01;	author wilson;	state Exp;
branches;
next	1.3;

1.3
date	2000.04.25.01.52.27;	author wilson;	state Exp;
branches;
next	1.2;

1.2
date	2000.04.24.23.53.54;	author wilson;	state Exp;
branches;
next	1.1;

1.1
date	2000.04.21.20.22.22;	author wilson;	state Exp;
branches;
next	;


desc
@@


1.6
log
@bfd/

2006-02-23  H.J. Lu  <hongjiu.lu@@intel.com>

	* cpu-ia64-opc.c (ins_immu5b): New.
	(ext_immu5b): Likewise.
	(elf64_ia64_operands): Add IMMU5b.

gas/

2006-02-23  H.J. Lu  <hongjiu.lu@@intel.com>

	* config/tc-ia64.c (operand_match): Handle IA64_OPND_IMMU5b.

gas/testsuite/

2006-02-23  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/ia64/opc-i.s: Add tests for tf.
	* gas/ia64/pseudo.s: Likewise.
	* gas/ia64/opc-i.d: Updated.
	* gas/ia64/pseudo.d: Likewise.

include/opcode/

2006-02-23  H.J. Lu  <hongjiu.lu@@intel.com>

	* ia64.h (ia64_opnd): Add IA64_OPND_IMMU5b.

opcodes/

2006-02-23  H.J. Lu  <hongjiu.lu@@intel.com>

	* ia64-opc-i.c (bXc): New.
	(mXc): Likewise.
	(OpX2TaTbYaXcC): Likewise.
	(TF). Likewise.
	(TFCM). Likewise.
	(ia64_opcodes_i): Add instructions for tf.

	* ia64-opc.h (IMMU5b): New.

	* ia64-asmtab.c: Regenerated.
@
text
@.text
	.type _start,@@function
_start:

	pmpyshr2 r4 = r5, r6, 0
	pmpyshr2.u r4 = r5, r6, 16

	pmpy2.r r4 = r5, r6
	pmpy2.l r4 = r5, r6

	mix1.r r4 = r5, r6
	mix2.r r4 = r5, r6
	mix4.r r4 = r5, r6
	mix1.l r4 = r5, r6
	mix2.l r4 = r5, r6
	mix4.l r4 = r5, r6

	pack2.uss r4 = r5, r6
	pack2.sss r4 = r5, r6
	pack4.sss r4 = r5, r6

	unpack1.h r4 = r5, r6
	unpack2.h r4 = r5, r6
	unpack4.h r4 = r5, r6
	unpack1.l r4 = r5, r6
	unpack2.l r4 = r5, r6
	unpack4.l r4 = r5, r6

	pmin1.u r4 = r5, r6
	pmax1.u r4 = r5, r6

	pmin2 r4 = r5, r6
	pmax2 r4 = r5, r6

	psad1 r4 = r5, r6

	mux1 r4 = r5, @@rev
	mux1 r4 = r5, @@mix
	mux1 r4 = r5, @@shuf
	mux1 r4 = r5, @@alt
	mux1 r4 = r5, @@brcst

	mux2 r4 = r5, 0
	mux2 r4 = r5, 0xff
	mux2 r4 = r5, 0xaa

	pshr2 r4 = r5, r6
	pshr2 r4 = r5, 0
	pshr2 r4 = r5, 8
	pshr2 r4 = r5, 31

	pshr4 r4 = r5, r6
	pshr4 r4 = r5, 0
	pshr4 r4 = r5, 8
	pshr4 r4 = r5, 31

	pshr2.u r4 = r5, r6
	pshr2.u r4 = r5, 0
	pshr2.u r4 = r5, 8
	pshr2.u r4 = r5, 31

	pshr4.u r4 = r5, r6
	pshr4.u r4 = r5, 0
	pshr4.u r4 = r5, 8
	pshr4.u r4 = r5, 31

	shr r4 = r5, r6
	shr.u r4 = r5, r6

	pshl2 r4 = r5, r6
	pshl2 r4 = r5, 0
	pshl2 r4 = r5, 8
	pshl2 r4 = r5, 31

	pshl4 r4 = r5, r6
	pshl4 r4 = r5, 0
	pshl4 r4 = r5, 8
	pshl4 r4 = r5, 31

	shl r4 = r5, r6

	popcnt r4 = r5

	shrp r4 = r5, r6, 0
	shrp r4 = r5, r6, 12
	shrp r4 = r5, r6, 63

	extr r4 = r5, 0, 16
	extr r4 = r5, 0, 63
	extr r4 = r5, 10, 40
	
	extr.u r4 = r5, 0, 16
	extr.u r4 = r5, 0, 63
	extr.u r4 = r5, 10, 40
	
	dep.z r4 = r5, 0, 16
	dep.z r4 = r5, 0, 63
	dep.z r4 = r5, 10, 40
	dep.z r4 = 0, 0, 16
	dep.z r4 = 127, 0, 63
	dep.z r4 = -128, 5, 50
	dep.z r4 = 0x55, 10, 40

	dep r4 = 0, r5, 0, 16
	dep r4 = -1, r5, 0, 63
// Insert padding NOPs to force the same template selection as IAS.
	nop.m 0
	nop.f 0
	dep r4 = r5, r6, 10, 7

	movl r4 = 0
	movl r4 = 0xffffffffffffffff
	movl r4 = 0x1234567890abcdef

	break.i 0
	break.i 0x1fffff

	nop.i 0
	nop.i 0x1fffff

	chk.s.i r4, _start

	mov r4 = b0
	mov b0 = r4

	mov pr = r4, 0
	mov pr = r4, 0x1234
	mov pr = r4, 0x1ffff

	mov pr.rot = 0
// ??? This was originally 0x3ffffff, but that generates an assembler warning
// that the testsuite infrastructure isn't set up to ignore.
	mov pr.rot = 0x3ff0000
	mov pr.rot = -0x4000000

	zxt1 r4 = r5
	zxt2 r4 = r5
	zxt4 r4 = r5

	sxt1 r4 = r5
	sxt2 r4 = r5
	sxt4 r4 = r5

	czx1.l r4 = r5
	czx2.l r4 = r5
	czx1.r r4 = r5
	czx2.r r4 = r5

	tbit.z p2, p3 = r4, 0
	tbit.z.unc p2, p3 = r4, 1
	tbit.z.and p2, p3 = r4, 2
	tbit.z.or p2, p3 = r4, 3
	tbit.z.or.andcm p2, p3 = r4, 4
	tbit.z.orcm p2, p3 = r4, 5
	tbit.z.andcm p2, p3 = r4, 6
	tbit.z.and.orcm p2, p3 = r4, 7
	tbit.nz p2, p3 = r4, 8
	tbit.nz.unc p2, p3 = r4, 9
	tbit.nz.and p2, p3 = r4, 10
	tbit.nz.or p2, p3 = r4, 11
	tbit.nz.or.andcm p2, p3 = r4, 12
	tbit.nz.orcm p2, p3 = r4, 13
	tbit.nz.andcm p2, p3 = r4, 14
	tbit.nz.and.orcm p2, p3 = r4, 15

	tnat.z p2, p3 = r4
	tnat.z.unc p2, p3 = r4
	tnat.z.and p2, p3 = r4
	tnat.z.or p2, p3 = r4
	tnat.z.or.andcm p2, p3 = r4
	tnat.z.orcm p2, p3 = r4
	tnat.z.andcm p2, p3 = r4
	tnat.z.and.orcm p2, p3 = r4
	tnat.nz p2, p3 = r4
	tnat.nz.unc p2, p3 = r4
	tnat.nz.and p2, p3 = r4
	tnat.nz.or p2, p3 = r4
	tnat.nz.or.andcm p2, p3 = r4
	tnat.nz.orcm p2, p3 = r4
	tnat.nz.andcm p2, p3 = r4
	tnat.nz.and.orcm p2, p3 = r4

	mov b3 = r4, .L1
	mov.imp b3 = r4, .L1
.space 240
.L1:
	mov.sptk b3 = r4, .L2
	mov.sptk.imp b3 = r4, .L2
.space 240
.L2:
	mov.dptk b3 = r4, .L3
	mov.dptk.imp b3 = r4, .L3
.space 240
.L3:

	mov.ret b3 = r4, .L4
	mov.ret.imp b3 = r4, .L4
.space 240
.L4:
	mov.ret.sptk b3 = r4, .L5
	mov.ret.sptk.imp b3 = r4, .L5
.space 240
.L5:
	mov.ret.dptk b3 = r4, .L6
	mov.ret.dptk.imp b3 = r4, .L6
.space 240
.L6:

	# instructions added by SDM2.1:

	hint @@pause
	hint.i 0
	hint.i @@pause
	hint.i 0x1fffff
(p7)	hint @@pause
(p7)	hint.i 0
(p7)	hint.i @@pause
(p7)	hint.i 0x1fffff
 (p7)	hint @@pause
 (p7)	hint.i 0
 (p7)	hint.i @@pause
 (p7)	hint.i 0x1fffff

	# instructions added by SDM2.2:

	tf.z p2, p3 = 39
	tf.z.unc p2, p3 = 39
	tf.z.and p2, p3 = 39
	tf.z.or p2, p3 = 39
	tf.z.or.andcm p2, p3 = 39
	tf.z.orcm p2, p3 = 39
	tf.z.andcm p2, p3 = 39
	tf.z.and.orcm p2, p3 = 39
	tf.nz p2, p3 = 39
	tf.nz.unc p2, p3 = 39
	tf.nz.and p2, p3 = 39
	tf.nz.or p2, p3 = 39
	tf.nz.or.andcm p2, p3 = 39
	tf.nz.orcm p2, p3 = 39
	tf.nz.andcm p2, p3 = 39
	tf.nz.and.orcm p2, p3 = 39

(p7)	tf.z p2, p3 = 39
(p7)	tf.z.unc p2, p3 = 39
(p7)	tf.z.and p2, p3 = 39
(p7)	tf.z.or p2, p3 = 39
(p7)	tf.z.or.andcm p2, p3 = 39
(p7)	tf.z.orcm p2, p3 = 39
(p7)	tf.z.andcm p2, p3 = 39
(p7)	tf.z.and.orcm p2, p3 = 39
(p7)	tf.nz p2, p3 = 39
(p7)	tf.nz.unc p2, p3 = 39
(p7)	tf.nz.and p2, p3 = 39
(p7)	tf.nz.or p2, p3 = 39
(p7)	tf.nz.or.andcm p2, p3 = 39
(p7)	tf.nz.orcm p2, p3 = 39
(p7)	tf.nz.andcm p2, p3 = 39
(p7)	tf.nz.and.orcm p2, p3 = 39
@


1.5
log
@More checks for valid labels
@
text
@d223 36
@


1.4
log
@Patch to update IA-64 port to SDM 2.1.
bfd/ChangeLog
	* cpu-ia64-opc.c: Add operand constant "ar.csd".
gas/ChangeLog
	* config/tc-ia64.c (pseudo_func): Add "@@pause" constant for "hint"
	instruction.
	(emit_one_bundle): Handle "hint" instruction.
	(operand_match): Match IA64_OPND_AR_CSD.
gas/testsuite/ChangeLog
	* gas/ia64/opc-b.d: Update for instructions added by SDM2.1.
	* gas/ia64/opc-b.s: Ditto.
	* gas/ia64/opc-f.d: Ditto.
	* gas/ia64/opc-f.s: Ditto.
	* gas/ia64/opc-i.d: Ditto.
	* gas/ia64/opc-i.s: Ditto.
	* gas/ia64/opc-m.d: Ditto.
	* gas/ia64/opc-m.s: Ditto.
	* gas/ia64/opc-x.d: Ditto.
	* gas/ia64/opc-x.s: Ditto.
include/opcode/ChangeLog
	* ia64.h: Fix copyright message.
	(IA64_OPND_AR_CSD): New operand kind.
opcodes/ChangeLog
	* ia64-opc-d.c (ia64_opcodes_d): Add "hint" instruction.
	* ia64-opc-b.c: Add "hint.b" instruction.
	* ia64-opc-f.c: Add "hint.f" instruction.
	* ia64-opc-i.c: Add "hint.i" instruction.
	* ia64-opc-m.c: Add "hint.m", "fc.i", "ld16", "st16", and
	"cmp8xchg16" instructions.
	* ia64-opc-x.c: Add "hint.x" instruction.
	* ia64-opc.h (AR_CSD): New macro.
	* ia64-ic.tbl: Update according to SDM2.1.
	* ia64-raw.tbl: Ditto.
	* ia64-waw.tbl: Ditto.
	* ia64-gen.c (in_iclass): Handle "hint" like "nop".
	(lookup_regindex): Recognize AR[FCR], AR[EFLAG], AR[CSD],
	AR[SSD], AR[CFLG], AR[FSR], AR[FIR], and AR[FDR].
	* ia64-asmtab.c: Regenerate.
@
text
@d215 8
@


1.3
log
@Really fix last IA-64 gas testsuite failure.
	* gas/ia64/opc-i.d: Change pmin2.u to pmin2.  Change pmax2.u to pmax2.
	Change MLI to MLX.  Switch operands for output matching tbit.z.orcm,
	tbit.z.andcm, tbit.nz.orcm, tbit.nz.andcm, tnat.z.orcm, tnat.z.andcm,
	tnat.nz.orcm, tnat.nz.andcm inputs.
	* gas/ia64/opc-i.pl: Insert padding nops before last dep.
	* gas/ia64/opc-i.s: Regenerate.
@
text
@d209 6
@


1.2
log
@Fix last remaining IA-64 gas testsuite failure.
	* gas/ia64/opc-i.s: Regenerate.
	* gas/ia64/opc-f.pl: Add explicit stop at end.
@
text
@d106 3
@


1.1
log
@IA-64 ELF support.
@
text
@d128 2
d180 3
a182 16
	mov.few.dc.dc b3 = r4, .L1
	mov.few.dc.dc.imp b3 = r4, .L1
	mov.few.dc.nt b3 = r4, .L1
	mov.few.dc.nt.imp b3 = r4, .L1
	mov.few.tk.dc b3 = r4, .L1
	mov.few.tk.dc.imp b3 = r4, .L1
	mov.few.tk.tk b3 = r4, .L1
	mov.few.tk.tk.imp b3 = r4, .L1
	mov.few.tk.nt b3 = r4, .L1
	mov.few.tk.nt.imp b3 = r4, .L1
	mov.few.nt.dc b3 = r4, .L1
	mov.few.nt.dc.imp b3 = r4, .L1
	mov.few.nt.tk b3 = r4, .L1
	mov.few.nt.tk.imp b3 = r4, .L1
	mov.few.nt.nt b3 = r4, .L1
	mov.few.nt.nt.imp b3 = r4, .L1
d184 3
a186 16
	mov.many.dc.dc b3 = r4, .L2
	mov.many.dc.dc.imp b3 = r4, .L2
	mov.many.dc.nt b3 = r4, .L2
	mov.many.dc.nt.imp b3 = r4, .L2
	mov.many.tk.dc b3 = r4, .L2
	mov.many.tk.dc.imp b3 = r4, .L2
	mov.many.tk.tk b3 = r4, .L2
	mov.many.tk.tk.imp b3 = r4, .L2
	mov.many.tk.nt b3 = r4, .L2
	mov.many.tk.nt.imp b3 = r4, .L2
	mov.many.nt.dc b3 = r4, .L2
	mov.many.nt.dc.imp b3 = r4, .L2
	mov.many.nt.tk b3 = r4, .L2
	mov.many.nt.tk.imp b3 = r4, .L2
	mov.many.nt.nt b3 = r4, .L2
	mov.many.nt.nt.imp b3 = r4, .L2
d188 3
a190 16
	mov.sptk.few.dc.dc b3 = r4, .L3
	mov.sptk.few.dc.dc.imp b3 = r4, .L3
	mov.sptk.few.dc.nt b3 = r4, .L3
	mov.sptk.few.dc.nt.imp b3 = r4, .L3
	mov.sptk.few.tk.dc b3 = r4, .L3
	mov.sptk.few.tk.dc.imp b3 = r4, .L3
	mov.sptk.few.tk.tk b3 = r4, .L3
	mov.sptk.few.tk.tk.imp b3 = r4, .L3
	mov.sptk.few.tk.nt b3 = r4, .L3
	mov.sptk.few.tk.nt.imp b3 = r4, .L3
	mov.sptk.few.nt.dc b3 = r4, .L3
	mov.sptk.few.nt.dc.imp b3 = r4, .L3
	mov.sptk.few.nt.tk b3 = r4, .L3
	mov.sptk.few.nt.tk.imp b3 = r4, .L3
	mov.sptk.few.nt.nt b3 = r4, .L3
	mov.sptk.few.nt.nt.imp b3 = r4, .L3
d192 4
a195 16
	mov.sptk.many.dc.dc b3 = r4, .L4
	mov.sptk.many.dc.dc.imp b3 = r4, .L4
	mov.sptk.many.dc.nt b3 = r4, .L4
	mov.sptk.many.dc.nt.imp b3 = r4, .L4
	mov.sptk.many.tk.dc b3 = r4, .L4
	mov.sptk.many.tk.dc.imp b3 = r4, .L4
	mov.sptk.many.tk.tk b3 = r4, .L4
	mov.sptk.many.tk.tk.imp b3 = r4, .L4
	mov.sptk.many.tk.nt b3 = r4, .L4
	mov.sptk.many.tk.nt.imp b3 = r4, .L4
	mov.sptk.many.nt.dc b3 = r4, .L4
	mov.sptk.many.nt.dc.imp b3 = r4, .L4
	mov.sptk.many.nt.tk b3 = r4, .L4
	mov.sptk.many.nt.tk.imp b3 = r4, .L4
	mov.sptk.many.nt.nt b3 = r4, .L4
	mov.sptk.many.nt.nt.imp b3 = r4, .L4
d197 3
a199 16
	mov.dptk.few.dc.dc b3 = r4, .L5
	mov.dptk.few.dc.dc.imp b3 = r4, .L5
	mov.dptk.few.dc.nt b3 = r4, .L5
	mov.dptk.few.dc.nt.imp b3 = r4, .L5
	mov.dptk.few.tk.dc b3 = r4, .L5
	mov.dptk.few.tk.dc.imp b3 = r4, .L5
	mov.dptk.few.tk.tk b3 = r4, .L5
	mov.dptk.few.tk.tk.imp b3 = r4, .L5
	mov.dptk.few.tk.nt b3 = r4, .L5
	mov.dptk.few.tk.nt.imp b3 = r4, .L5
	mov.dptk.few.nt.dc b3 = r4, .L5
	mov.dptk.few.nt.dc.imp b3 = r4, .L5
	mov.dptk.few.nt.tk b3 = r4, .L5
	mov.dptk.few.nt.tk.imp b3 = r4, .L5
	mov.dptk.few.nt.nt b3 = r4, .L5
	mov.dptk.few.nt.nt.imp b3 = r4, .L5
d201 3
a203 16
	mov.dptk.many.dc.dc b3 = r4, .L6
	mov.dptk.many.dc.dc.imp b3 = r4, .L6
	mov.dptk.many.dc.nt b3 = r4, .L6
	mov.dptk.many.dc.nt.imp b3 = r4, .L6
	mov.dptk.many.tk.dc b3 = r4, .L6
	mov.dptk.many.tk.dc.imp b3 = r4, .L6
	mov.dptk.many.tk.tk b3 = r4, .L6
	mov.dptk.many.tk.tk.imp b3 = r4, .L6
	mov.dptk.many.tk.nt b3 = r4, .L6
	mov.dptk.many.tk.nt.imp b3 = r4, .L6
	mov.dptk.many.nt.dc b3 = r4, .L6
	mov.dptk.many.nt.dc.imp b3 = r4, .L6
	mov.dptk.many.nt.tk b3 = r4, .L6
	mov.dptk.many.nt.tk.imp b3 = r4, .L6
	mov.dptk.many.nt.nt b3 = r4, .L6
	mov.dptk.many.nt.nt.imp b3 = r4, .L6
a204 103

	mov.ret.few.dc.dc b3 = r4, .L7
	mov.ret.few.dc.dc.imp b3 = r4, .L7
	mov.ret.few.dc.nt b3 = r4, .L7
	mov.ret.few.dc.nt.imp b3 = r4, .L7
	mov.ret.few.tk.dc b3 = r4, .L7
	mov.ret.few.tk.dc.imp b3 = r4, .L7
	mov.ret.few.tk.tk b3 = r4, .L7
	mov.ret.few.tk.tk.imp b3 = r4, .L7
	mov.ret.few.tk.nt b3 = r4, .L7
	mov.ret.few.tk.nt.imp b3 = r4, .L7
	mov.ret.few.nt.dc b3 = r4, .L7
	mov.ret.few.nt.dc.imp b3 = r4, .L7
	mov.ret.few.nt.tk b3 = r4, .L7
	mov.ret.few.nt.tk.imp b3 = r4, .L7
	mov.ret.few.nt.nt b3 = r4, .L7
	mov.ret.few.nt.nt.imp b3 = r4, .L7
.L7:
	mov.ret.many.dc.dc b3 = r4, .L8
	mov.ret.many.dc.dc.imp b3 = r4, .L8
	mov.ret.many.dc.nt b3 = r4, .L8
	mov.ret.many.dc.nt.imp b3 = r4, .L8
	mov.ret.many.tk.dc b3 = r4, .L8
	mov.ret.many.tk.dc.imp b3 = r4, .L8
	mov.ret.many.tk.tk b3 = r4, .L8
	mov.ret.many.tk.tk.imp b3 = r4, .L8
	mov.ret.many.tk.nt b3 = r4, .L8
	mov.ret.many.tk.nt.imp b3 = r4, .L8
	mov.ret.many.nt.dc b3 = r4, .L8
	mov.ret.many.nt.dc.imp b3 = r4, .L8
	mov.ret.many.nt.tk b3 = r4, .L8
	mov.ret.many.nt.tk.imp b3 = r4, .L8
	mov.ret.many.nt.nt b3 = r4, .L8
	mov.ret.many.nt.nt.imp b3 = r4, .L8
.L8:
	mov.ret.sptk.few.dc.dc b3 = r4, .L9
	mov.ret.sptk.few.dc.dc.imp b3 = r4, .L9
	mov.ret.sptk.few.dc.nt b3 = r4, .L9
	mov.ret.sptk.few.dc.nt.imp b3 = r4, .L9
	mov.ret.sptk.few.tk.dc b3 = r4, .L9
	mov.ret.sptk.few.tk.dc.imp b3 = r4, .L9
	mov.ret.sptk.few.tk.tk b3 = r4, .L9
	mov.ret.sptk.few.tk.tk.imp b3 = r4, .L9
	mov.ret.sptk.few.tk.nt b3 = r4, .L9
	mov.ret.sptk.few.tk.nt.imp b3 = r4, .L9
	mov.ret.sptk.few.nt.dc b3 = r4, .L9
	mov.ret.sptk.few.nt.dc.imp b3 = r4, .L9
	mov.ret.sptk.few.nt.tk b3 = r4, .L9
	mov.ret.sptk.few.nt.tk.imp b3 = r4, .L9
	mov.ret.sptk.few.nt.nt b3 = r4, .L9
	mov.ret.sptk.few.nt.nt.imp b3 = r4, .L9
.L9:
	mov.ret.sptk.many.dc.dc b3 = r4, .L10
	mov.ret.sptk.many.dc.dc.imp b3 = r4, .L10
	mov.ret.sptk.many.dc.nt b3 = r4, .L10
	mov.ret.sptk.many.dc.nt.imp b3 = r4, .L10
	mov.ret.sptk.many.tk.dc b3 = r4, .L10
	mov.ret.sptk.many.tk.dc.imp b3 = r4, .L10
	mov.ret.sptk.many.tk.tk b3 = r4, .L10
	mov.ret.sptk.many.tk.tk.imp b3 = r4, .L10
	mov.ret.sptk.many.tk.nt b3 = r4, .L10
	mov.ret.sptk.many.tk.nt.imp b3 = r4, .L10
	mov.ret.sptk.many.nt.dc b3 = r4, .L10
	mov.ret.sptk.many.nt.dc.imp b3 = r4, .L10
	mov.ret.sptk.many.nt.tk b3 = r4, .L10
	mov.ret.sptk.many.nt.tk.imp b3 = r4, .L10
	mov.ret.sptk.many.nt.nt b3 = r4, .L10
	mov.ret.sptk.many.nt.nt.imp b3 = r4, .L10
.L10:
	mov.ret.dptk.few.dc.dc b3 = r4, .L11
	mov.ret.dptk.few.dc.dc.imp b3 = r4, .L11
	mov.ret.dptk.few.dc.nt b3 = r4, .L11
	mov.ret.dptk.few.dc.nt.imp b3 = r4, .L11
	mov.ret.dptk.few.tk.dc b3 = r4, .L11
	mov.ret.dptk.few.tk.dc.imp b3 = r4, .L11
	mov.ret.dptk.few.tk.tk b3 = r4, .L11
	mov.ret.dptk.few.tk.tk.imp b3 = r4, .L11
	mov.ret.dptk.few.tk.nt b3 = r4, .L11
	mov.ret.dptk.few.tk.nt.imp b3 = r4, .L11
	mov.ret.dptk.few.nt.dc b3 = r4, .L11
	mov.ret.dptk.few.nt.dc.imp b3 = r4, .L11
	mov.ret.dptk.few.nt.tk b3 = r4, .L11
	mov.ret.dptk.few.nt.tk.imp b3 = r4, .L11
	mov.ret.dptk.few.nt.nt b3 = r4, .L11
	mov.ret.dptk.few.nt.nt.imp b3 = r4, .L11
.L11:
	mov.ret.dptk.many.dc.dc b3 = r4, .L12
	mov.ret.dptk.many.dc.dc.imp b3 = r4, .L12
	mov.ret.dptk.many.dc.nt b3 = r4, .L12
	mov.ret.dptk.many.dc.nt.imp b3 = r4, .L12
	mov.ret.dptk.many.tk.dc b3 = r4, .L12
	mov.ret.dptk.many.tk.dc.imp b3 = r4, .L12
	mov.ret.dptk.many.tk.tk b3 = r4, .L12
	mov.ret.dptk.many.tk.tk.imp b3 = r4, .L12
	mov.ret.dptk.many.tk.nt b3 = r4, .L12
	mov.ret.dptk.many.tk.nt.imp b3 = r4, .L12
	mov.ret.dptk.many.nt.dc b3 = r4, .L12
	mov.ret.dptk.many.nt.dc.imp b3 = r4, .L12
	mov.ret.dptk.many.nt.tk b3 = r4, .L12
	mov.ret.dptk.many.nt.tk.imp b3 = r4, .L12
	mov.ret.dptk.many.nt.nt b3 = r4, .L12
	mov.ret.dptk.many.nt.nt.imp b3 = r4, .L12
.L12:
@

