0.7
2020.2
Oct 13 2023
20:47:58
F:/processorDesign/riscv/sinnglecycle/sinnglecycle.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/adder.sv,1755395669,systemVerilog,,F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/adder_tb.sv,,adder,,uvm,,,,,,
F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/adder_tb.sv,1755394368,systemVerilog,,,,adder_tb,,uvm,,,,,,
F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/pkg.sv,1755392649,systemVerilog,F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/subtractor.sv,F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/subtractor.sv,,$unit_pkg_sv_344058093;pkg,,uvm,,,,,,
F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/subtractor.sv,1755418054,systemVerilog,F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/subtractor_tb.sv,F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/subtractor_tb.sv,,$unit_subtractor_sv_3620576724;subtractor,,uvm,,,,,,
F:/processorDesign/riscv/sinnglecycle/sinnglecycle.srcs/sources_1/new/subtractor_tb.sv,1755491746,systemVerilog,,,,subtractor_tb,,uvm,,,,,,
