ila.vhd,vhdl,xil_defaultlib,../../../../TP_Final.srcs/sources_1/ip/ila/sim/ila.vhd,incdir="../../../../TP_Final.srcs/sources_1/ip/ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
