Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: projeto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "projeto.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "projeto"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : projeto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : projeto.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0016>.
    Found 26-bit up counter for signal <contador>.
    Found 1-bit register for signal <estado<0>>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : projeto.ngr
Top Level Output File Name         : projeto
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Macro Statistics :
# ROMs                             : 1
#      16x8-bit ROM                : 1
# Registers                        : 3
#      1-bit register              : 1
#      4-bit register              : 1
#      8-bit register              : 1
# Counters                         : 1
#      26-bit up counter           : 1

Cell Usage :
# BELS                             : 107
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT3_L                      : 26
#      LUT4                        : 16
#      LUT4_D                      : 3
#      LUT4_L                      : 2
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 39
#      FDCE                        : 5
#      FDCPE                       : 26
#      FDP                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      28  out of   4656     0%  
 Number of Slice Flip Flops:            39  out of   9312     0%  
 Number of 4 input LUTs:                52  out of   9312     0%  
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.128ns (Maximum Frequency: 140.292MHz)
   Minimum input arrival time before clock: 7.706ns
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.128ns (frequency: 140.292MHz)
  Total number of paths / destination ports: 955 / 70
-------------------------------------------------------------------------
Delay:               7.128ns (Levels of Logic = 3)
  Source:            contador_8 (FF)
  Destination:       estado_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: contador_8 to estado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.455   1.082  contador_8 (contador_8)
     LUT4:I0->O            1   0.757   0.931  _n0011610 (CHOICE76)
     LUT4_D:I1->O          2   0.778   0.931  _n0011639 (N4)
     LUT4:I2->O            1   0.757   0.801  _n002111 (_n0021)
     FDCE:CE                   0.636          estado_0
    ----------------------------------------
    Total                      7.128ns (3.383ns logic, 3.745ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 404 / 53
-------------------------------------------------------------------------
Offset:              7.706ns (Levels of Logic = 29)
  Source:            entrada (PAD)
  Destination:       contador_25 (FF)
  Destination Clock: clock rising

  Data Path: entrada to contador_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.228   2.041  entrada_IBUF (entrada_IBUF)
     LUT2_L:I0->LO         1   0.757   0.000  _n001411 (_n0014)
     MUXCY:S->O            1   0.476   0.000  contador_inst_cy_0 (contador_inst_cy_0)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_1 (contador_inst_cy_1)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_2 (contador_inst_cy_2)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_3 (contador_inst_cy_3)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_4 (contador_inst_cy_4)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_5 (contador_inst_cy_5)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_6 (contador_inst_cy_6)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_7 (contador_inst_cy_7)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_8 (contador_inst_cy_8)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_9 (contador_inst_cy_9)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_10 (contador_inst_cy_10)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_11 (contador_inst_cy_11)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_12 (contador_inst_cy_12)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_13 (contador_inst_cy_13)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_14 (contador_inst_cy_14)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_15 (contador_inst_cy_15)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_16 (contador_inst_cy_16)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_17 (contador_inst_cy_17)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_18 (contador_inst_cy_18)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_19 (contador_inst_cy_19)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_20 (contador_inst_cy_20)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_21 (contador_inst_cy_21)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_22 (contador_inst_cy_22)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_23 (contador_inst_cy_23)
     MUXCY:CI->O           1   0.072   0.000  contador_inst_cy_24 (contador_inst_cy_24)
     MUXCY:CI->O           0   0.072   0.000  contador_inst_cy_25 (contador_inst_cy_25)
     XORCY:CI->O           1   0.974   0.000  contador_inst_sum_25 (contador_inst_sum_25)
     FDCPE:D                   0.418          contador_25
    ----------------------------------------
    Total                      7.706ns (5.666ns logic, 2.041ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.986ns (Levels of Logic = 1)
  Source:            segmento_7 (FF)
  Destination:       display<7> (PAD)
  Source Clock:      clock rising

  Data Path: segmento_7 to display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.455   0.801  segmento_7 (segmento_7)
     OBUF:I->O                 6.730          display_7_OBUF (display<7>)
    ----------------------------------------
    Total                      7.986ns (7.185ns logic, 0.801ns route)
                                       (90.0% logic, 10.0% route)

=========================================================================
CPU : 2.02 / 2.21 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 179540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

