#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 11 21:04:38 2024
# Process ID: 8932
# Current directory: C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1
# Command line: vivado.exe -log A7BoardTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source A7BoardTop.tcl
# Log file: C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/A7BoardTop.vds
# Journal file: C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1\vivado.jou
# Running On: Desktop-qUBECk, OS: Windows, CPU Frequency: 4104 MHz, CPU Physical cores: 6, Host memory: 34266 MB
#-----------------------------------------------------------
source A7BoardTop.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 533.332 ; gain = 181.828
Command: synth_design -top A7BoardTop -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1437.547 ; gain = 438.996
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:217]
WARNING: [Synth 8-6901] identifier 'dpi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:219]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:219]
WARNING: [Synth 8-6901] identifier 'dpi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:238]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:238]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:253]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:321]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:325]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:329]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:332]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:335]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:336]
WARNING: [Synth 8-6901] identifier 'dmi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:338]
WARNING: [Synth 8-6901] identifier 'dpi' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:338]
WARNING: [Synth 8-6901] identifier 'ukprdyd' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:350]
WARNING: [Synth 8-6901] identifier 'nakd' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:351]
WARNING: [Synth 8-6901] identifier 'ukprdyd' is used before its declaration [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:352]
INFO: [Synth 8-638] synthesizing module 'A7BoardTop' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:80]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'clk_wiz_0Inst' of component 'clk_wiz_0' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:255]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/clk_wiz_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/clk_wiz_1_stub.vhdl:6' bound to instance 'clk_wiz_1Inst' of component 'clk_wiz_1' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:276]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/clk_wiz_1_stub.vhdl:16]
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:293]
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:294]
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:295]
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:296]
INFO: [Synth 8-3491] module 'dvid' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:15' bound to instance 'dvidInst' of component 'dvid' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:300]
INFO: [Synth 8-638] synthesizing module 'dvid' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:31]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/TMDS_encoder.vhd:14' bound to instance 'TDMS_encoder_red' of component 'TDMS_encoder' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:56]
INFO: [Synth 8-638] synthesizing module 'TDMS_encoder' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/TMDS_encoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'TDMS_encoder' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/TMDS_encoder.vhd:22]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/TMDS_encoder.vhd:14' bound to instance 'TDMS_encoder_green' of component 'TDMS_encoder' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:57]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/TMDS_encoder.vhd:14' bound to instance 'TDMS_encoder_blue' of component 'TDMS_encoder' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:58]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_red' to cell 'ODDR2' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:60]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_green' to cell 'ODDR2' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:63]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_blue' to cell 'ODDR2' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:66]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_clock' to cell 'ODDR2' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dvid' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/dvid.vhd:31]
INFO: [Synth 8-3491] module 'tangerineSOC' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:34' bound to instance 'tangerineSOCInst' of component 'tangerineSOC' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:323]
INFO: [Synth 8-638] synthesizing module 'tangerineSOC' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:91]
INFO: [Synth 8-3491] module 'fontPROM' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/fontPROM_stub.vhdl:6' bound to instance 'fontPromInst' of component 'fontPROM' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:654]
INFO: [Synth 8-638] synthesizing module 'fontPROM' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/fontPROM_stub.vhdl:15]
INFO: [Synth 8-3491] module 'systemRam' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/systemRam_stub.vhdl:6' bound to instance 'systemRamInst' of component 'systemRam' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:663]
INFO: [Synth 8-638] synthesizing module 'systemRam' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/systemRam_stub.vhdl:22]
INFO: [Synth 8-3491] module 'fastRam' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/fastRam_stub.vhdl:6' bound to instance 'fastRamInst' of component 'fastRam' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:687]
INFO: [Synth 8-638] synthesizing module 'fastRam' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/fastRam_stub.vhdl:17]
INFO: [Synth 8-3491] module 'pixelGenTxt' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenTxt.vhd:9' bound to instance 'pixelGenInst' of component 'pixelGenTxt' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:718]
INFO: [Synth 8-638] synthesizing module 'pixelGenTxt' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenTxt.vhd:58]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenTxt.vhd:94]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenTxt.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'pixelGenTxt' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenTxt.vhd:58]
INFO: [Synth 8-3491] module 'pixelGenGfx' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenGfx.vhd:7' bound to instance 'pixelGenGfxInst' of component 'pixelGenGfx' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:752]
INFO: [Synth 8-638] synthesizing module 'pixelGenGfx' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenGfx.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pixelGenGfx' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/pixelGenGfx.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:803]
INFO: [Synth 8-3491] module 'nekoRv' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:24' bound to instance 'nekoRvInst' of component 'nekoRv' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:981]
INFO: [Synth 8-638] synthesizing module 'nekoRv' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:233]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:417]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:982]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:1045]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:1118]
INFO: [Synth 8-256] done synthesizing module 'nekoRv' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/nekoRv.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:1058]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/uart.vhd:7' bound to instance 'UARTInst' of component 'UART' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:1179]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/uart.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/uart.vhd:153]
	Parameter inputWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inputSync' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/InputSync.vhd:7' bound to instance 'rxdSyncInst' of component 'inputSync' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/uart.vhd:239]
INFO: [Synth 8-638] synthesizing module 'inputSync' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/InputSync.vhd:26]
	Parameter inputWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inputSync' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/InputSync.vhd:26]
INFO: [Synth 8-3491] module 'uartFiFo' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/uartFiFo_stub.vhdl:6' bound to instance 'rxFiFoInst' of component 'uartFiFo' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/uart.vhd:256]
INFO: [Synth 8-638] synthesizing module 'uartFiFo' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/uartFiFo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/uart.vhd:39]
INFO: [Synth 8-3491] module 'SPI' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/spi.vhd:7' bound to instance 'SPIInst' of component 'SPI' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:1208]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/spi.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/spi.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SPI' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/spi.vhd:32]
INFO: [Synth 8-3491] module 'usbHost' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:8' bound to instance 'usbHostInst' of component 'usbHost' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:1235]
INFO: [Synth 8-638] synthesizing module 'usbHost' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:164]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:252]
INFO: [Synth 8-3491] module 'usb_hid_host' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:12' bound to instance 'usb_hid_host0Inst' of component 'usb_hid_host' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:286]
INFO: [Synth 8-6157] synthesizing module 'usb_hid_host' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:12]
INFO: [Synth 8-6157] synthesizing module 'ukp' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:170]
INFO: [Synth 8-6157] synthesizing module 'usb_hid_host_rom' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host_rom.v:1]
INFO: [Synth 8-3876] $readmem data file 'usb_hid_host_rom.hex' is read successfully [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host_rom.v:7]
INFO: [Synth 8-6155] done synthesizing module 'usb_hid_host_rom' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host_rom.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:242]
INFO: [Synth 8-6155] done synthesizing module 'ukp' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:104]
INFO: [Synth 8-6155] done synthesizing module 'usb_hid_host' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:12]
INFO: [Synth 8-3491] module 'keyboardFifo' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/keyboardFifo_stub.vhdl:6' bound to instance 'keyboardFifoinst' of component 'keyboardFifo' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:345]
INFO: [Synth 8-638] synthesizing module 'keyboardFifo' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/keyboardFifo_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'usbHost' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usbHost.vhd:36]
INFO: [Synth 8-3491] module 'sdramDMA' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:33' bound to instance 'sdramDMAInst' of component 'sdramDMA' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:1263]
INFO: [Synth 8-638] synthesizing module 'sdramDMA' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:106]
INFO: [Synth 8-226] default block is never used [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:195]
INFO: [Synth 8-3491] module 'gfxBufRam' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/gfxBufRam_stub.vhdl:6' bound to instance 'gfxBufRamInst' of component 'gfxBufRam' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:1387]
INFO: [Synth 8-638] synthesizing module 'gfxBufRam' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/.Xil/Vivado-8932-Desktop-qUBECk/realtime/gfxBufRam_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'sdramDMA' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:106]
INFO: [Synth 8-3491] module 'blitter' declared at 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/blitter.vhd:29' bound to instance 'blitterInst' of component 'blitter' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'blitter' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/blitter.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'blitter' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/blitter.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'tangerineSOC' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/tangerineSOC.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'A7BoardTop' (0#1) [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/A7BoardTop.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element record1_reg was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:347]
WARNING: [Synth 8-6014] Unused sequential element bank_reg was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:348]
WARNING: [Synth 8-6014] Unused sequential element nakd_reg was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:351]
WARNING: [Synth 8-6014] Unused sequential element regs_reg[0] was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:153]
WARNING: [Synth 8-6014] Unused sequential element regs_reg[1] was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:153]
WARNING: [Synth 8-6014] Unused sequential element regs_reg[2] was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:153]
WARNING: [Synth 8-6014] Unused sequential element regs_reg[3] was removed.  [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:153]
WARNING: [Synth 8-3848] Net ch2DmaReady in module/entity sdramDMA does not have driver. [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:78]
WARNING: [Synth 8-3848] Net ch2Dout in module/entity sdramDMA does not have driver. [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:80]
WARNING: [Synth 8-7129] Port reset in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port blitterClock in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[31] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[30] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[29] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[28] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[27] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[26] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[25] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[24] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[23] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[22] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[21] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[20] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[19] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[18] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[17] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[16] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[15] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[14] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[13] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[12] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[11] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[10] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[9] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[8] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[7] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[6] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[5] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[4] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMask[3] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMask[2] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMask[1] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataMask[0] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDmaReady in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[31] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[30] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[29] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[28] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[27] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[26] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[25] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[24] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[23] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[22] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[21] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[20] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[19] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[18] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[17] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[16] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[15] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[14] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[13] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[12] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[11] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[10] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[9] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[8] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[7] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[6] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[5] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[4] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[3] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[2] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[1] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bltDin[0] in module blitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2DmaReady in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[31] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[30] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[29] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[28] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[27] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[26] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[25] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[24] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[23] in module sdramDMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Dout[22] in module sdramDMA is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.555 ; gain = 606.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.555 ; gain = 606.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.555 ; gain = 606.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1604.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/uartFiFo/uartFiFo_in_context.xdc] for cell 'tangerineSOCInst/UARTInst/rxFiFoInst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/uartFiFo/uartFiFo_in_context.xdc] for cell 'tangerineSOCInst/UARTInst/rxFiFoInst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/gfxBufRam/gfxBufRam/gfxBufRam_in_context.xdc] for cell 'tangerineSOCInst/sdramDMAInst/gfxBufRamInst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/gfxBufRam/gfxBufRam/gfxBufRam_in_context.xdc] for cell 'tangerineSOCInst/sdramDMAInst/gfxBufRamInst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1Inst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1Inst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo/keyboardFifo_in_context.xdc] for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo/keyboardFifo_in_context.xdc] for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fastRam/fastRam/fastRam_in_context.xdc] for cell 'tangerineSOCInst/fastRamInst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fastRam/fastRam/fastRam_in_context.xdc] for cell 'tangerineSOCInst/fastRamInst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0Inst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0Inst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fontPROM/fontPROM/fontPROM_in_context.xdc] for cell 'tangerineSOCInst/fontPromInst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fontPROM/fontPROM/fontPROM_in_context.xdc] for cell 'tangerineSOCInst/fontPromInst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/systemRam/systemRam/systemRam_in_context.xdc] for cell 'tangerineSOCInst/systemRamInst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/systemRam/systemRam/systemRam_in_context.xdc] for cell 'tangerineSOCInst/systemRamInst'
Parsing XDC File [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/constrs_1/new/A7BoardTop.xdc]
Finished Parsing XDC File [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/constrs_1/new/A7BoardTop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/constrs_1/new/A7BoardTop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/A7BoardTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/A7BoardTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1693.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS: 4 instances
  ODDR2 => ODDR: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1693.867 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tangerineSOCInst/fastRamInst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tangerineSOCInst/systemRamInst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tangerineSOCInst/sdramDMAInst/gfxBufRamInst' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for tangerineSOCInst/UARTInst/rxFiFoInst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tangerineSOCInst/sdramDMAInst/gfxBufRamInst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_1Inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tangerineSOCInst/usbHostInst/keyboardFifoinst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tangerineSOCInst/fastRamInst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0Inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tangerineSOCInst/fontPromInst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tangerineSOCInst/systemRamInst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pgState_reg' in module 'pixelGenTxt'
INFO: [Synth 8-802] inferred FSM for state register 'pggState_reg' in module 'pixelGenGfx'
INFO: [Synth 8-802] inferred FSM for state register 'rvState_reg' in module 'nekoRv'
INFO: [Synth 8-802] inferred FSM for state register 'rxState_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'spiState_reg' in module 'SPI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  m0pre0 |                           000000 |                           000000
                  m1pre0 |                           000001 |                           011000
                  m1pre1 |                           000010 |                           011001
                  m1pre2 |                           000011 |                           011010
                  m1pre3 |                           000100 |                           011011
                  m1pre4 |                           000101 |                           011100
                  m1pre5 |                           000110 |                           011101
                  m1pre6 |                           000111 |                           011110
                    m1p0 |                           001000 |                           011111
                    m1p1 |                           001001 |                           100000
                    m1p2 |                           001010 |                           100001
                    m1p3 |                           001011 |                           100010
                    m1p4 |                           001100 |                           100011
                    m1p5 |                           001101 |                           100100
                    m1p6 |                           001110 |                           100101
                    m1p7 |                           001111 |                           100110
                m1hblank |                           010000 |                           101111
                  m0pre1 |                           010001 |                           000001
                  m0pre2 |                           010010 |                           000010
                  m0pre3 |                           010011 |                           000011
                  m0pre4 |                           010100 |                           000100
                  m0pre5 |                           010101 |                           000101
                  m0pre6 |                           010110 |                           000110
                    m0p0 |                           010111 |                           000111
                    m0p1 |                           011000 |                           001000
                    m0p2 |                           011001 |                           001001
                    m0p3 |                           011010 |                           001010
                    m0p4 |                           011011 |                           001011
                    m0p5 |                           011100 |                           001100
                    m0p6 |                           011101 |                           001101
                    m0p7 |                           011110 |                           001110
                    m0p8 |                           011111 |                           001111
                    m0p9 |                           100000 |                           010000
                   m0p10 |                           100001 |                           010001
                   m0p11 |                           100010 |                           010010
                   m0p12 |                           100011 |                           010011
                   m0p13 |                           100100 |                           010100
                   m0p14 |                           100101 |                           010101
                   m0p15 |                           100110 |                           010110
                m0hblank |                           100111 |                           010111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pgState_reg' using encoding 'sequential' in module 'pixelGenTxt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  m1pre0 |                            00000 |                            00001
                  m2pre0 |                            00001 |                            10001
               mdisabled |                            00010 |                            00000
                  m2pre1 |                            00011 |                            10010
                  m2pre2 |                            00100 |                            10011
                  m2pre3 |                            00101 |                            10100
                  m2pre4 |                            00110 |                            10101
                  m2pre5 |                            00111 |                            10110
                  m2pre6 |                            01000 |                            10111
                    m2p0 |                            01001 |                            11000
                    m2p1 |                            01010 |                            11001
                m2hblank |                            01011 |                            11010
                  m1pre1 |                            01100 |                            00010
                  m1pre2 |                            01101 |                            00011
                  m1pre3 |                            01110 |                            00100
                  m1pre4 |                            01111 |                            00101
                  m1pre5 |                            10000 |                            00110
                  m1pre6 |                            10001 |                            00111
                    m1p0 |                            10010 |                            01000
                    m1p1 |                            10011 |                            01001
                    m1p2 |                            10100 |                            01010
                    m1p3 |                            10101 |                            01011
                 m1post0 |                            10110 |                            01100
                 m1post1 |                            10111 |                            01101
                 m1post2 |                            11000 |                            01110
                 m1post3 |                            11001 |                            01111
                m1hblank |                            11010 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pggState_reg' using encoding 'sequential' in module 'pixelGenGfx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              rvsifetch0 |                              000 |                             0000
        rvsifetch1decode |                              001 |                             0001
            rvsiexecute0 |                              010 |                             0110
             rvsmemread0 |                              011 |                             0010
             rvsmemread1 |                              100 |                             0011
            rvsmemwrite0 |                              101 |                             0100
            rvsmemwrite1 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvState_reg' using encoding 'sequential' in module 'nekoRv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 txsidle |                             0000 |                             0000
 txswaitforstroberelease |                             0001 |                             0001
             txsstartbit |                             0010 |                             0010
                   txsb0 |                             0011 |                             0011
                   txsb1 |                             0100 |                             0100
                   txsb2 |                             0101 |                             0101
                   txsb3 |                             0110 |                             0110
                   txsb4 |                             0111 |                             0111
                   txsb5 |                             1000 |                             1000
                   txsb6 |                             1001 |                             1001
                   txsb7 |                             1010 |                             1010
              txsstopbit |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      rxswaitforstartbit |                             0000 |                             0000
                   rxsb0 |                             0001 |                             0001
                   rxsb1 |                             0010 |                             0010
                   rxsb2 |                             0011 |                             0011
                   rxsb3 |                             0100 |                             0100
                   rxsb4 |                             0101 |                             0101
                   rxsb5 |                             0110 |                             0110
                   rxsb6 |                             0111 |                             0111
                   rxsb7 |                             1000 |                             1000
              rxsstopbit |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxState_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 spiidle |                            00000 |                            00000
 spiwaitforstroberelease |                            00001 |                            00001
                  spib7l |                            00010 |                            00010
                  spib7h |                            00011 |                            00011
                  spib6l |                            00100 |                            00100
                  spib6h |                            00101 |                            00101
                  spib5l |                            00110 |                            00110
                  spib5h |                            00111 |                            00111
                  spib4l |                            01000 |                            01000
                  spib4h |                            01001 |                            01001
                  spib3l |                            01010 |                            01010
                  spib3h |                            01011 |                            01011
                  spib2l |                            01100 |                            01100
                  spib2h |                            01101 |                            01101
                  spib1l |                            01110 |                            01110
                  spib1h |                            01111 |                            01111
                  spib0l |                            10000 |                            10000
                  spib0h |                            10001 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spiState_reg' using encoding 'sequential' in module 'SPI'
WARNING: [Synth 8-327] inferring latch for variable 'sdramCKE_reg' [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/sdramDMA.vhd:357]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	  11 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	  10 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	               32 Bit    Registers := 58    
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 80    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	   3 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 3     
	  54 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	  12 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 9     
	  40 Input   14 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	  54 Input   13 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 10    
	  27 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 45    
	  40 Input    8 Bit        Muxes := 3     
	  27 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 6     
	  10 Input    8 Bit        Muxes := 2     
	  18 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	  40 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	  54 Input    6 Bit        Muxes := 1     
	  27 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	  18 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	  40 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	  10 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	  27 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  54 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 186   
	  40 Input    1 Bit        Muxes := 9     
	  27 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 11    
	  12 Input    1 Bit        Muxes := 6     
	  18 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
	  54 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'usb_hid_host0Inst/ukp/save_b_reg' and it is trimmed from '4' to '3' bits. [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v:282]
WARNING: [Synth 8-6040] Register usb_hid_host0Inst/ukp/pc_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------------+---------------+----------------+
|Module Name | RTL Object                            | Depth x Width | Implemented As | 
+------------+---------------------------------------+---------------+----------------+
|usbHost     | usb_hid_host0Inst/ukp/ukprom/data_reg | 1024x4        | Block RAM      | 
+------------+---------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |clk_wiz_1     |         1|
|3     |fontPROM      |         1|
|4     |systemRam     |         1|
|5     |fastRam       |         1|
|6     |uartFiFo      |         1|
|7     |gfxBufRam     |         1|
|8     |keyboardFifo  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_wiz_0_bbox    |     1|
|2     |clk_wiz_1_bbox    |     1|
|3     |fastRam_bbox      |     1|
|4     |fontPROM_bbox     |     1|
|5     |gfxBufRam_bbox    |     1|
|6     |keyboardFifo_bbox |     1|
|7     |systemRam_bbox    |     1|
|8     |uartFiFo_bbox     |     1|
|9     |BUFG              |     1|
|10    |CARRY4            |   180|
|11    |LUT1              |   136|
|12    |LUT2              |   399|
|13    |LUT3              |   221|
|14    |LUT4              |   548|
|15    |LUT5              |   494|
|16    |LUT6              |  1498|
|17    |MUXF7             |   273|
|18    |ODDR2             |     4|
|19    |RAMB18E1          |     1|
|20    |FDCE              |   219|
|21    |FDPE              |    49|
|22    |FDRE              |  2332|
|23    |FDSE              |    39|
|24    |LD                |     1|
|25    |IBUF              |     4|
|26    |IOBUF             |    34|
|27    |OBUF              |    31|
|28    |OBUFDS            |     4|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1693.898 ; gain = 695.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 221 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1693.898 ; gain = 606.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1693.898 ; gain = 695.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1693.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 497 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk125ps' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk125ps' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk125ps' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'dvidInst/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk125ps' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1693.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances
  LD => LDCE: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances
  ODDR2 => ODDR: 4 instances

Synth Design complete | Checksum: 50a158
INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 1693.898 ; gain = 1147.270
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1693.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/synth_1/A7BoardTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file A7BoardTop_utilization_synth.rpt -pb A7BoardTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 21:05:55 2024...
