Generating HDL for group named YLSMSDrvrEncoderat 10/16/2020 3:20:25 PM containing pages: 
	33.10.01.1, 33.10.02.1, 33.10.03.1, 33.10.04.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\YLSMSDrvrEncoder_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 4 pages...
Found 22 signals on page 33.10.01.1
Found 11 signals on page 33.10.02.1
Found 13 signals on page 33.10.03.1
Found 17 signals on page 33.10.04.1
Found 14 unique input signals and 21 unique output signals, (35 total unique signals)
Determining sources for all input signals...
INFO:  Signal -Y MEM AR NOT HP0B originates outside the group.
INFO:  Signal -Y MEM AR HP0B originates outside the group.
INFO:  Signal -Y MEM AR NOT HP1B originates outside the group.
INFO:  Signal -Y MEM AR HP1B originates outside the group.
INFO:  Signal -Y MEM AR NOT HP2B originates outside the group.
INFO:  Signal -Y MEM AR HP2B originates outside the group.
INFO:  Signal -Y MEM AR NOT HP4B originates outside the group.
INFO:  Signal -Y MEM AR HP4B originates outside the group.
INFO:  Signal -Y MEM AR NOT HP8B originates outside the group.
INFO:  Signal -Y MEM AR HP8B originates outside the group.
INFO:  Signal -Y Y WR 1 originates outside the group.
INFO:  Signal -Y Y RD 1 originates outside the group.
INFO:  Signal -Y Y RD 2 originates outside the group.
INFO:  Signal -Y Y WR 2 originates outside the group.
Determining destinations for all output signals...
INFO:  Signal -Y MEM AR NOT HP8B Z is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 1 is used outside the group.
INFO:  Signal -Y MEM AR NOT HP4B Z is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 2 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 3 is used outside the group.
INFO:  Signal -Y MEM AR NOT HP2B Z is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 4 is used outside the group.
INFO:  Signal -Y MEM AR NOT HP1B Z is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 5 is used outside the group.
INFO:  Signal -Y MEM AR NOT HP0B Z is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 6 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 7 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 8 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 9 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 10 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 11 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 14 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 12 is used outside the group.
INFO:  Signal +Y Y RD 2 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 15 is used outside the group.
INFO:  Signal +Y Y LSMS DRVR 13 is used outside the group.
Removing 0 output signals that do not have destinations outside the group...
Removing 0 input signals that originate inside the group...
Input Signal -Y MEM AR NOT HP0B replaced by Bus signal -Y MEM AR NOT HP BUS
Input Signal -Y MEM AR HP0B replaced by Bus signal -Y MEM AR HP BUS
Input Signal -Y MEM AR NOT HP1B replaced by Bus signal -Y MEM AR NOT HP BUS
Input Signal -Y MEM AR HP1B replaced by Bus signal -Y MEM AR HP BUS
Input Signal -Y MEM AR NOT HP2B replaced by Bus signal -Y MEM AR NOT HP BUS
Input Signal -Y MEM AR HP2B replaced by Bus signal -Y MEM AR HP BUS
Input Signal -Y MEM AR NOT HP4B replaced by Bus signal -Y MEM AR NOT HP BUS
Input Signal -Y MEM AR HP4B replaced by Bus signal -Y MEM AR HP BUS
Input Signal -Y MEM AR NOT HP8B replaced by Bus signal -Y MEM AR NOT HP BUS
Input Signal -Y MEM AR HP8B replaced by Bus signal -Y MEM AR HP BUS
DEBUG: Tentative bus +Y Y LSMS DRVR BUS identified based on signal +Y Y LSMS DRVR 1
DEBUG: Added signal +Y Y LSMS DRVR 2 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 3 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 4 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 5 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 6 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 7 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 8 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 9 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 10 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 11 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 14 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 12 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 15 to bus +Y Y LSMS DRVR BUS
DEBUG: Added signal +Y Y LSMS DRVR 13 to bus +Y Y LSMS DRVR BUS
INFO: Bus +Y Y LSMS DRVR BUS identified 
Output signal +Y Y LSMS DRVR 1 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 2 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 3 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 4 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 5 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 6 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 7 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 8 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 9 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 10 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 11 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 14 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 12 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 15 replaced by bus +Y Y LSMS DRVR BUS
Output signal +Y Y LSMS DRVR 13 replaced by bus +Y Y LSMS DRVR BUS
Generating list of internal signals/wires ...
0 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 33.10.01.1 (Y LSMS DRVR ECDR 1-5 FEATURE)
Generating HDL associated with page 33.10.02.1 (Y LSMS DRVR ECDR 4-8)
Generating HDL associated with page 33.10.03.1 (Y LSMS DRVR ECDR 9-11)
Generating HDL associated with page 33.10.04.1 (Y LSMS DRVR ECDR 12-15)
