###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Wed Oct 5 01:39:31 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 200 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports clk_i]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports rst_ni]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[108]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[107]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[106]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[105]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[104]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[103]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[102]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[101]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[100]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[99]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[98]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[97]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[96]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[95]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[94]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[93]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[92]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[91]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[90]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[89]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[88]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[87]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[86]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[85]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[84]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[83]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[82]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[81]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[80]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[79]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[78]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[77]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[76]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[75]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[74]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[73]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[72]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[71]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[70]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[69]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[68]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[67]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[66]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[65]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[64]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[63]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[62]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[61]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[60]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[59]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[58]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[57]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[56]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[55]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[54]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[53]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[52]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[51]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[50]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[49]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[48]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[47]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[46]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[45]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[44]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[43]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[42]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[41]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[40]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[39]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[38]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[37]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[36]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[35]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[34]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[33]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[32]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[31]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[30]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[29]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[28]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[27]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[26]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[25]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[24]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[23]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[22]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[21]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[20]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[19]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[18]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[17]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[16]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[15]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[14]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[13]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[12]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[11]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[10]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[9]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[8]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[7]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[6]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[5]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[4]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_d_i[0]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[65]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[64]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[63]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[62]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[61]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[60]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[59]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[58]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[57]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[56]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[55]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[54]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[53]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[52]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[51]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[50]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[49]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[48]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[47]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[46]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[45]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[44]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[43]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[42]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[41]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[40]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[39]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[38]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[37]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[36]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[35]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[34]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[33]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[32]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[31]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[30]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[29]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[28]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[27]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[26]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[25]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[24]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[23]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[22]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[21]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[20]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[19]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[18]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[17]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[16]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[15]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[14]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[13]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[12]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[11]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[10]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[9]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[8]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[7]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[6]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[5]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[4]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[3]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[2]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[1]}]
set_load -pin_load 5.078 [get_ports {tl_d_o[0]}]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_sram]
create_clock [get_ports clk_i]  -period 1000  -waveform {0 500}
set_clock_latency 500  [get_clocks clk_i]
set_clock_uncertainty -setup 250  [get_clocks clk_i]
set_clock_uncertainty -hold 150  [get_clocks clk_i]
set_clock_transition -max -rise 200 [get_clocks clk_i]
set_clock_transition -max -fall 200 [get_clocks clk_i]
set_clock_transition -min -rise 200 [get_clocks clk_i]
set_clock_transition -min -fall 200 [get_clocks clk_i]
create_clock -name virtual_clk  -period 1000  -waveform {0 500}
set_clock_latency 500  [get_clocks virtual_clk]
set_clock_uncertainty -setup 250  [get_clocks virtual_clk]
set_clock_uncertainty -hold 150  [get_clocks virtual_clk]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]]  -to [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports {tl_d_i[108]}] [get_ports {tl_d_i[107]}] [get_ports {tl_d_i[106]}] [get_ports {tl_d_i[105]}] [get_ports {tl_d_i[104]}] [get_ports {tl_d_i[103]}] [get_ports {tl_d_i[102]}] [get_ports {tl_d_i[101]}] [get_ports {tl_d_i[100]}] [get_ports {tl_d_i[99]}] [get_ports {tl_d_i[98]}] [get_ports {tl_d_i[97]}] [get_ports {tl_d_i[96]}] [get_ports {tl_d_i[95]}] [get_ports {tl_d_i[94]}] [get_ports {tl_d_i[93]}] [get_ports {tl_d_i[92]}] [get_ports {tl_d_i[91]}] [get_ports {tl_d_i[90]}] [get_ports {tl_d_i[89]}] [get_ports {tl_d_i[88]}] [get_ports {tl_d_i[87]}] [get_ports {tl_d_i[86]}] [get_ports {tl_d_i[85]}] [get_ports {tl_d_i[84]}] [get_ports {tl_d_i[83]}] [get_ports {tl_d_i[82]}] [get_ports {tl_d_i[81]}] [get_ports {tl_d_i[80]}] [get_ports {tl_d_i[79]}] [get_ports {tl_d_i[78]}] [get_ports {tl_d_i[77]}] [get_ports {tl_d_i[76]}] [get_ports {tl_d_i[75]}] [get_ports {tl_d_i[74]}] [get_ports {tl_d_i[73]}] [get_ports {tl_d_i[72]}] [get_ports {tl_d_i[71]}] [get_ports {tl_d_i[70]}] [get_ports {tl_d_i[69]}] [get_ports {tl_d_i[68]}] [get_ports {tl_d_i[67]}] [get_ports {tl_d_i[66]}] [get_ports {tl_d_i[65]}] [get_ports {tl_d_i[64]}] [get_ports {tl_d_i[63]}] [get_ports {tl_d_i[62]}] [get_ports {tl_d_i[61]}] [get_ports {tl_d_i[60]}] [get_ports {tl_d_i[59]}] [get_ports {tl_d_i[58]}] [get_ports {tl_d_i[57]}] [get_ports {tl_d_i[56]}] [get_ports {tl_d_i[55]}] [get_ports {tl_d_i[54]}] [get_ports {tl_d_i[53]}] [get_ports {tl_d_i[52]}] [get_ports {tl_d_i[51]}] [get_ports {tl_d_i[50]}] [get_ports {tl_d_i[49]}] [get_ports {tl_d_i[48]}] [get_ports {tl_d_i[47]}] [get_ports {tl_d_i[46]}] [get_ports {tl_d_i[45]}] [get_ports {tl_d_i[44]}] [get_ports {tl_d_i[43]}] [get_ports {tl_d_i[42]}] [get_ports {tl_d_i[41]}] [get_ports {tl_d_i[40]}] [get_ports {tl_d_i[39]}] [get_ports {tl_d_i[38]}] [get_ports {tl_d_i[37]}] [get_ports {tl_d_i[36]}] [get_ports {tl_d_i[35]}] [get_ports {tl_d_i[34]}] [get_ports {tl_d_i[33]}] [get_ports {tl_d_i[32]}] [get_ports {tl_d_i[31]}] [get_ports {tl_d_i[30]}] [get_ports {tl_d_i[29]}] [get_ports {tl_d_i[28]}] [get_ports {tl_d_i[27]}] [get_ports {tl_d_i[26]}] [get_ports {tl_d_i[25]}] [get_ports {tl_d_i[24]}] [get_ports {tl_d_i[23]}] [get_ports {tl_d_i[22]}] [get_ports {tl_d_i[21]}] [get_ports {tl_d_i[20]}] [get_ports {tl_d_i[19]}] [get_ports {tl_d_i[18]}] [get_ports {tl_d_i[17]}] [get_ports {tl_d_i[16]}] [get_ports {tl_d_i[15]}] [get_ports {tl_d_i[14]}] [get_ports {tl_d_i[13]}] [get_ports {tl_d_i[12]}] [get_ports {tl_d_i[11]}] [get_ports {tl_d_i[10]}] [get_ports {tl_d_i[9]}] [get_ports {tl_d_i[8]}] [get_ports {tl_d_i[7]}] [get_ports {tl_d_i[6]}] [get_ports {tl_d_i[5]}] [get_ports {tl_d_i[4]}] [get_ports {tl_d_i[3]}] [get_ports {tl_d_i[2]}] [get_ports {tl_d_i[1]}] [get_ports {tl_d_i[0]}]]  -to [list [get_ports {tl_d_o[65]}] [get_ports {tl_d_o[64]}] [get_ports {tl_d_o[63]}] [get_ports {tl_d_o[62]}] [get_ports {tl_d_o[61]}] [get_ports {tl_d_o[60]}] [get_ports {tl_d_o[59]}] [get_ports {tl_d_o[58]}] [get_ports {tl_d_o[57]}] [get_ports {tl_d_o[56]}] [get_ports {tl_d_o[55]}] [get_ports {tl_d_o[54]}] [get_ports {tl_d_o[53]}] [get_ports {tl_d_o[52]}] [get_ports {tl_d_o[51]}] [get_ports {tl_d_o[50]}] [get_ports {tl_d_o[49]}] [get_ports {tl_d_o[48]}] [get_ports {tl_d_o[47]}] [get_ports {tl_d_o[46]}] [get_ports {tl_d_o[45]}] [get_ports {tl_d_o[44]}] [get_ports {tl_d_o[43]}] [get_ports {tl_d_o[42]}] [get_ports {tl_d_o[41]}] [get_ports {tl_d_o[40]}] [get_ports {tl_d_o[39]}] [get_ports {tl_d_o[38]}] [get_ports {tl_d_o[37]}] [get_ports {tl_d_o[36]}] [get_ports {tl_d_o[35]}] [get_ports {tl_d_o[34]}] [get_ports {tl_d_o[33]}] [get_ports {tl_d_o[32]}] [get_ports {tl_d_o[31]}] [get_ports {tl_d_o[30]}] [get_ports {tl_d_o[29]}] [get_ports {tl_d_o[28]}] [get_ports {tl_d_o[27]}] [get_ports {tl_d_o[26]}] [get_ports {tl_d_o[25]}] [get_ports {tl_d_o[24]}] [get_ports {tl_d_o[23]}] [get_ports {tl_d_o[22]}] [get_ports {tl_d_o[21]}] [get_ports {tl_d_o[20]}] [get_ports {tl_d_o[19]}] [get_ports {tl_d_o[18]}] [get_ports {tl_d_o[17]}] [get_ports {tl_d_o[16]}] [get_ports {tl_d_o[15]}] [get_ports {tl_d_o[14]}] [get_ports {tl_d_o[13]}] [get_ports {tl_d_o[12]}] [get_ports {tl_d_o[11]}] [get_ports {tl_d_o[10]}] [get_ports {tl_d_o[9]}] [get_ports {tl_d_o[8]}] [get_ports {tl_d_o[7]}] [get_ports {tl_d_o[6]}] [get_ports {tl_d_o[5]}] [get_ports {tl_d_o[4]}] [get_ports {tl_d_o[3]}] [get_ports {tl_d_o[2]}] [get_ports {tl_d_o[1]}] [get_ports {tl_d_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports {tl_d_i[108]}] [get_ports {tl_d_i[107]}] [get_ports {tl_d_i[106]}] [get_ports {tl_d_i[105]}] [get_ports {tl_d_i[104]}] [get_ports {tl_d_i[103]}] [get_ports {tl_d_i[102]}] [get_ports {tl_d_i[101]}] [get_ports {tl_d_i[100]}] [get_ports {tl_d_i[99]}] [get_ports {tl_d_i[98]}] [get_ports {tl_d_i[97]}] [get_ports {tl_d_i[96]}] [get_ports {tl_d_i[95]}] [get_ports {tl_d_i[94]}] [get_ports {tl_d_i[93]}] [get_ports {tl_d_i[92]}] [get_ports {tl_d_i[91]}] [get_ports {tl_d_i[90]}] [get_ports {tl_d_i[89]}] [get_ports {tl_d_i[88]}] [get_ports {tl_d_i[87]}] [get_ports {tl_d_i[86]}] [get_ports {tl_d_i[85]}] [get_ports {tl_d_i[84]}] [get_ports {tl_d_i[83]}] [get_ports {tl_d_i[82]}] [get_ports {tl_d_i[81]}] [get_ports {tl_d_i[80]}] [get_ports {tl_d_i[79]}] [get_ports {tl_d_i[78]}] [get_ports {tl_d_i[77]}] [get_ports {tl_d_i[76]}] [get_ports {tl_d_i[75]}] [get_ports {tl_d_i[74]}] [get_ports {tl_d_i[73]}] [get_ports {tl_d_i[72]}] [get_ports {tl_d_i[71]}] [get_ports {tl_d_i[70]}] [get_ports {tl_d_i[69]}] [get_ports {tl_d_i[68]}] [get_ports {tl_d_i[67]}] [get_ports {tl_d_i[66]}] [get_ports {tl_d_i[65]}] [get_ports {tl_d_i[64]}] [get_ports {tl_d_i[63]}] [get_ports {tl_d_i[62]}] [get_ports {tl_d_i[61]}] [get_ports {tl_d_i[60]}] [get_ports {tl_d_i[59]}] [get_ports {tl_d_i[58]}] [get_ports {tl_d_i[57]}] [get_ports {tl_d_i[56]}] [get_ports {tl_d_i[55]}] [get_ports {tl_d_i[54]}] [get_ports {tl_d_i[53]}] [get_ports {tl_d_i[52]}] [get_ports {tl_d_i[51]}] [get_ports {tl_d_i[50]}] [get_ports {tl_d_i[49]}] [get_ports {tl_d_i[48]}] [get_ports {tl_d_i[47]}] [get_ports {tl_d_i[46]}] [get_ports {tl_d_i[45]}] [get_ports {tl_d_i[44]}] [get_ports {tl_d_i[43]}] [get_ports {tl_d_i[42]}] [get_ports {tl_d_i[41]}] [get_ports {tl_d_i[40]}] [get_ports {tl_d_i[39]}] [get_ports {tl_d_i[38]}] [get_ports {tl_d_i[37]}] [get_ports {tl_d_i[36]}] [get_ports {tl_d_i[35]}] [get_ports {tl_d_i[34]}] [get_ports {tl_d_i[33]}] [get_ports {tl_d_i[32]}] [get_ports {tl_d_i[31]}] [get_ports {tl_d_i[30]}] [get_ports {tl_d_i[29]}] [get_ports {tl_d_i[28]}] [get_ports {tl_d_i[27]}] [get_ports {tl_d_i[26]}] [get_ports {tl_d_i[25]}] [get_ports {tl_d_i[24]}] [get_ports {tl_d_i[23]}] [get_ports {tl_d_i[22]}] [get_ports {tl_d_i[21]}] [get_ports {tl_d_i[20]}] [get_ports {tl_d_i[19]}] [get_ports {tl_d_i[18]}] [get_ports {tl_d_i[17]}] [get_ports {tl_d_i[16]}] [get_ports {tl_d_i[15]}] [get_ports {tl_d_i[14]}] [get_ports {tl_d_i[13]}] [get_ports {tl_d_i[12]}] [get_ports {tl_d_i[11]}] [get_ports {tl_d_i[10]}] [get_ports {tl_d_i[9]}] [get_ports {tl_d_i[8]}] [get_ports {tl_d_i[7]}] [get_ports {tl_d_i[6]}] [get_ports {tl_d_i[5]}] [get_ports {tl_d_i[4]}] [get_ports {tl_d_i[3]}] [get_ports {tl_d_i[2]}] [get_ports {tl_d_i[1]}] [get_ports {tl_d_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {tl_d_o[65]}] [get_ports {tl_d_o[64]}] [get_ports {tl_d_o[63]}] [get_ports {tl_d_o[62]}] [get_ports {tl_d_o[61]}] [get_ports {tl_d_o[60]}] [get_ports {tl_d_o[59]}] [get_ports {tl_d_o[58]}] [get_ports {tl_d_o[57]}] [get_ports {tl_d_o[56]}] [get_ports {tl_d_o[55]}] [get_ports {tl_d_o[54]}] [get_ports {tl_d_o[53]}] [get_ports {tl_d_o[52]}] [get_ports {tl_d_o[51]}] [get_ports {tl_d_o[50]}] [get_ports {tl_d_o[49]}] [get_ports {tl_d_o[48]}] [get_ports {tl_d_o[47]}] [get_ports {tl_d_o[46]}] [get_ports {tl_d_o[45]}] [get_ports {tl_d_o[44]}] [get_ports {tl_d_o[43]}] [get_ports {tl_d_o[42]}] [get_ports {tl_d_o[41]}] [get_ports {tl_d_o[40]}] [get_ports {tl_d_o[39]}] [get_ports {tl_d_o[38]}] [get_ports {tl_d_o[37]}] [get_ports {tl_d_o[36]}] [get_ports {tl_d_o[35]}] [get_ports {tl_d_o[34]}] [get_ports {tl_d_o[33]}] [get_ports {tl_d_o[32]}] [get_ports {tl_d_o[31]}] [get_ports {tl_d_o[30]}] [get_ports {tl_d_o[29]}] [get_ports {tl_d_o[28]}] [get_ports {tl_d_o[27]}] [get_ports {tl_d_o[26]}] [get_ports {tl_d_o[25]}] [get_ports {tl_d_o[24]}] [get_ports {tl_d_o[23]}] [get_ports {tl_d_o[22]}] [get_ports {tl_d_o[21]}] [get_ports {tl_d_o[20]}] [get_ports {tl_d_o[19]}] [get_ports {tl_d_o[18]}] [get_ports {tl_d_o[17]}] [get_ports {tl_d_o[16]}] [get_ports {tl_d_o[15]}] [get_ports {tl_d_o[14]}] [get_ports {tl_d_o[13]}] [get_ports {tl_d_o[12]}] [get_ports {tl_d_o[11]}] [get_ports {tl_d_o[10]}] [get_ports {tl_d_o[9]}] [get_ports {tl_d_o[8]}] [get_ports {tl_d_o[7]}] [get_ports {tl_d_o[6]}] [get_ports {tl_d_o[5]}] [get_ports {tl_d_o[4]}] [get_ports {tl_d_o[3]}] [get_ports {tl_d_o[2]}] [get_ports {tl_d_o[1]}] [get_ports {tl_d_o[0]}]]
set_input_delay -clock virtual_clk  -max 100  [get_ports clk_i]
set_input_delay -clock virtual_clk  -min 50  [get_ports clk_i]
set_input_delay -clock virtual_clk  -max 100  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -min 50  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[108]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[108]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[107]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[107]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[106]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[106]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[105]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[105]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[104]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[104]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[103]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[103]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[102]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[102]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[101]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[101]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[100]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[100]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[99]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[99]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[98]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[98]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[97]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[97]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[96]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[96]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[95]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[95]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[94]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[94]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[93]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[93]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[92]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[92]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[91]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[91]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[90]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[90]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[89]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[89]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[88]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[88]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[87]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[87]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[86]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[86]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[85]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[85]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[84]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[84]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[83]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[83]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[82]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[82]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[81]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[81]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[80]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[80]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[79]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[79]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[78]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[78]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[77]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[77]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[76]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[76]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[75]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[75]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[74]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[74]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[73]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[73]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[72]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[72]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[71]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[71]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[70]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[70]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[69]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[69]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[68]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[68]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[67]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[67]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[66]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[66]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[65]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[65]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[64]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[64]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[63]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[63]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[62]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[62]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[61]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[61]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[60]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[60]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[59]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[59]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[58]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[58]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[57]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[57]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[56]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[56]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[55]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[55]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[54]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[54]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[53]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[53]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[52]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[52]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[51]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[51]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[50]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[50]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[49]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[49]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[48]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[48]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[47]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[47]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[46]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[46]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[45]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[45]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[44]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[44]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[43]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[43]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[42]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[42]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[41]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[41]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[40]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[40]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[39]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[39]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[38]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[38]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[37]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[37]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[36]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[36]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[35]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[35]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[34]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[34]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[33]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[33]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[32]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[32]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[31]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[31]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[30]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[30]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[29]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[29]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[28]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[28]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[27]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[27]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[26]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[26]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[25]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[25]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[24]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[24]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[23]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[23]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[22]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[22]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[21]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[21]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[20]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[20]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[19]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[19]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[18]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[18]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[17]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[17]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[16]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[16]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[15]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[15]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[14]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[14]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[13]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[13]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[12]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[12]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[11]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[11]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[10]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[10]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[9]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[9]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[8]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[8]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[7]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[7]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[6]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[6]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[5]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[5]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[4]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[4]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[3]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[3]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[2]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[2]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[1]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[1]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_d_i[0]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_d_i[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[65]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[65]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[64]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[64]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[63]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[63]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[62]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[62]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[61]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[61]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[60]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[60]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[59]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[59]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[58]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[58]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[57]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[57]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[56]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[56]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[55]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[55]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[54]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[54]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[53]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[53]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[52]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[52]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[51]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[51]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[50]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[50]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[49]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[49]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[48]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[48]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[47]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[47]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[46]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[46]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[45]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[45]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[44]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[44]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[43]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[43]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[42]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[42]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[41]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[41]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[40]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[40]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[39]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[39]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[38]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[38]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[37]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[37]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[36]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[36]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[35]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[35]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[34]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[34]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[33]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[33]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[32]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[32]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[31]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[31]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[30]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[30]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[29]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[29]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[28]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[28]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[27]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[27]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[26]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[26]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[25]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[25]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[24]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[24]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[23]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[23]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[22]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[22]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[21]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[21]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[20]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[20]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[19]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[19]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[18]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[18]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[17]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[17]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[16]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[16]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[15]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[15]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[14]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[14]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[13]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[13]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[12]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[12]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[11]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[11]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[10]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[10]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[9]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[9]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[8]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[8]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[7]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[7]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[6]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[6]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[5]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[5]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[4]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[4]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[3]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[3]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[2]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[2]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_d_o[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_d_o[0]}]
#set_load 3.79854  [get_nets rst_ni]
#set_resistance 0.360613  [get_nets rst_ni]
#set_load 0.69427  [get_nets {tl_d_i[61]}]
#set_resistance 0.0938912  [get_nets {tl_d_i[61]}]
#set_load 1.04518  [get_nets {tl_d_i[60]}]
#set_resistance 0.11835  [get_nets {tl_d_i[60]}]
#set_load 0.0712227  [get_nets {tl_d_o[65]}]
#set_resistance 0.0108  [get_nets {tl_d_o[65]}]
#set_load 0.445634  [get_nets {tl_d_o[62]}]
#set_resistance 0.0664172  [get_nets {tl_d_o[62]}]
#set_load 0.0427591  [get_nets {tl_d_o[58]}]
#set_resistance 0.0062665  [get_nets {tl_d_o[58]}]
#set_load 0.0428457  [get_nets {tl_d_o[57]}]
#set_resistance 0.0062787  [get_nets {tl_d_o[57]}]
#set_load 0.212375  [get_nets {tl_d_o[56]}]
#set_resistance 0.0314173  [get_nets {tl_d_o[56]}]
#set_load 0.0380831  [get_nets {tl_d_o[55]}]
#set_resistance 0.00560765  [get_nets {tl_d_o[55]}]
#set_load 0.0908294  [get_nets {tl_d_o[54]}]
#set_resistance 0.0135226  [get_nets {tl_d_o[54]}]
#set_load 0.0727807  [get_nets {tl_d_o[53]}]
#set_resistance 0.0105526  [get_nets {tl_d_o[53]}]
#set_load 0.17057  [get_nets {tl_d_o[52]}]
#set_resistance 0.025571  [get_nets {tl_d_o[52]}]
#set_load 0.125297  [get_nets {tl_d_o[51]}]
#set_resistance 0.0190849  [get_nets {tl_d_o[51]}]
#set_load 0.0548821  [get_nets {tl_d_o[50]}]
#set_resistance 0.00797464  [get_nets {tl_d_o[50]}]
#set_load 0.0703996  [get_nets {tl_d_o[49]}]
#set_resistance 0.0103922  [get_nets {tl_d_o[49]}]
#set_load 0.178739  [get_nets {tl_d_o[47]}]
#set_resistance 0.0264904  [get_nets {tl_d_o[47]}]
#set_load 0.122788  [get_nets {tl_d_o[46]}]
#set_resistance 0.0184451  [get_nets {tl_d_o[46]}]
#set_load 0.373319  [get_nets {tl_d_o[45]}]
#set_resistance 0.0534215  [get_nets {tl_d_o[45]}]
#set_load 0.477938  [get_nets {tl_d_o[44]}]
#set_resistance 0.0702152  [get_nets {tl_d_o[44]}]
#set_load 0.112552  [get_nets {tl_d_o[43]}]
#set_resistance 0.0165967  [get_nets {tl_d_o[43]}]
#set_load 0.220285  [get_nets {tl_d_o[42]}]
#set_resistance 0.0329656  [get_nets {tl_d_o[42]}]
#set_load 0.201206  [get_nets {tl_d_o[41]}]
#set_resistance 0.0304038  [get_nets {tl_d_o[41]}]
#set_load 0.365704  [get_nets {tl_d_o[40]}]
#set_resistance 0.0532585  [get_nets {tl_d_o[40]}]
#set_load 0.0915584  [get_nets {tl_d_o[39]}]
#set_resistance 0.0130192  [get_nets {tl_d_o[39]}]
#set_load 0.0627457  [get_nets {tl_d_o[38]}]
#set_resistance 0.00949345  [get_nets {tl_d_o[38]}]
#set_load 0.138622  [get_nets {tl_d_o[37]}]
#set_resistance 0.0200007  [get_nets {tl_d_o[37]}]
#set_load 0.104411  [get_nets {tl_d_o[36]}]
#set_resistance 0.0154965  [get_nets {tl_d_o[36]}]
#set_load 0.168511  [get_nets {tl_d_o[35]}]
#set_resistance 0.0241867  [get_nets {tl_d_o[35]}]
#set_load 0.0542421  [get_nets {tl_d_o[34]}]
#set_resistance 0.00800577  [get_nets {tl_d_o[34]}]
#set_load 0.204837  [get_nets {tl_d_o[33]}]
#set_resistance 0.0292642  [get_nets {tl_d_o[33]}]
#set_load 0.275383  [get_nets {tl_d_o[32]}]
#set_resistance 0.0406963  [get_nets {tl_d_o[32]}]
#set_load 0.194108  [get_nets {tl_d_o[31]}]
#set_resistance 0.0292924  [get_nets {tl_d_o[31]}]
#set_load 0.941928  [get_nets {tl_d_o[30]}]
#set_resistance 0.143486  [get_nets {tl_d_o[30]}]
#set_load 0.0494362  [get_nets {tl_d_o[29]}]
#set_resistance 0.00732862  [get_nets {tl_d_o[29]}]
#set_load 0.325067  [get_nets {tl_d_o[28]}]
#set_resistance 0.0493866  [get_nets {tl_d_o[28]}]
#set_load 0.164121  [get_nets {tl_d_o[27]}]
#set_resistance 0.0249423  [get_nets {tl_d_o[27]}]
#set_load 0.0899616  [get_nets {tl_d_o[26]}]
#set_resistance 0.0130387  [get_nets {tl_d_o[26]}]
#set_load 0.12671  [get_nets {tl_d_o[25]}]
#set_resistance 0.0186499  [get_nets {tl_d_o[25]}]
#set_load 0.139871  [get_nets {tl_d_o[24]}]
#set_resistance 0.020195  [get_nets {tl_d_o[24]}]
#set_load 0.147602  [get_nets {tl_d_o[23]}]
#set_resistance 0.0219874  [get_nets {tl_d_o[23]}]
#set_load 0.16225  [get_nets {tl_d_o[22]}]
#set_resistance 0.024423  [get_nets {tl_d_o[22]}]
#set_load 0.266909  [get_nets {tl_d_o[21]}]
#set_resistance 0.0379596  [get_nets {tl_d_o[21]}]
#set_load 0.380161  [get_nets {tl_d_o[20]}]
#set_resistance 0.0544146  [get_nets {tl_d_o[20]}]
#set_load 0.161673  [get_nets {tl_d_o[19]}]
#set_resistance 0.0242853  [get_nets {tl_d_o[19]}]
#set_load 0.166986  [get_nets {tl_d_o[18]}]
#set_resistance 0.0250122  [get_nets {tl_d_o[18]}]
#set_load 0.345523  [get_nets {tl_d_o[17]}]
#set_resistance 0.0515832  [get_nets {tl_d_o[17]}]
#set_load 0.480838  [get_nets {tl_d_o[16]}]
#set_resistance 0.0722934  [get_nets {tl_d_o[16]}]
#set_load 0.0436772  [get_nets {tl_d_o[8]}]
#set_resistance 0.00659898  [get_nets {tl_d_o[8]}]
#set_load 0.93758  [get_nets {tl_d_o[7]}]
#set_resistance 0.142882  [get_nets {tl_d_o[7]}]
#set_load 0.143735  [get_nets {tl_d_o[6]}]
#set_resistance 0.0208139  [get_nets {tl_d_o[6]}]
#set_load 0.95703  [get_nets {tl_d_o[5]}]
#set_resistance 0.145603  [get_nets {tl_d_o[5]}]
#set_load 0.0771078  [get_nets {tl_d_o[4]}]
#set_resistance 0.0113144  [get_nets {tl_d_o[4]}]
#set_load 1.01067  [get_nets {tl_d_o[3]}]
#set_resistance 0.15381  [get_nets {tl_d_o[3]}]
#set_load 0.184587  [get_nets {tl_d_o[2]}]
#set_resistance 0.0265727  [get_nets {tl_d_o[2]}]
#set_load 0.285785  [get_nets {tl_d_o[1]}]
#set_resistance 0.0434156  [get_nets {tl_d_o[1]}]
#set_load 0.540012  [get_nets {tl_d_o[0]}]
#set_resistance 0.0785837  [get_nets {tl_d_o[0]}]
#set_load 0.846621  [get_nets rvalid]
#set_resistance 0.121309  [get_nets rvalid]
#set_load 1.79379  [get_nets wen]
#set_resistance 0.21342  [get_nets wen]
#set_load 0.475074  [get_nets N1]
#set_resistance 0.0697074  [get_nets N1]
#set_load 0.732086  [get_nets n_0_net_]
#set_resistance 0.101318  [get_nets n_0_net_]
#set_load 0.441681  [get_nets {addr[10]}]
#set_resistance 0.0662706  [get_nets {addr[10]}]
#set_load 0.452357  [get_nets {addr[9]}]
#set_resistance 0.066604  [get_nets {addr[9]}]
#set_load 0.366242  [get_nets {addr[8]}]
#set_resistance 0.0540907  [get_nets {addr[8]}]
#set_load 0.402355  [get_nets {addr[7]}]
#set_resistance 0.0597448  [get_nets {addr[7]}]
#set_load 0.292269  [get_nets {addr[6]}]
#set_resistance 0.0433907  [get_nets {addr[6]}]
#set_load 0.355781  [get_nets {addr[5]}]
#set_resistance 0.0531457  [get_nets {addr[5]}]
#set_load 0.448864  [get_nets {addr[4]}]
#set_resistance 0.0668338  [get_nets {addr[4]}]
#set_load 0.507477  [get_nets {addr[3]}]
#set_resistance 0.0754498  [get_nets {addr[3]}]
#set_load 0.390881  [get_nets {addr[2]}]
#set_resistance 0.0585834  [get_nets {addr[2]}]
#set_load 0.520349  [get_nets {addr[1]}]
#set_resistance 0.0777579  [get_nets {addr[1]}]
#set_load 0.370252  [get_nets {addr[0]}]
#set_resistance 0.0559714  [get_nets {addr[0]}]
#set_load 0.461519  [get_nets {wdata[31]}]
#set_resistance 0.069018  [get_nets {wdata[31]}]
#set_load 0.431264  [get_nets {wdata[30]}]
#set_resistance 0.0647013  [get_nets {wdata[30]}]
#set_load 0.623881  [get_nets {wdata[29]}]
#set_resistance 0.0915971  [get_nets {wdata[29]}]
#set_load 0.528239  [get_nets {wdata[28]}]
#set_resistance 0.0780219  [get_nets {wdata[28]}]
#set_load 0.346784  [get_nets {wdata[27]}]
#set_resistance 0.0523555  [get_nets {wdata[27]}]
#set_load 0.655038  [get_nets {wdata[26]}]
#set_resistance 0.0958434  [get_nets {wdata[26]}]
#set_load 0.52698  [get_nets {wdata[25]}]
#set_resistance 0.078236  [get_nets {wdata[25]}]
#set_load 0.564869  [get_nets {wdata[24]}]
#set_resistance 0.0827859  [get_nets {wdata[24]}]
#set_load 0.679509  [get_nets {wdata[23]}]
#set_resistance 0.103155  [get_nets {wdata[23]}]
#set_load 0.470115  [get_nets {wdata[22]}]
#set_resistance 0.0711717  [get_nets {wdata[22]}]
#set_load 0.357802  [get_nets {wdata[21]}]
#set_resistance 0.0539811  [get_nets {wdata[21]}]
#set_load 0.512516  [get_nets {wdata[20]}]
#set_resistance 0.0776929  [get_nets {wdata[20]}]
#set_load 0.700671  [get_nets {wdata[19]}]
#set_resistance 0.105799  [get_nets {wdata[19]}]
#set_load 0.372054  [get_nets {wdata[18]}]
#set_resistance 0.0562217  [get_nets {wdata[18]}]
#set_load 0.72533  [get_nets {wdata[17]}]
#set_resistance 0.110117  [get_nets {wdata[17]}]
#set_load 0.707916  [get_nets {wdata[16]}]
#set_resistance 0.107127  [get_nets {wdata[16]}]
#set_load 0.34309  [get_nets {wdata[15]}]
#set_resistance 0.0505235  [get_nets {wdata[15]}]
#set_load 0.460634  [get_nets {wdata[14]}]
#set_resistance 0.0674949  [get_nets {wdata[14]}]
#set_load 0.477825  [get_nets {wdata[13]}]
#set_resistance 0.0709208  [get_nets {wdata[13]}]
#set_load 0.562997  [get_nets {wdata[12]}]
#set_resistance 0.0837377  [get_nets {wdata[12]}]
#set_load 0.337057  [get_nets {wdata[11]}]
#set_resistance 0.0498972  [get_nets {wdata[11]}]
#set_load 0.500211  [get_nets {wdata[10]}]
#set_resistance 0.0729248  [get_nets {wdata[10]}]
#set_load 0.29143  [get_nets {wdata[9]}]
#set_resistance 0.0419321  [get_nets {wdata[9]}]
#set_load 0.354216  [get_nets {wdata[8]}]
#set_resistance 0.0509413  [get_nets {wdata[8]}]
#set_load 0.35722  [get_nets {wdata[7]}]
#set_resistance 0.0527166  [get_nets {wdata[7]}]
#set_load 0.30582  [get_nets {wdata[6]}]
#set_resistance 0.0455804  [get_nets {wdata[6]}]
#set_load 0.333221  [get_nets {wdata[5]}]
#set_resistance 0.0504168  [get_nets {wdata[5]}]
#set_load 0.350911  [get_nets {wdata[4]}]
#set_resistance 0.0526608  [get_nets {wdata[4]}]
#set_load 0.268282  [get_nets {wdata[3]}]
#set_resistance 0.0396783  [get_nets {wdata[3]}]
#set_load 0.286015  [get_nets {wdata[2]}]
#set_resistance 0.0429383  [get_nets {wdata[2]}]
#set_load 0.308142  [get_nets {wdata[1]}]
#set_resistance 0.0465285  [get_nets {wdata[1]}]
#set_load 0.180864  [get_nets {wdata[0]}]
#set_resistance 0.027163  [get_nets {wdata[0]}]
#set_load 0.788936  [get_nets {rdata[31]}]
#set_resistance 0.11672  [get_nets {rdata[31]}]
#set_load 0.782823  [get_nets {rdata[30]}]
#set_resistance 0.115084  [get_nets {rdata[30]}]
#set_load 0.917567  [get_nets {rdata[29]}]
#set_resistance 0.133385  [get_nets {rdata[29]}]
#set_load 0.864346  [get_nets {rdata[28]}]
#set_resistance 0.127359  [get_nets {rdata[28]}]
#set_load 0.893732  [get_nets {rdata[27]}]
#set_resistance 0.132061  [get_nets {rdata[27]}]
#set_load 0.790924  [get_nets {rdata[26]}]
#set_resistance 0.11769  [get_nets {rdata[26]}]
#set_load 0.714293  [get_nets {rdata[25]}]
#set_resistance 0.107365  [get_nets {rdata[25]}]
#set_load 1.03384  [get_nets {rdata[24]}]
#set_resistance 0.150285  [get_nets {rdata[24]}]
#set_load 0.300918  [get_nets {rdata[23]}]
#set_resistance 0.0452938  [get_nets {rdata[23]}]
#set_load 0.999765  [get_nets {rdata[22]}]
#set_resistance 0.144275  [get_nets {rdata[22]}]
#set_load 0.440541  [get_nets {rdata[21]}]
#set_resistance 0.0649561  [get_nets {rdata[21]}]
#set_load 0.732683  [get_nets {rdata[20]}]
#set_resistance 0.105853  [get_nets {rdata[20]}]
#set_load 0.434536  [get_nets {rdata[19]}]
#set_resistance 0.0644059  [get_nets {rdata[19]}]
#set_load 0.64575  [get_nets {rdata[18]}]
#set_resistance 0.0923954  [get_nets {rdata[18]}]
#set_load 0.345396  [get_nets {rdata[17]}]
#set_resistance 0.0513489  [get_nets {rdata[17]}]
#set_load 0.297567  [get_nets {rdata[16]}]
#set_resistance 0.0447072  [get_nets {rdata[16]}]
#set_load 0.394932  [get_nets {rdata[15]}]
#set_resistance 0.0572421  [get_nets {rdata[15]}]
#set_load 0.440143  [get_nets {rdata[14]}]
#set_resistance 0.0635177  [get_nets {rdata[14]}]
#set_load 0.600456  [get_nets {rdata[13]}]
#set_resistance 0.0862419  [get_nets {rdata[13]}]
#set_load 0.521891  [get_nets {rdata[12]}]
#set_resistance 0.074259  [get_nets {rdata[12]}]
#set_load 0.498077  [get_nets {rdata[11]}]
#set_resistance 0.0711664  [get_nets {rdata[11]}]
#set_load 0.662537  [get_nets {rdata[10]}]
#set_resistance 0.0946689  [get_nets {rdata[10]}]
#set_load 0.865698  [get_nets {rdata[9]}]
#set_resistance 0.128202  [get_nets {rdata[9]}]
#set_load 0.889568  [get_nets {rdata[8]}]
#set_resistance 0.130402  [get_nets {rdata[8]}]
#set_load 0.692109  [get_nets {rdata[7]}]
#set_resistance 0.103844  [get_nets {rdata[7]}]
#set_load 0.542942  [get_nets {rdata[6]}]
#set_resistance 0.0822616  [get_nets {rdata[6]}]
#set_load 0.755402  [get_nets {rdata[5]}]
#set_resistance 0.108554  [get_nets {rdata[5]}]
#set_load 0.86373  [get_nets {rdata[4]}]
#set_resistance 0.123917  [get_nets {rdata[4]}]
#set_load 0.652433  [get_nets {rdata[3]}]
#set_resistance 0.0983318  [get_nets {rdata[3]}]
#set_load 0.653811  [get_nets {rdata[2]}]
#set_resistance 0.0991574  [get_nets {rdata[2]}]
#set_load 0.185285  [get_nets {rdata[1]}]
#set_resistance 0.0277794  [get_nets {rdata[1]}]
#set_load 0.659063  [get_nets {rdata[0]}]
#set_resistance 0.0976599  [get_nets {rdata[0]}]
#set_load 0.653625  [get_nets u_tlul_adapter_sram_N210]
#set_resistance 0.0938034  [get_nets u_tlul_adapter_sram_N210]
#set_load 1.1623  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.176061  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 1.24495  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.187713  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 0.588272  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.0876564  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 0.566262  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.0840553  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 0.425038  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.0611376  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 0.326224  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.0465975  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.758551  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.108772  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.54127  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.0776691  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.379545  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.0547786  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.546002  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.0784917  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.481125  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.0715655  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.393407  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0568476  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.360023  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0530022  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.676743  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0990983  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.335861  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0497499  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.363838  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0532355  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.335582  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.0487091  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.419464  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.0622304  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 0.678467  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.100568  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.746192  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.10764  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.409245  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0604229  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.706854  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.102871  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 1.13923  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.169973  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 1.22447  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.184214  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.899975  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.132012  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.436234  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0657063  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.34301  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0519882  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.593905  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0866516  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.307653  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0440796  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.313293  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0458885  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.447929  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0642421  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.446891  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0658178  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.728947  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_resistance 0.102988  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_load 0.617999  [get_nets {tl_d_i[0]}]
#set_resistance 0.0914563  [get_nets {tl_d_i[0]}]
#set_load 0.0775085  [get_nets {tl_d_i[24]}]
#set_resistance 0.0116788  [get_nets {tl_d_i[24]}]
#set_load 0.323094  [get_nets {tl_d_i[25]}]
#set_resistance 0.0490769  [get_nets {tl_d_i[25]}]
#set_load 0.381381  [get_nets {tl_d_i[26]}]
#set_resistance 0.0577435  [get_nets {tl_d_i[26]}]
#set_load 0.274619  [get_nets {tl_d_i[27]}]
#set_resistance 0.0409135  [get_nets {tl_d_i[27]}]
#set_load 0.423302  [get_nets {tl_d_i[28]}]
#set_resistance 0.0639641  [get_nets {tl_d_i[28]}]
#set_load 0.392688  [get_nets {tl_d_i[29]}]
#set_resistance 0.0597502  [get_nets {tl_d_i[29]}]
#set_load 0.366723  [get_nets {tl_d_i[30]}]
#set_resistance 0.0551327  [get_nets {tl_d_i[30]}]
#set_load 0.4052  [get_nets {tl_d_i[31]}]
#set_resistance 0.0602991  [get_nets {tl_d_i[31]}]
#set_load 0.422446  [get_nets {tl_d_i[32]}]
#set_resistance 0.0614488  [get_nets {tl_d_i[32]}]
#set_load 0.361096  [get_nets {tl_d_i[33]}]
#set_resistance 0.0526585  [get_nets {tl_d_i[33]}]
#set_load 0.433381  [get_nets {tl_d_i[34]}]
#set_resistance 0.0628461  [get_nets {tl_d_i[34]}]
#set_load 0.268791  [get_nets {tl_d_i[35]}]
#set_resistance 0.0395997  [get_nets {tl_d_i[35]}]
#set_load 0.606816  [get_nets {tl_d_i[36]}]
#set_resistance 0.0905244  [get_nets {tl_d_i[36]}]
#set_load 0.52308  [get_nets {tl_d_i[37]}]
#set_resistance 0.0779263  [get_nets {tl_d_i[37]}]
#set_load 0.395239  [get_nets {tl_d_i[38]}]
#set_resistance 0.0576351  [get_nets {tl_d_i[38]}]
#set_load 0.27626  [get_nets {tl_d_i[39]}]
#set_resistance 0.0404448  [get_nets {tl_d_i[39]}]
#set_load 0.639649  [get_nets {tl_d_i[40]}]
#set_resistance 0.0968298  [get_nets {tl_d_i[40]}]
#set_load 0.655628  [get_nets {tl_d_i[41]}]
#set_resistance 0.0996004  [get_nets {tl_d_i[41]}]
#set_load 0.300916  [get_nets {tl_d_i[42]}]
#set_resistance 0.0454864  [get_nets {tl_d_i[42]}]
#set_load 0.635276  [get_nets {tl_d_i[43]}]
#set_resistance 0.0959393  [get_nets {tl_d_i[43]}]
#set_load 0.437069  [get_nets {tl_d_i[44]}]
#set_resistance 0.066301  [get_nets {tl_d_i[44]}]
#set_load 0.2881  [get_nets {tl_d_i[45]}]
#set_resistance 0.0434647  [get_nets {tl_d_i[45]}]
#set_load 0.406156  [get_nets {tl_d_i[46]}]
#set_resistance 0.0615308  [get_nets {tl_d_i[46]}]
#set_load 0.621294  [get_nets {tl_d_i[47]}]
#set_resistance 0.0943892  [get_nets {tl_d_i[47]}]
#set_load 0.488797  [get_nets {tl_d_i[48]}]
#set_resistance 0.0714603  [get_nets {tl_d_i[48]}]
#set_load 0.449472  [get_nets {tl_d_i[49]}]
#set_resistance 0.0666915  [get_nets {tl_d_i[49]}]
#set_load 0.595241  [get_nets {tl_d_i[50]}]
#set_resistance 0.0869983  [get_nets {tl_d_i[50]}]
#set_load 0.266404  [get_nets {tl_d_i[51]}]
#set_resistance 0.0403733  [get_nets {tl_d_i[51]}]
#set_load 0.446423  [get_nets {tl_d_i[52]}]
#set_resistance 0.0658207  [get_nets {tl_d_i[52]}]
#set_load 0.540629  [get_nets {tl_d_i[53]}]
#set_resistance 0.0791771  [get_nets {tl_d_i[53]}]
#set_load 0.34514  [get_nets {tl_d_i[54]}]
#set_resistance 0.0518435  [get_nets {tl_d_i[54]}]
#set_load 0.373959  [get_nets {tl_d_i[55]}]
#set_resistance 0.0559414  [get_nets {tl_d_i[55]}]
#set_load 1.19375  [get_nets {tl_d_i[56]}]
#set_resistance 0.136163  [get_nets {tl_d_i[56]}]
#set_load 0.998031  [get_nets {tl_d_i[57]}]
#set_resistance 0.114589  [get_nets {tl_d_i[57]}]
#set_load 0.974459  [get_nets {tl_d_i[58]}]
#set_resistance 0.116398  [get_nets {tl_d_i[58]}]
#set_load 1.23415  [get_nets {tl_d_i[59]}]
#set_resistance 0.14005  [get_nets {tl_d_i[59]}]
#set_load 0.30471  [get_nets {tl_d_i[62]}]
#set_resistance 0.0462508  [get_nets {tl_d_i[62]}]
#set_load 0.444755  [get_nets {tl_d_i[63]}]
#set_resistance 0.0665053  [get_nets {tl_d_i[63]}]
#set_load 0.313851  [get_nets {tl_d_i[64]}]
#set_resistance 0.0471119  [get_nets {tl_d_i[64]}]
#set_load 0.436191  [get_nets {tl_d_i[65]}]
#set_resistance 0.0648538  [get_nets {tl_d_i[65]}]
#set_load 0.376143  [get_nets {tl_d_i[66]}]
#set_resistance 0.0560188  [get_nets {tl_d_i[66]}]
#set_load 0.281624  [get_nets {tl_d_i[67]}]
#set_resistance 0.0421119  [get_nets {tl_d_i[67]}]
#set_load 0.223855  [get_nets {tl_d_i[68]}]
#set_resistance 0.0332324  [get_nets {tl_d_i[68]}]
#set_load 0.332505  [get_nets {tl_d_i[69]}]
#set_resistance 0.0493676  [get_nets {tl_d_i[69]}]
#set_load 0.294956  [get_nets {tl_d_i[70]}]
#set_resistance 0.0434946  [get_nets {tl_d_i[70]}]
#set_load 0.379636  [get_nets {tl_d_i[71]}]
#set_resistance 0.055789  [get_nets {tl_d_i[71]}]
#set_load 0.389063  [get_nets {tl_d_i[72]}]
#set_resistance 0.0585199  [get_nets {tl_d_i[72]}]
#set_load 1.6531  [get_nets {tl_d_i[92]}]
#set_resistance 0.248269  [get_nets {tl_d_i[92]}]
#set_load 1.48835  [get_nets {tl_d_i[93]}]
#set_resistance 0.225098  [get_nets {tl_d_i[93]}]
#set_load 0.268176  [get_nets {tl_d_i[94]}]
#set_resistance 0.0403899  [get_nets {tl_d_i[94]}]
#set_load 0.297617  [get_nets {tl_d_i[95]}]
#set_resistance 0.0445382  [get_nets {tl_d_i[95]}]
#set_load 1.44459  [get_nets {tl_d_i[96]}]
#set_resistance 0.217208  [get_nets {tl_d_i[96]}]
#set_load 1.24088  [get_nets {tl_d_i[97]}]
#set_resistance 0.188546  [get_nets {tl_d_i[97]}]
#set_load 1.27616  [get_nets {tl_d_i[98]}]
#set_resistance 0.194014  [get_nets {tl_d_i[98]}]
#set_load 0.425246  [get_nets {tl_d_i[99]}]
#set_resistance 0.0642035  [get_nets {tl_d_i[99]}]
#set_load 1.12239  [get_nets {tl_d_i[100]}]
#set_resistance 0.14385  [get_nets {tl_d_i[100]}]
#set_load 1.2745  [get_nets {tl_d_i[101]}]
#set_resistance 0.15305  [get_nets {tl_d_i[101]}]
#set_load 0.62397  [get_nets {tl_d_i[105]}]
#set_resistance 0.0844838  [get_nets {tl_d_i[105]}]
#set_load 0.603788  [get_nets {tl_d_i[106]}]
#set_resistance 0.0817904  [get_nets {tl_d_i[106]}]
#set_load 0.689546  [get_nets {tl_d_i[107]}]
#set_resistance 0.0876497  [get_nets {tl_d_i[107]}]
#set_load 0.621362  [get_nets {tl_d_i[108]}]
#set_resistance 0.0899298  [get_nets {tl_d_i[108]}]
#set_load 0.370579  [get_nets {tl_d_i[15]}]
#set_resistance 0.0555005  [get_nets {tl_d_i[15]}]
#set_load 0.87605  [get_nets {tl_d_i[16]}]
#set_resistance 0.127751  [get_nets {tl_d_i[16]}]
#set_load 0.794054  [get_nets {tl_d_i[17]}]
#set_resistance 0.116115  [get_nets {tl_d_i[17]}]
#set_load 0.715518  [get_nets {tl_d_i[18]}]
#set_resistance 0.104144  [get_nets {tl_d_i[18]}]
#set_load 1.85222  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.27566  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 1.4404  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.217866  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.142014  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0213347  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.406743  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.058528  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.6687  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.248294  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 1.13724  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.172984  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 1.22059  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.18579  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.409524  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.0606464  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.34735  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0498255  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.967574  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.138096  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.151446  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.022542  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.056876  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.00857633  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.403326  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0574741  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.101579  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0146503  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.502455  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.066996  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.103589  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0148669  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.458965  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0649396  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.203362  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.029407  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.39403  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0572308  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.517417  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0740509  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.534766  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0760593  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.496764  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0728922  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 1.37973  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.195379  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.3713  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.193267  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 1.32301  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.186675  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.30151  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.183754  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.723475  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.10355  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.345  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0497645  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.233156  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0333707  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.598032  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0869569  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.50401  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0738819  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 1.39227  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.191551  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.340475  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.049235  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.09812  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.164802  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.107003  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.0158741  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.754898  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.113717  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.534578  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0780837  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.867277  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.130149  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.21809  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.0330281  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 1.35293  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.202962  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.682734  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.103244  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.483451  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0728872  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.61497  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0909183  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.582239  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.082728  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.165456  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.023386  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.81795  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.117182  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.421832  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0607971  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.267321  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0389662  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.670578  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0953249  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.589666  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0859545  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.181423  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.0258296  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.140261  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.0207987  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.73698  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.106125  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.268886  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.0402716  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.375944  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.0537877  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.31835  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.0462811  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.42992  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.0621246  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.1554  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.02235  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.760575  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.108183  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.102248  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0149229  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.296062  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.0423339  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.52463  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0743282  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 1.28193  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.192175  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.630924  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.094185  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.494425  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.0739053  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.53005  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.0783423  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.730168  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.105266  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.184819  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.02665  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.201069  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.030076  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.616701  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0878116  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.315963  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.0473699  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.517626  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0732816  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.141372  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0205544  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.51157  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0730639  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.333439  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0479839  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 1.01134  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.151963  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.190279  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0277047  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.382115  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0520599  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.111208  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0163959  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.72728  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.212073  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.270597  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0389219  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.457316  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0618276  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.170365  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0259434  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.38007  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.148838  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.0790333  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.011583  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.35487  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.048533  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.161508  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.023467  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 2.10875  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.274958  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.417666  [get_nets n126]
#set_resistance 0.0590089  [get_nets n126]
#set_load 0.408793  [get_nets n131]
#set_resistance 0.0585872  [get_nets n131]
#set_load 0.285061  [get_nets n170]
#set_resistance 0.0413564  [get_nets n170]
#set_load 0.0916519  [get_nets n175]
#set_resistance 0.0135218  [get_nets n175]
#set_load 0.305591  [get_nets n188]
#set_resistance 0.0435184  [get_nets n188]
#set_load 0.127038  [get_nets n189]
#set_resistance 0.0185118  [get_nets n189]
#set_load 0.547815  [get_nets n192]
#set_resistance 0.0784852  [get_nets n192]
#set_load 0.183511  [get_nets n197]
#set_resistance 0.0264377  [get_nets n197]
#set_load 0.209334  [get_nets n211]
#set_resistance 0.0295367  [get_nets n211]
#set_load 0.0923361  [get_nets n317]
#set_resistance 0.0132165  [get_nets n317]
#set_load 0.144012  [get_nets n318]
#set_resistance 0.0203603  [get_nets n318]
#set_load 0.193464  [get_nets n319]
#set_resistance 0.0278116  [get_nets n319]
#set_load 0.25543  [get_nets n322]
#set_resistance 0.0374346  [get_nets n322]
#set_load 0.283098  [get_nets n324]
#set_resistance 0.0425411  [get_nets n324]
#set_load 0.128609  [get_nets n325]
#set_resistance 0.0183812  [get_nets n325]
#set_load 0.0875015  [get_nets n326]
#set_resistance 0.0133331  [get_nets n326]
#set_load 0.100256  [get_nets n327]
#set_resistance 0.0148233  [get_nets n327]
#set_load 0.200779  [get_nets n328]
#set_resistance 0.0293271  [get_nets n328]
#set_load 0.262809  [get_nets n329]
#set_resistance 0.0381857  [get_nets n329]
#set_load 0.053598  [get_nets n330]
#set_resistance 0.00762826  [get_nets n330]
#set_load 0.525498  [get_nets n331]
#set_resistance 0.0778126  [get_nets n331]
#set_load 0.369846  [get_nets n332]
#set_resistance 0.0490899  [get_nets n332]
#set_load 0.303414  [get_nets n333]
#set_resistance 0.038222  [get_nets n333]
#set_load 0.207936  [get_nets n334]
#set_resistance 0.0294931  [get_nets n334]
#set_load 0.293803  [get_nets n335]
#set_resistance 0.0421392  [get_nets n335]
#set_load 0.538202  [get_nets n336]
#set_resistance 0.076156  [get_nets n336]
#set_load 1.3178  [get_nets n337]
#set_resistance 0.194215  [get_nets n337]
#set_load 0.616468  [get_nets n338]
#set_resistance 0.0871915  [get_nets n338]
#set_load 1.46423  [get_nets n339]
#set_resistance 0.210731  [get_nets n339]
#set_load 1.55129  [get_nets n340]
#set_resistance 0.222935  [get_nets n340]
#set_load 0.047446  [get_nets n341]
#set_resistance 0.00668609  [get_nets n341]
#set_load 0.480161  [get_nets n342]
#set_resistance 0.0679054  [get_nets n342]
#set_load 0.105972  [get_nets n343]
#set_resistance 0.0154067  [get_nets n343]
#set_load 0.0894015  [get_nets n344]
#set_resistance 0.0129827  [get_nets n344]
#set_load 0.0754586  [get_nets n345]
#set_resistance 0.0111643  [get_nets n345]
#set_load 0.322131  [get_nets n346]
#set_resistance 0.04645  [get_nets n346]
#set_load 0.136631  [get_nets n347]
#set_resistance 0.0193464  [get_nets n347]
#set_load 0.254799  [get_nets n348]
#set_resistance 0.0363158  [get_nets n348]
#set_load 0.126253  [get_nets n349]
#set_resistance 0.017824  [get_nets n349]
#set_load 1.08898  [get_nets n350]
#set_resistance 0.111892  [get_nets n350]
#set_load 0.0583457  [get_nets n351]
#set_resistance 0.00862029  [get_nets n351]
#set_load 0.175864  [get_nets n352]
#set_resistance 0.0248735  [get_nets n352]
#set_load 0.313925  [get_nets n353]
#set_resistance 0.0476144  [get_nets n353]
#set_load 0.313854  [get_nets n354]
#set_resistance 0.0443275  [get_nets n354]
#set_load 0.26454  [get_nets n355]
#set_resistance 0.035464  [get_nets n355]
#set_load 0.0527426  [get_nets n356]
#set_resistance 0.00773982  [get_nets n356]
#set_load 0.0816422  [get_nets n357]
#set_resistance 0.0121008  [get_nets n357]
#set_load 0.0765135  [get_nets n358]
#set_resistance 0.0115735  [get_nets n358]
#set_load 0.346975  [get_nets n359]
#set_resistance 0.0497065  [get_nets n359]
#set_load 0.0772279  [get_nets n360]
#set_resistance 0.0116245  [get_nets n360]
#set_load 0.0651849  [get_nets n361]
#set_resistance 0.00961334  [get_nets n361]
#set_load 0.118361  [get_nets n362]
#set_resistance 0.0170756  [get_nets n362]
#set_load 0.0833703  [get_nets n363]
#set_resistance 0.0123273  [get_nets n363]
#set_load 0.0588149  [get_nets n364]
#set_resistance 0.0089442  [get_nets n364]
#set_load 0.061493  [get_nets n365]
#set_resistance 0.00902468  [get_nets n365]
#set_load 0.0597233  [get_nets n366]
#set_resistance 0.00854693  [get_nets n366]
#set_load 0.077017  [get_nets n367]
#set_resistance 0.0109928  [get_nets n367]
#set_load 0.0839377  [get_nets n368]
#set_resistance 0.0118696  [get_nets n368]
#set_load 0.216366  [get_nets n369]
#set_resistance 0.0320545  [get_nets n369]
#set_load 0.0788752  [get_nets n370]
#set_resistance 0.0111967  [get_nets n370]
#set_load 0.577263  [get_nets n371]
#set_resistance 0.0786002  [get_nets n371]
#set_load 0.298603  [get_nets n372]
#set_resistance 0.043832  [get_nets n372]
#set_load 0.222844  [get_nets n373]
#set_resistance 0.0325316  [get_nets n373]
#set_load 0.214711  [get_nets n374]
#set_resistance 0.0293061  [get_nets n374]
#set_load 0.769124  [get_nets n375]
#set_resistance 0.103972  [get_nets n375]
#set_load 0.117193  [get_nets n376]
#set_resistance 0.0165315  [get_nets n376]
#set_load 0.248783  [get_nets n377]
#set_resistance 0.035748  [get_nets n377]
#set_load 0.441923  [get_nets n378]
#set_resistance 0.0655424  [get_nets n378]
#set_load 0.0822235  [get_nets n379]
#set_resistance 0.0124079  [get_nets n379]
#set_load 0.487162  [get_nets n380]
#set_resistance 0.0737795  [get_nets n380]
#set_load 0.113303  [get_nets n381]
#set_resistance 0.0161809  [get_nets n381]
#set_load 0.119115  [get_nets n382]
#set_resistance 0.0179441  [get_nets n382]
#set_load 0.0482674  [get_nets n383]
#set_resistance 0.00690706  [get_nets n383]
#set_load 0.0814899  [get_nets n384]
#set_resistance 0.0115045  [get_nets n384]
#set_load 0.119565  [get_nets n385]
#set_resistance 0.0178476  [get_nets n385]
#set_load 0.057927  [get_nets n386]
#set_resistance 0.00826166  [get_nets n386]
#set_load 0.195678  [get_nets n387]
#set_resistance 0.0281519  [get_nets n387]
#set_load 0.165303  [get_nets n388]
#set_resistance 0.0238579  [get_nets n388]
#set_load 0.0906141  [get_nets n389]
#set_resistance 0.0135447  [get_nets n389]
#set_load 0.170639  [get_nets n390]
#set_resistance 0.0242697  [get_nets n390]
#set_load 0.0973157  [get_nets n391]
#set_resistance 0.014426  [get_nets n391]
#set_load 0.105205  [get_nets n392]
#set_resistance 0.0155597  [get_nets n392]
#set_load 0.223825  [get_nets n393]
#set_resistance 0.0339969  [get_nets n393]
#set_load 0.0977324  [get_nets n394]
#set_resistance 0.0139323  [get_nets n394]
#set_load 0.0858017  [get_nets n395]
#set_resistance 0.012885  [get_nets n395]
#set_load 0.0850675  [get_nets n396]
#set_resistance 0.0128688  [get_nets n396]
#set_load 0.0442208  [get_nets n397]
#set_resistance 0.00635711  [get_nets n397]
#set_load 1.88387  [get_nets n398]
#set_resistance 0.196922  [get_nets n398]
#set_load 0.21565  [get_nets n399]
#set_resistance 0.0325813  [get_nets n399]
#set_load 0.506161  [get_nets n400]
#set_resistance 0.0764868  [get_nets n400]
#set_load 0.0810343  [get_nets n401]
#set_resistance 0.0122022  [get_nets n401]
#set_load 2.16591  [get_nets n402]
#set_resistance 0.227924  [get_nets n402]
#set_load 0.0416541  [get_nets n403]
#set_resistance 0.00600878  [get_nets n403]
#set_load 2.06371  [get_nets n404]
#set_resistance 0.218374  [get_nets n404]
#set_load 0.19176  [get_nets n408]
#set_resistance 0.029138  [get_nets n408]
#set_load 0.885821  [get_nets n409]
#set_resistance 0.0804783  [get_nets n409]
#set_load 1.43355  [get_nets n410]
#set_resistance 0.1525  [get_nets n410]
#set_load 0.908377  [get_nets n411]
#set_resistance 0.0926852  [get_nets n411]
#set_load 0.491957  [get_nets n412]
#set_resistance 0.0716721  [get_nets n412]
#set_load 0.43731  [get_nets n413]
#set_resistance 0.063623  [get_nets n413]
#set_load 0.493811  [get_nets n414]
#set_resistance 0.0709362  [get_nets n414]
#set_load 1.3082  [get_nets n415]
#set_resistance 0.154695  [get_nets n415]
#set_load 0.0803953  [get_nets n416]
#set_resistance 0.0113636  [get_nets n416]
#set_load 0.270733  [get_nets n417]
#set_resistance 0.0398508  [get_nets n417]
#set_load 0.399359  [get_nets n418]
#set_resistance 0.0600184  [get_nets n418]
#set_load 1.45257  [get_nets n419]
#set_resistance 0.156406  [get_nets n419]
#set_load 0.7533  [get_nets n420]
#set_resistance 0.0807106  [get_nets n420]
#set_load 0.0837441  [get_nets n421]
#set_resistance 0.0120611  [get_nets n421]
#set_load 0.0877522  [get_nets n422]
#set_resistance 0.0129902  [get_nets n422]
#set_load 0.215829  [get_nets n423]
#set_resistance 0.0327283  [get_nets n423]
#set_load 0.50523  [get_nets n424]
#set_resistance 0.0634343  [get_nets n424]
#set_load 1.44463  [get_nets n425]
#set_resistance 0.188137  [get_nets n425]
#set_load 0.545177  [get_nets n426]
#set_resistance 0.065968  [get_nets n426]
#set_load 0.22342  [get_nets n427]
#set_resistance 0.0321615  [get_nets n427]
#set_load 0.0386559  [get_nets n428]
#set_resistance 0.00551189  [get_nets n428]
#set_load 3.46156  [get_nets n429]
#set_resistance 0.314967  [get_nets n429]
#set_load 0.242938  [get_nets n430]
#set_resistance 0.0304316  [get_nets n430]
#set_load 0.451183  [get_nets n431]
#set_resistance 0.0509211  [get_nets n431]
#set_load 1.2566  [get_nets n433]
#set_resistance 0.103439  [get_nets n433]
#set_load 2.32371  [get_nets n460]
#set_resistance 0.195906  [get_nets n460]
#set_load 1.00808  [get_nets n461]
#set_resistance 0.0831286  [get_nets n461]
#set_load 2.02072  [get_nets n462]
#set_resistance 0.17096  [get_nets n462]
#set_load 2.39284  [get_nets n463]
#set_resistance 0.201981  [get_nets n463]
#set_load 0.0655849  [get_nets {tl_d_o[9]}]
#set_resistance 0.0095107  [get_nets {tl_d_o[9]}]
#set_load 0.0764785  [get_nets {tl_d_o[10]}]
#set_resistance 0.0110479  [get_nets {tl_d_o[10]}]
#set_load 0.173647  [get_nets {tl_d_o[11]}]
#set_resistance 0.0250235  [get_nets {tl_d_o[11]}]
#set_load 0.0676441  [get_nets {tl_d_o[12]}]
#set_resistance 0.00987345  [get_nets {tl_d_o[12]}]
#set_load 0.0600962  [get_nets {tl_d_o[13]}]
#set_resistance 0.00899284  [get_nets {tl_d_o[13]}]
#set_load 0.0638997  [get_nets {tl_d_o[14]}]
#set_resistance 0.0092728  [get_nets {tl_d_o[14]}]
#set_load 0.0491098  [get_nets {tl_d_o[15]}]
#set_resistance 0.00742004  [get_nets {tl_d_o[15]}]
#set_load 0.0516504  [get_nets {tl_d_o[48]}]
#set_resistance 0.00760476  [get_nets {tl_d_o[48]}]
#set_load 0.119926  [get_nets {tl_d_o[59]}]
#set_resistance 0.0173011  [get_nets {tl_d_o[59]}]
#set_load 0.0235908  [get_nets {tl_d_o[60]}]
#set_resistance 0.00359325  [get_nets {tl_d_o[60]}]
#set_load 0.0410393  [get_nets {tl_d_o[61]}]
#set_resistance 0.00605174  [get_nets {tl_d_o[61]}]
#set_load 0.0883189  [get_nets {tl_d_o[63]}]
#set_resistance 0.0127135  [get_nets {tl_d_o[63]}]
#set_load 0.0731185  [get_nets {tl_d_o[64]}]
#set_resistance 0.0105722  [get_nets {tl_d_o[64]}]
#set_load 2.14625  [get_nets n493]
#set_resistance 0.180884  [get_nets n493]
#set_load 0.0190073  [get_nets n494]
#set_resistance 0.00279486  [get_nets n494]
