# compile verilog/system verilog design source files
sv xil_defaultlib  \
"D:/study/architecture/ustc_ca2021_lab/lab3/CacheSrcCode/cache.sv" \
"D:/study/architecture/ustc_ca2021_lab/lab3/CacheSrcCode/main_mem.sv" \
"D:/study/architecture/ustc_ca2021_lab/lab3/CacheSrcCode/mem.sv" \
"D:/study/architecture/ustc_ca2021_lab/lab3/CacheSrcCode/cache_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
