{
  "module_name": "memory.json",
  "hash_id": "31fd32d1804e79fee830c06157c451cbafa1aa1e8350f6d0cc8cbae6d7b6ea58",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/knightslanding/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of times the machine clears due to memory ordering hazards\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand code reads and prefetch code read requests  that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_CODE_RD.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800044\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand code reads and prefetch code read requests  that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_CODE_RD.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000044\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand code reads and prefetch code read requests  that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_CODE_RD.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800044\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand code reads and prefetch code read requests  that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_CODE_RD.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600044\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand code reads and prefetch code read requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_CODE_RD.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400044\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand code reads and prefetch code read requests  that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_CODE_RD.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200044\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181803091\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101003091\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080803091\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180603091\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100403091\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080203091\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Prefetch requests that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_L2.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000070\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Prefetch requests that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_L2.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800070\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Prefetch requests that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_L2.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600070\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Prefetch requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_L2.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400070\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Prefetch requests that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_L2.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200070\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Read request  that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x01818032f7\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Read request  that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x01010032f7\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Read request  that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00808032f7\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Read request  that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x01806032f7\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Read request  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x01004032f7\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any Read request  that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00802032f7\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any request that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181808000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any request that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101008000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any request that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080808000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any request that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180608000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any request that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100408000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any request that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080208000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data write requests  that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800022\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data write requests  that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000022\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data write requests  that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800022\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data write requests  that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600022\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data write requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400022\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data write requests  that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200022\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Bus locks and split lock requests that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800400\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Bus locks and split lock requests that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000400\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Bus locks and split lock requests that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800400\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Bus locks and split lock requests that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600400\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400400\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200400\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads and prefetch code reads that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800004\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000004\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800004\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads and prefetch code reads that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600004\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400004\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200004\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data and L1 prefetch data reads that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800001\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000001\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800001\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data and L1 prefetch data reads that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600001\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400001\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200001\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data writes that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800002\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data writes that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000002\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data writes that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800002\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data writes that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600002\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data writes that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400002\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Demand cacheable data writes that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200002\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.NON_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2000020080\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_WRITES.DDR_FAR\",\n        \"MSRIndex\": \"0x1a7\",\n        \"MSRValue\": \"0x0101000100\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_WRITES.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a7\",\n        \"MSRValue\": \"0x0080800100\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_WRITES.MCDRAM\",\n        \"MSRIndex\": \"0x1a7\",\n        \"MSRValue\": \"0x0180600100\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_WRITES.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a7\",\n        \"MSRValue\": \"0x0100400100\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_WRITES.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a7\",\n        \"MSRValue\": \"0x0080200100\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data HW prefetches that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181802000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data HW prefetches that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101002000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data HW prefetches that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080802000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100402000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data HW prefetches that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080202000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 code HW prefetches that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800040\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 code HW prefetches that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000040\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 code HW prefetches that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800040\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 code HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400040\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 code HW prefetches that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200040\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.NON_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2000020020\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Software Prefetches that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_SOFTWARE.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181801000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Software Prefetches that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_SOFTWARE.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101001000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Software Prefetches that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_SOFTWARE.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080801000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Software Prefetches that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_SOFTWARE.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180601000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Software Prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_SOFTWARE.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100401000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts Software Prefetches that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_SOFTWARE.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080201000\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from DDR (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.UC_CODE_READS.DDR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0181800200\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from DRAM Far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.UC_CODE_READS.DDR_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0101000200\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from DRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.UC_CODE_READS.DDR_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080800200\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from MCDRAM (local and far)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.UC_CODE_READS.MCDRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0180600200\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.UC_CODE_READS.MCDRAM_FAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0100400200\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from MCDRAM Local.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.UC_CODE_READS.MCDRAM_NEAR\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0080200200\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}