<stg><name>single_conv_test</name>


<trans_list>

<trans id="3298" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="13" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="23" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="33" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="34" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="34" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="35" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="38" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="43" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="44" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="45" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="48" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="49" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="50" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="51" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="52" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="53" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="54" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3397" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="54" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="55" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="58" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="63" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="65" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="66" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="67" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="68" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="69" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="70" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="71" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="72" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="73" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="74" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="74" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="75" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="78" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="83" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="84" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="85" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="87" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="88" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="89" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="90" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="91" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="92" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="93" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="94" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="94" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="95" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="98" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="103" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="104" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="105" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="106" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="107" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="108" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="109" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="110" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="111" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="112" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="113" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="114" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="114" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="115" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="118" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3517" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="123" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="124" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="125" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3529" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="126" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="127" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3533" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="128" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3534" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="129" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="130" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="131" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="132" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="133" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="134" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="134" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="135" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="135" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3550" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3551" from="138" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="143" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="144" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="145" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="146" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="146" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3568" from="147" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="148" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="149" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="150" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="151" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="151" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="152" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="153" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="154" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="154" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="154" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3583" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="155" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="158" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="163" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3602" from="164" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="165" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3606" from="166" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="167" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="168" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="169" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3611" from="169" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3610" from="170" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="171" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="172" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="173" to="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="173" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3618" from="174" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3619" from="174" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3634" from="174" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="175" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3626" from="175" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3622" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3625" from="178" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3628" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3632" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="183" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3636" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="184" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3638" from="185" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="186" to="187">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="186" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="187" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3644" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3649" from="188" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3645" from="189" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3648" from="189" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3647" from="190" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3650" from="191" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3653" from="191" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3652" from="192" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3654" from="193" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3672" from="193" to="204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3655" from="194" to="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3656" from="194" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3671" from="194" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3657" from="195" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3663" from="195" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3659" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3661" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3662" from="198" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3665" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3666" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3667" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3669" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3670" from="203" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3673" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="204" to="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="205" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3677" from="206" to="207">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="206" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="207" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="208" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="208" to="211">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="209" to="210">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="209" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="210" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="211" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="211" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="212" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="213" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="213" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="214" to="219">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="214" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="214" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="215" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="215" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="218" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="223" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="224" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="225" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="226" to="227">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="226" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="227" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="228" to="229">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="228" to="231">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="229" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="229" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3721" from="230" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="231" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="231" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="232" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3728" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="233" to="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3729" from="234" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3730" from="234" to="235">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3745" from="234" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="235" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3737" from="235" to="241">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3733" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3735" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3736" from="238" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3739" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3740" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3741" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3744" from="243" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3747" from="244" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="244" to="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3749" from="245" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="246" to="247">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3754" from="246" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3753" from="247" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3755" from="248" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="248" to="251">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3756" from="249" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3759" from="249" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="250" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3761" from="251" to="252">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="251" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="252" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="253" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="253" to="264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="254" to="259">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3767" from="254" to="255">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="254" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3768" from="255" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3774" from="255" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3770" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3772" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3773" from="258" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3776" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3777" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3778" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="263" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3784" from="264" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3787" from="264" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3786" from="265" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3788" from="266" to="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3791" from="266" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3790" from="267" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3792" from="268" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3797" from="268" to="271">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3793" from="269" to="270">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3796" from="269" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3795" from="270" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3798" from="271" to="272">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3801" from="271" to="273">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3800" from="272" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3802" from="273" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3820" from="273" to="284">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3803" from="274" to="279">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3804" from="274" to="275">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3819" from="274" to="273">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3805" from="275" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3811" from="275" to="281">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3807" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3809" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3810" from="278" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3813" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3814" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3815" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3817" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3818" from="283" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3821" from="284" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3824" from="284" to="286">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3823" from="285" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="286" to="287">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3828" from="286" to="288">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="287" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="288" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="288" to="291">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3830" from="289" to="290">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="289" to="288">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="290" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="291" to="292">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="291" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="292" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="293" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="293" to="304">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="294" to="299">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="294" to="295">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="294" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3842" from="295" to="296">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="295" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="298" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="303" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3858" from="304" to="305">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="304" to="306">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="305" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="306" to="307">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="306" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="307" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="308" to="309">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="308" to="311">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="309" to="310">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="309" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="310" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="311" to="312">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="311" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="312" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="313" to="314">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="314" to="319">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="314" to="315">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="314" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="315" to="316">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="315" to="321">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3883" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="318" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3889" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="323" to="324">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="323" to="325">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="325" to="326">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
<literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3900" from="325" to="327">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3897" from="326" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="327" to="328">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="327" to="314">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="328" to="328">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3904" from="328" to="327">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %imgtotal) nounwind, !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([144 x i32]* %weitotal) nounwind, !map !114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %outtotal) nounwind, !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @single_conv_test_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:4  %conv_output = alloca [36 x i32], align 4

]]></Node>
<StgValue><ssdm name="conv_output"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:5  %img = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="img"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %single_conv_test_label9_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108 = icmp eq i3 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108, label %single_conv_test_label11_begin, label %single_conv_test_label9_begin

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label9_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label9_begin:2  %tmp_64 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label9_begin:3  %zext_ln110 = zext i6 %tmp_64 to i7

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label9_begin:4  %tmp_65 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label9_begin:5  %zext_ln110_1 = zext i4 %tmp_65 to i7

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label9_begin:6  %sub_ln110 = sub i7 %zext_ln110, %zext_ln110_1

]]></Node>
<StgValue><ssdm name="sub_ln110"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label9_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label11_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label11_begin:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i3 [ 0, %single_conv_test_label9_begin ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln109 = icmp eq i3 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln109, label %single_conv_test_label9_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln110_2 = zext i3 %j_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln110 = add i7 %sub_ln110, %zext_ln110_2

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
:3  %sext_ln110 = sext i7 %add_ln110 to i64

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv_output_addr = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_addr"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 0, i32* %conv_output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label9_end:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str9, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label9_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_0 = phi i7 [ 0, %single_conv_test_label11_begin ], [ %add_ln117, %11 ]

]]></Node>
<StgValue><ssdm name="img_i_0_0"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117 = icmp eq i7 %img_i_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117 = add i7 %img_i_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117, label %.preheader3.0.preheader, label %11

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln118 = zext i7 %img_i_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %imgtotal_addr = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="imgtotal_addr"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
:3  %imgtotal_load = load i32* %imgtotal_addr, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.0.preheader:0  br label %.preheader3.0

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
:3  %imgtotal_load = load i32* %imgtotal_addr, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_addr = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="img_addr"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %imgtotal_load, i32* %img_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %10

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.0:0  %ker_i_0_0 = phi i4 [ %add_ln120, %9 ], [ 0, %.preheader3.0.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_0"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.0:1  %icmp_ln120 = icmp eq i4 %ker_i_0_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.0:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.0:3  %add_ln120 = add i4 %ker_i_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0:4  br i1 %icmp_ln120, label %.preheader2.0.preheader, label %9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121 = zext i4 %ker_i_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="weitotal_addr"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load = load i32* %weitotal_addr, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.0.preheader:0  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load = load i32* %weitotal_addr, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load, i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.0

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.0:0  %i1_0_0 = phi i2 [ %add_ln125, %single_conv_test_label14_end ], [ 0, %.preheader2.0.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_0"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.0:1  %count_0_0 = phi i5 [ %add_ln127, %single_conv_test_label14_end ], [ 0, %.preheader2.0.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_0"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.0:2  %icmp_ln125 = icmp eq i2 %i1_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.0:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.0:4  %add_ln125 = add i2 %i1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.0:5  br i1 %icmp_ln125, label %.preheader1.0.preheader, label %single_conv_test_label14_begin

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin:2  %add_ln127 = add i5 %count_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin:3  %zext_ln132 = zext i2 %i1_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin:4  %tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin:5  %zext_ln132_1 = zext i4 %tmp_66 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin:6  %sub_ln132 = sub i5 %zext_ln132_1, %zext_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin:7  %tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin:8  %zext_ln127 = zext i5 %tmp_67 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.0.preheader:0  br label %.preheader1.0

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_0 = phi i4 [ 0, %single_conv_test_label14_begin ], [ %add_ln127_16, %6 ]

]]></Node>
<StgValue><ssdm name="j2_0_0"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_0 = phi i5 [ %count_0_0, %single_conv_test_label14_begin ], [ %add_ln129, %6 ]

]]></Node>
<StgValue><ssdm name="count_1_0"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127 = icmp eq i4 %j2_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_16 = add i4 %j2_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln127_16"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127, label %single_conv_test_label14_end, label %8

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129 = add i5 %count_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129 = zext i5 %count_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_2 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="img_addr_2"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_16 = load i32* %img_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_load_16"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130 = icmp ult i4 %j2_0_0, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_2 = zext i4 %j2_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_3 = zext i4 %j2_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_3"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132 = add i5 %sub_ln132, %zext_ln132_3

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132 = sext i5 %add_ln132 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_1 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132

]]></Node>
<StgValue><ssdm name="cal_conv_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133 = add i6 %zext_ln127, %zext_ln132_2

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133 = zext i6 %add_ln133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end:1  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_16 = load i32* %img_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_load_16"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_16, i32* %cal_conv_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_16, i32* %conv_line_buffer_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.0:0  %i3_0_0 = phi i2 [ %add_ln143, %4 ], [ 0, %.preheader1.0.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_0"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.0:1  %count_2_0 = phi i5 [ %add_ln144, %4 ], [ -16, %.preheader1.0.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_0"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.0:2  %icmp_ln143 = icmp eq i2 %i3_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.0:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.0:4  %add_ln143 = add i2 %i3_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.0:5  br i1 %icmp_ln143, label %.preheader.0.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144 = add i5 %count_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144 = zext i5 %count_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_1 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="img_addr_1"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load = load i32* %img_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:0  %out_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_0"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1  %count_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_0"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2  store i32 19, i32* %count_3_0

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load = load i32* %img_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_1 = zext i2 %i3_0_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_16 = add i4 %zext_ln144_1, 6

]]></Node>
<StgValue><ssdm name="add_ln144_16"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_3 = zext i4 %add_ln144_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_3"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_3

]]></Node>
<StgValue><ssdm name="cal_conv_addr"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load, i32* %cal_conv_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.0

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.0:0  %i4_0_0 = phi i3 [ %add_ln148, %single_conv_test_label17_end ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_0"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
.preheader.0:1  %out_1_0_load = load i32* %out_1_0

]]></Node>
<StgValue><ssdm name="out_1_0_load"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.0:2  %icmp_ln148 = icmp eq i3 %i4_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.0:4  %add_ln148 = add i3 %i4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:5  br i1 %icmp_ln148, label %single_conv_test_label11, label %single_conv_test_label17_begin

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin:2  %tmp_68 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin:3  %zext_ln171 = zext i6 %tmp_68 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin:4  %tmp_69 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin:5  %zext_ln171_1 = zext i4 %tmp_69 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin:6  %sub_ln171 = sub i7 %zext_ln171, %zext_ln171_1

]]></Node>
<StgValue><ssdm name="sub_ln171"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin:7  br label %12

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label11:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label11:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label11:2  br label %24

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_0 = phi i3 [ 0, %single_conv_test_label17_begin ], [ %add_ln150, %single_conv_test_label18_end ]

]]></Node>
<StgValue><ssdm name="j5_0_0"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:1  %out_1_0_load_1 = load i32* %out_1_0

]]></Node>
<StgValue><ssdm name="out_1_0_load_1"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_0_load = load i32* %count_3_0

]]></Node>
<StgValue><ssdm name="count_3_0_load"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150 = icmp eq i3 %j5_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150 = add i3 %j5_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150, label %single_conv_test_label17_end, label %single_conv_test_label18_begin

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin:2  %icmp_ln153 = icmp ult i3 %j5_0_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin:3  br i1 %icmp_ln153, label %13, label %15

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_16 = add i32 %count_3_0_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_16"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156 = add nsw i32 %count_3_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156, i32* %count_3_0

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_0 = phi i32 [ %count_3_0_load, %15 ], [ %add_ln166, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="count_5_0"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_0 = phi i32 [ %out_1_0_load_1, %15 ], [ %out_4_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="out_3_0"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_0 = phi i2 [ 0, %15 ], [ %add_ln161, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="i17_0_0"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161 = icmp eq i2 %i17_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161 = add i2 %i17_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161, label %single_conv_test_label18_end.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163 = icmp eq i2 %i17_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163, label %17, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end.loopexit:0  store i32 %add_ln129_16, i32* %count_3_0

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end.loopexit:1  br label %single_conv_test_label18_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="508" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:1  %add_ln166 = add nsw i32 %count_5_0, 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:2  %sext_ln166 = sext i32 %count_5_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3  %img_addr_18 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166

]]></Node>
<StgValue><ssdm name="img_addr_18"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.0:4  %img_load_19 = load i32* %img_addr_18, align 4

]]></Node>
<StgValue><ssdm name="img_load_19"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.0:0  %out_4_0 = phi i32 [ %out_6, %17 ], [ %out_3_0, %16 ]

]]></Node>
<StgValue><ssdm name="out_4_0"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.0:4  %img_load_19 = load i32* %img_addr_18, align 4

]]></Node>
<StgValue><ssdm name="img_load_19"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.0:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="517" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.0:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:6  br label %14

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="519" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156 = sext i32 %count_3_0_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_4 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="img_addr_4"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_17 = load i32* %img_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_load_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="523" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_17 = load i32* %img_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_load_17"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="525" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end:1  %zext_ln171_2 = zext i3 %j5_0_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_2"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end:2  %add_ln171_15 = add i7 %sub_ln171, %zext_ln171_2

]]></Node>
<StgValue><ssdm name="add_ln171_15"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end:3  %sext_ln171 = sext i7 %add_ln171_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end:4  %conv_output_addr_1 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171

]]></Node>
<StgValue><ssdm name="conv_output_addr_1"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end:5  %conv_output_load = load i32* %conv_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="532" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end:0  %out_5_0 = phi i32 [ %out_s, %13 ], [ %out_3_0, %single_conv_test_label18_end.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_0"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end:5  %conv_output_load = load i32* %conv_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end:6  %add_ln171 = add nsw i32 %out_5_0, %conv_output_load

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end:9  store i32 %out_5_0, i32* %out_1_0

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="536" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end:7  store i32 %add_ln171, i32* %conv_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end:8  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end:10  br label %12

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_1 = phi i7 [ 0, %single_conv_test_label11 ], [ %add_ln117_1, %25 ]

]]></Node>
<StgValue><ssdm name="img_i_0_1"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_1 = icmp eq i7 %img_i_0_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_1"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_1 = add i7 %img_i_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_1, label %.preheader3.1.preheader, label %25

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %xor_ln118 = xor i7 %img_i_0_1, -64

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="7">
<![CDATA[
:2  %zext_ln118_1 = zext i7 %xor_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_1 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="imgtotal_addr_1"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_1 = load i32* %imgtotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_1"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.1.preheader:0  br label %.preheader3.1

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_1 = load i32* %imgtotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_1"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_2 = zext i7 %img_i_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_3 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="img_addr_3"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_1, i32* %img_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %24

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="555" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.1:0  %ker_i_0_1 = phi i4 [ %add_ln120_1, %23 ], [ 0, %.preheader3.1.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_1"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.1:1  %icmp_ln120_1 = icmp eq i4 %ker_i_0_1, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.1:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.1:3  %add_ln120_1 = add i4 %ker_i_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1:4  br i1 %icmp_ln120_1, label %.preheader2.1.preheader, label %23

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_1 = zext i4 %ker_i_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_1 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="weitotal_addr_1"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_1 = load i32* %weitotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_1"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.1.preheader:0  br label %.preheader2.1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_1 = load i32* %weitotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_1"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_1 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_1, i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.1

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.1:0  %i1_0_1 = phi i2 [ %add_ln125_1, %single_conv_test_label14_end1 ], [ 0, %.preheader2.1.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_1"/></StgValue>
</operation>

<operation id="570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.1:1  %count_0_1 = phi i5 [ %add_ln127_1, %single_conv_test_label14_end1 ], [ 0, %.preheader2.1.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_1"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.1:2  %icmp_ln125_1 = icmp eq i2 %i1_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.1:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.1:4  %add_ln125_1 = add i2 %i1_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.1:5  br i1 %icmp_ln125_1, label %.preheader1.1.preheader, label %single_conv_test_label14_begin1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin1:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin1:2  %add_ln127_1 = add i5 %count_0_1, 8

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin1:3  %zext_ln132_4 = zext i2 %i1_0_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_4"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin1:4  %tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin1:5  %zext_ln132_5 = zext i4 %tmp_70 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_5"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin1:6  %sub_ln132_1 = sub i5 %zext_ln132_5, %zext_ln132_4

]]></Node>
<StgValue><ssdm name="sub_ln132_1"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin1:7  %tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin1:8  %zext_ln127_1 = zext i5 %tmp_71 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin1:9  br label %19

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.1.preheader:0  br label %.preheader1.1

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="586" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_1 = phi i4 [ 0, %single_conv_test_label14_begin1 ], [ %add_ln127_17, %20 ]

]]></Node>
<StgValue><ssdm name="j2_0_1"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_1 = phi i5 [ %count_0_1, %single_conv_test_label14_begin1 ], [ %add_ln129_1, %20 ]

]]></Node>
<StgValue><ssdm name="count_1_1"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_1 = icmp eq i4 %j2_0_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_1"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_17 = add i4 %j2_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln127_17"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_1, label %single_conv_test_label14_end1, label %22

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_1 = add i5 %count_1_1, 1

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_1 = zext i5 %count_1_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_17 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="img_addr_17"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_18 = load i32* %img_addr_17, align 4

]]></Node>
<StgValue><ssdm name="img_load_18"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_1 = icmp ult i4 %j2_0_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_1"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_6 = zext i4 %j2_0_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_6"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_7 = zext i4 %j2_0_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_7"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_1 = add i5 %sub_ln132_1, %zext_ln132_7

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_1 = sext i5 %add_ln132_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_1"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_17 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_1

]]></Node>
<StgValue><ssdm name="cal_conv_addr_17"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_1 = add i6 %zext_ln127_1, %zext_ln132_6

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_1 = zext i6 %add_ln133_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_1 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_1"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end1:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end1:1  br label %.preheader2.1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_18 = load i32* %img_addr_17, align 4

]]></Node>
<StgValue><ssdm name="img_load_18"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_1, label %21, label %20

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_18, i32* %cal_conv_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_18, i32* %conv_line_buffer_add_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.1:0  %i3_0_1 = phi i2 [ %add_ln143_1, %18 ], [ 0, %.preheader1.1.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_1"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.1:1  %count_2_1 = phi i5 [ %add_ln144_1, %18 ], [ -16, %.preheader1.1.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_1"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.1:2  %icmp_ln143_1 = icmp eq i2 %i3_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.1:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.1:4  %add_ln143_1 = add i2 %i3_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.1:5  br i1 %icmp_ln143_1, label %.preheader.1.preheader, label %18

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_1 = add i5 %count_2_1, 1

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_2 = zext i5 %count_2_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_2"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_16 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_2

]]></Node>
<StgValue><ssdm name="img_addr_16"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_1 = load i32* %img_addr_16, align 4

]]></Node>
<StgValue><ssdm name="img_load_1"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1.preheader:0  %out_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_1"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
.preheader.1.preheader:1  %count_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_1"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1.preheader:2  store i32 19, i32* %count_3_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1.preheader:3  store i32 %out_1_0_load, i32* %out_1_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1.preheader:4  br label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_1 = load i32* %img_addr_16, align 4

]]></Node>
<StgValue><ssdm name="img_load_1"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_5 = zext i2 %i3_0_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_5"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_17 = add i4 %zext_ln144_5, 6

]]></Node>
<StgValue><ssdm name="add_ln144_17"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_7 = zext i4 %add_ln144_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_7"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_16 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_7

]]></Node>
<StgValue><ssdm name="cal_conv_addr_16"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_1, i32* %cal_conv_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.1

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.1:0  %i4_0_1 = phi i3 [ %add_ln148_1, %single_conv_test_label17_end1 ], [ 0, %.preheader.1.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_1"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.1:1  %out_1_1_load = load i32* %out_1_1

]]></Node>
<StgValue><ssdm name="out_1_1_load"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.1:2  %icmp_ln148_1 = icmp eq i3 %i4_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_1"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.1:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.1:4  %add_ln148_1 = add i3 %i4_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:5  br i1 %icmp_ln148_1, label %single_conv_test_label111, label %single_conv_test_label17_begin1

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin1:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin1:2  %tmp_72 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin1:3  %zext_ln171_3 = zext i6 %tmp_72 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_3"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin1:4  %tmp_73 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin1:5  %zext_ln171_4 = zext i4 %tmp_73 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_4"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin1:6  %sub_ln171_1 = sub i7 %zext_ln171_3, %zext_ln171_4

]]></Node>
<StgValue><ssdm name="sub_ln171_1"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin1:7  br label %26

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label111:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label111:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label111:2  br label %38

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="654" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_1 = phi i3 [ 0, %single_conv_test_label17_begin1 ], [ %add_ln150_1, %single_conv_test_label18_end1 ]

]]></Node>
<StgValue><ssdm name="j5_0_1"/></StgValue>
</operation>

<operation id="655" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_1_load_1 = load i32* %out_1_1

]]></Node>
<StgValue><ssdm name="out_1_1_load_1"/></StgValue>
</operation>

<operation id="656" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_1_load = load i32* %count_3_1

]]></Node>
<StgValue><ssdm name="count_3_1_load"/></StgValue>
</operation>

<operation id="657" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_1 = icmp eq i3 %j5_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_1"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_1 = add i3 %j5_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_1, label %single_conv_test_label17_end1, label %single_conv_test_label18_begin1

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin1:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin1:2  %icmp_ln153_1 = icmp ult i3 %j5_0_1, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin1:3  br i1 %icmp_ln153_1, label %27, label %29

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_17 = add i32 %count_3_1_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_17"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_1 = add nsw i32 %count_3_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_1, i32* %count_3_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end1:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end1:1  br label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="672" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_1 = phi i32 [ %count_3_1_load, %29 ], [ %add_ln166_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="count_5_1"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_1 = phi i32 [ %out_1_1_load_1, %29 ], [ %out_4_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="out_3_1"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_1 = phi i2 [ 0, %29 ], [ %add_ln161_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="i17_0_1"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_1 = icmp eq i2 %i17_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_1"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_1 = add i2 %i17_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_1, label %single_conv_test_label18_end1.loopexit, label %30

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_1 = icmp eq i2 %i17_0_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_1, label %31, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="682" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="0"/>
<literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1"/></StgValue>
</operation>

<operation id="683" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end1.loopexit:0  store i32 %add_ln129_17, i32* %count_3_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end1.loopexit:1  br label %single_conv_test_label18_end1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="685" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1"/></StgValue>
</operation>

<operation id="686" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="687" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:1  %add_ln166_1 = add nsw i32 %count_5_1, 1

]]></Node>
<StgValue><ssdm name="add_ln166_1"/></StgValue>
</operation>

<operation id="688" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1:2  %sext_ln166_1 = sext i32 %count_5_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_1"/></StgValue>
</operation>

<operation id="689" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:3  %img_addr_23 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_1

]]></Node>
<StgValue><ssdm name="img_addr_23"/></StgValue>
</operation>

<operation id="690" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.1:4  %img_load_22 = load i32* %img_addr_23, align 4

]]></Node>
<StgValue><ssdm name="img_load_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="691" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.1:0  %out_4_1 = phi i32 [ %out_6_1, %31 ], [ %out_3_1, %30 ]

]]></Node>
<StgValue><ssdm name="out_4_1"/></StgValue>
</operation>

<operation id="692" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.1:4  %img_load_22 = load i32* %img_addr_23, align 4

]]></Node>
<StgValue><ssdm name="img_load_22"/></StgValue>
</operation>

<operation id="693" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.1:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="694" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.1:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:6  br label %28

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="696" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="697" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_1 = sext i32 %count_3_1_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="698" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_20 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="img_addr_20"/></StgValue>
</operation>

<operation id="699" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_20 = load i32* %img_addr_20, align 4

]]></Node>
<StgValue><ssdm name="img_load_20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="700" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_20 = load i32* %img_addr_20, align 4

]]></Node>
<StgValue><ssdm name="img_load_20"/></StgValue>
</operation>

<operation id="701" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="702" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="703" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end1

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="704" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end1:1  %zext_ln171_5 = zext i3 %j5_0_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_5"/></StgValue>
</operation>

<operation id="705" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end1:2  %add_ln171_16 = add i7 %sub_ln171_1, %zext_ln171_5

]]></Node>
<StgValue><ssdm name="add_ln171_16"/></StgValue>
</operation>

<operation id="706" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end1:3  %sext_ln171_1 = sext i7 %add_ln171_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_1"/></StgValue>
</operation>

<operation id="707" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end1:4  %conv_output_addr_2 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_1

]]></Node>
<StgValue><ssdm name="conv_output_addr_2"/></StgValue>
</operation>

<operation id="708" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end1:5  %conv_output_load_1 = load i32* %conv_output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="709" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end1:0  %out_5_1 = phi i32 [ %out_1, %27 ], [ %out_3_1, %single_conv_test_label18_end1.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_1"/></StgValue>
</operation>

<operation id="710" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end1:5  %conv_output_load_1 = load i32* %conv_output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_1"/></StgValue>
</operation>

<operation id="711" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end1:6  %add_ln171_1 = add nsw i32 %out_5_1, %conv_output_load_1

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="712" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end1:9  store i32 %out_5_1, i32* %out_1_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="713" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end1:7  store i32 %add_ln171_1, i32* %conv_output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end1:8  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end1:10  br label %26

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="716" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_2 = phi i7 [ 0, %single_conv_test_label111 ], [ %add_ln117_2, %39 ]

]]></Node>
<StgValue><ssdm name="img_i_0_2"/></StgValue>
</operation>

<operation id="717" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_2 = icmp eq i7 %img_i_0_2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_2"/></StgValue>
</operation>

<operation id="718" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="719" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_2 = add i7 %img_i_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="720" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_2, label %.preheader3.2.preheader, label %39

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="721" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:1  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %img_i_0_2)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="722" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln118_3 = zext i8 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="723" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_2 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="imgtotal_addr_2"/></StgValue>
</operation>

<operation id="724" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_2 = load i32* %imgtotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_2"/></StgValue>
</operation>

<operation id="725" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.2.preheader:0  br label %.preheader3.2

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="726" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="727" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_2 = load i32* %imgtotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_2"/></StgValue>
</operation>

<operation id="728" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_4 = zext i7 %img_i_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="729" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_19 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="img_addr_19"/></StgValue>
</operation>

<operation id="730" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_2, i32* %img_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="731" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %38

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="732" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.2:0  %ker_i_0_2 = phi i4 [ %add_ln120_2, %37 ], [ 0, %.preheader3.2.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_2"/></StgValue>
</operation>

<operation id="733" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.2:1  %icmp_ln120_2 = icmp eq i4 %ker_i_0_2, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_2"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.2:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.2:3  %add_ln120_2 = add i4 %ker_i_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.2:4  br i1 %icmp_ln120_2, label %.preheader2.2.preheader, label %37

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="737" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_2 = zext i4 %ker_i_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_2 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_2

]]></Node>
<StgValue><ssdm name="weitotal_addr_2"/></StgValue>
</operation>

<operation id="739" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_2 = load i32* %weitotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_2"/></StgValue>
</operation>

<operation id="740" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.2.preheader:0  br label %.preheader2.2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_2 = load i32* %weitotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_2"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_2 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_2, i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="745" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.2

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="746" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.2:0  %i1_0_2 = phi i2 [ %add_ln125_2, %single_conv_test_label14_end2 ], [ 0, %.preheader2.2.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_2"/></StgValue>
</operation>

<operation id="747" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.2:1  %count_0_2 = phi i5 [ %add_ln127_2, %single_conv_test_label14_end2 ], [ 0, %.preheader2.2.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_2"/></StgValue>
</operation>

<operation id="748" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.2:2  %icmp_ln125_2 = icmp eq i2 %i1_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_2"/></StgValue>
</operation>

<operation id="749" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.2:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="750" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.2:4  %add_ln125_2 = add i2 %i1_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="751" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.2:5  br i1 %icmp_ln125_2, label %.preheader1.2.preheader, label %single_conv_test_label14_begin2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="752" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin2:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin2:2  %add_ln127_2 = add i5 %count_0_2, 8

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin2:3  %zext_ln132_8 = zext i2 %i1_0_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_8"/></StgValue>
</operation>

<operation id="756" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin2:4  %tmp_74 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="757" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin2:5  %zext_ln132_9 = zext i4 %tmp_74 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_9"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin2:6  %sub_ln132_2 = sub i5 %zext_ln132_9, %zext_ln132_8

]]></Node>
<StgValue><ssdm name="sub_ln132_2"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin2:7  %tmp_75 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin2:8  %zext_ln127_2 = zext i5 %tmp_75 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin2:9  br label %33

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.2.preheader:0  br label %.preheader1.2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="763" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_2 = phi i4 [ 0, %single_conv_test_label14_begin2 ], [ %add_ln127_18, %34 ]

]]></Node>
<StgValue><ssdm name="j2_0_2"/></StgValue>
</operation>

<operation id="764" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_2 = phi i5 [ %count_0_2, %single_conv_test_label14_begin2 ], [ %add_ln129_2, %34 ]

]]></Node>
<StgValue><ssdm name="count_1_2"/></StgValue>
</operation>

<operation id="765" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_2 = icmp eq i4 %j2_0_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_2"/></StgValue>
</operation>

<operation id="766" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="767" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_18 = add i4 %j2_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln127_18"/></StgValue>
</operation>

<operation id="768" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_2, label %single_conv_test_label14_end2, label %36

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_2 = add i5 %count_1_2, 1

]]></Node>
<StgValue><ssdm name="add_ln129_2"/></StgValue>
</operation>

<operation id="770" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_2 = zext i5 %count_1_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="771" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_22 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="img_addr_22"/></StgValue>
</operation>

<operation id="772" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_21 = load i32* %img_addr_22, align 4

]]></Node>
<StgValue><ssdm name="img_load_21"/></StgValue>
</operation>

<operation id="773" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_2 = icmp ult i4 %j2_0_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_2"/></StgValue>
</operation>

<operation id="774" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_10 = zext i4 %j2_0_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_10"/></StgValue>
</operation>

<operation id="775" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_11 = zext i4 %j2_0_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_11"/></StgValue>
</operation>

<operation id="776" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_2 = add i5 %sub_ln132_2, %zext_ln132_11

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="777" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_2 = sext i5 %add_ln132_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_2"/></StgValue>
</operation>

<operation id="778" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_18 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_2

]]></Node>
<StgValue><ssdm name="cal_conv_addr_18"/></StgValue>
</operation>

<operation id="779" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_2 = add i6 %zext_ln127_2, %zext_ln132_10

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="780" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_2 = zext i6 %add_ln133_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="781" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_2 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_2

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_2"/></StgValue>
</operation>

<operation id="782" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end2:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="783" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end2:1  br label %.preheader2.2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="784" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="785" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_21 = load i32* %img_addr_22, align 4

]]></Node>
<StgValue><ssdm name="img_load_21"/></StgValue>
</operation>

<operation id="786" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_2, label %35, label %34

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="787" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_21, i32* %cal_conv_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="788" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %34

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="789" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_21, i32* %conv_line_buffer_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="790" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="791" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.2:0  %i3_0_2 = phi i2 [ %add_ln143_2, %32 ], [ 0, %.preheader1.2.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_2"/></StgValue>
</operation>

<operation id="792" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.2:1  %count_2_2 = phi i5 [ %add_ln144_2, %32 ], [ -16, %.preheader1.2.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_2"/></StgValue>
</operation>

<operation id="793" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.2:2  %icmp_ln143_2 = icmp eq i2 %i3_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="794" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.2:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="795" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.2:4  %add_ln143_2 = add i2 %i3_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="796" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.2:5  br i1 %icmp_ln143_2, label %.preheader.2.preheader, label %32

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="797" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_2 = add i5 %count_2_2, 1

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="798" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_4 = zext i5 %count_2_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_4"/></StgValue>
</operation>

<operation id="799" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_21 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_4

]]></Node>
<StgValue><ssdm name="img_addr_21"/></StgValue>
</operation>

<operation id="800" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_2 = load i32* %img_addr_21, align 4

]]></Node>
<StgValue><ssdm name="img_load_2"/></StgValue>
</operation>

<operation id="801" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
.preheader.2.preheader:0  %out_1_2 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_2"/></StgValue>
</operation>

<operation id="802" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32">
<![CDATA[
.preheader.2.preheader:1  %count_3_2 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_2"/></StgValue>
</operation>

<operation id="803" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2.preheader:2  store i32 19, i32* %count_3_2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="804" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2.preheader:3  store i32 %out_1_1_load, i32* %out_1_2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="805" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.preheader.2.preheader:4  br label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="806" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="807" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_2 = load i32* %img_addr_21, align 4

]]></Node>
<StgValue><ssdm name="img_load_2"/></StgValue>
</operation>

<operation id="808" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_9 = zext i2 %i3_0_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_9"/></StgValue>
</operation>

<operation id="809" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_18 = add i4 %zext_ln144_9, 6

]]></Node>
<StgValue><ssdm name="add_ln144_18"/></StgValue>
</operation>

<operation id="810" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_11 = zext i4 %add_ln144_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_11"/></StgValue>
</operation>

<operation id="811" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_2 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_11

]]></Node>
<StgValue><ssdm name="cal_conv_addr_2"/></StgValue>
</operation>

<operation id="812" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_2, i32* %cal_conv_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="813" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="814" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.2:0  %i4_0_2 = phi i3 [ %add_ln148_2, %single_conv_test_label17_end2 ], [ 0, %.preheader.2.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_2"/></StgValue>
</operation>

<operation id="815" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.2:1  %out_1_2_load = load i32* %out_1_2

]]></Node>
<StgValue><ssdm name="out_1_2_load"/></StgValue>
</operation>

<operation id="816" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.2:2  %icmp_ln148_2 = icmp eq i3 %i4_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_2"/></StgValue>
</operation>

<operation id="817" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.2:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="818" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.2:4  %add_ln148_2 = add i3 %i4_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln148_2"/></StgValue>
</operation>

<operation id="819" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:5  br i1 %icmp_ln148_2, label %single_conv_test_label112, label %single_conv_test_label17_begin2

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="820" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="821" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin2:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="822" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin2:2  %tmp_76 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="823" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin2:3  %zext_ln171_6 = zext i6 %tmp_76 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_6"/></StgValue>
</operation>

<operation id="824" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin2:4  %tmp_77 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="825" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin2:5  %zext_ln171_7 = zext i4 %tmp_77 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_7"/></StgValue>
</operation>

<operation id="826" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin2:6  %sub_ln171_2 = sub i7 %zext_ln171_6, %zext_ln171_7

]]></Node>
<StgValue><ssdm name="sub_ln171_2"/></StgValue>
</operation>

<operation id="827" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin2:7  br label %40

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="828" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label112:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="829" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label112:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="830" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label112:2  br label %52

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="831" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_2 = phi i3 [ 0, %single_conv_test_label17_begin2 ], [ %add_ln150_2, %single_conv_test_label18_end2 ]

]]></Node>
<StgValue><ssdm name="j5_0_2"/></StgValue>
</operation>

<operation id="832" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_2_load_1 = load i32* %out_1_2

]]></Node>
<StgValue><ssdm name="out_1_2_load_1"/></StgValue>
</operation>

<operation id="833" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_2_load = load i32* %count_3_2

]]></Node>
<StgValue><ssdm name="count_3_2_load"/></StgValue>
</operation>

<operation id="834" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_2 = icmp eq i3 %j5_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_2"/></StgValue>
</operation>

<operation id="835" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="836" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_2 = add i3 %j5_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln150_2"/></StgValue>
</operation>

<operation id="837" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_2, label %single_conv_test_label17_end2, label %single_conv_test_label18_begin2

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="838" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="839" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin2:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="840" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin2:2  %icmp_ln153_2 = icmp ult i3 %j5_0_2, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_2"/></StgValue>
</operation>

<operation id="841" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin2:3  br i1 %icmp_ln153_2, label %41, label %43

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="842" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_18 = add i32 %count_3_2_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_18"/></StgValue>
</operation>

<operation id="843" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %42

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="844" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="845" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_2 = add nsw i32 %count_3_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="846" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="icmp_ln153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_2, i32* %count_3_2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="847" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end2:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="848" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end2:1  br label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="849" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_2 = phi i32 [ %count_3_2_load, %43 ], [ %add_ln166_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="count_5_2"/></StgValue>
</operation>

<operation id="850" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_2 = phi i32 [ %out_1_2_load_1, %43 ], [ %out_4_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="out_3_2"/></StgValue>
</operation>

<operation id="851" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_2 = phi i2 [ 0, %43 ], [ %add_ln161_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="i17_0_2"/></StgValue>
</operation>

<operation id="852" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_2 = icmp eq i2 %i17_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_2"/></StgValue>
</operation>

<operation id="853" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="854" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_2 = add i2 %i17_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="855" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_2, label %single_conv_test_label18_end2.loopexit, label %44

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="856" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="857" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_2 = icmp eq i2 %i17_0_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_2"/></StgValue>
</operation>

<operation id="858" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_2, label %45, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="859" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="0"/>
<literal name="icmp_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2"/></StgValue>
</operation>

<operation id="860" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end2.loopexit:0  store i32 %add_ln129_18, i32* %count_3_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="861" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end2.loopexit:1  br label %single_conv_test_label18_end2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="862" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2"/></StgValue>
</operation>

<operation id="863" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="864" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:1  %add_ln166_2 = add nsw i32 %count_5_2, 1

]]></Node>
<StgValue><ssdm name="add_ln166_2"/></StgValue>
</operation>

<operation id="865" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.2:2  %sext_ln166_2 = sext i32 %count_5_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_2"/></StgValue>
</operation>

<operation id="866" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:3  %img_addr_28 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_2

]]></Node>
<StgValue><ssdm name="img_addr_28"/></StgValue>
</operation>

<operation id="867" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.2:4  %img_load_25 = load i32* %img_addr_28, align 4

]]></Node>
<StgValue><ssdm name="img_load_25"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="868" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.2:0  %out_4_2 = phi i32 [ %out_6_2, %45 ], [ %out_3_2, %44 ]

]]></Node>
<StgValue><ssdm name="out_4_2"/></StgValue>
</operation>

<operation id="869" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.2:4  %img_load_25 = load i32* %img_addr_28, align 4

]]></Node>
<StgValue><ssdm name="img_load_25"/></StgValue>
</operation>

<operation id="870" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.2:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="871" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.2:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="872" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2:6  br label %42

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="873" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="874" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_2 = sext i32 %count_3_2_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_2"/></StgValue>
</operation>

<operation id="875" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_25 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_2

]]></Node>
<StgValue><ssdm name="img_addr_25"/></StgValue>
</operation>

<operation id="876" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_23 = load i32* %img_addr_25, align 4

]]></Node>
<StgValue><ssdm name="img_load_23"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="877" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_23 = load i32* %img_addr_25, align 4

]]></Node>
<StgValue><ssdm name="img_load_23"/></StgValue>
</operation>

<operation id="878" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="879" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="880" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="881" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end2:1  %zext_ln171_8 = zext i3 %j5_0_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_8"/></StgValue>
</operation>

<operation id="882" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end2:2  %add_ln171_17 = add i7 %sub_ln171_2, %zext_ln171_8

]]></Node>
<StgValue><ssdm name="add_ln171_17"/></StgValue>
</operation>

<operation id="883" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end2:3  %sext_ln171_2 = sext i7 %add_ln171_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_2"/></StgValue>
</operation>

<operation id="884" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end2:4  %conv_output_addr_3 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_2

]]></Node>
<StgValue><ssdm name="conv_output_addr_3"/></StgValue>
</operation>

<operation id="885" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end2:5  %conv_output_load_2 = load i32* %conv_output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="886" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end2:0  %out_5_2 = phi i32 [ %out_2, %41 ], [ %out_3_2, %single_conv_test_label18_end2.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_2"/></StgValue>
</operation>

<operation id="887" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end2:5  %conv_output_load_2 = load i32* %conv_output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_2"/></StgValue>
</operation>

<operation id="888" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end2:6  %add_ln171_2 = add nsw i32 %out_5_2, %conv_output_load_2

]]></Node>
<StgValue><ssdm name="add_ln171_2"/></StgValue>
</operation>

<operation id="889" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end2:9  store i32 %out_5_2, i32* %out_1_2

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="890" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end2:7  store i32 %add_ln171_2, i32* %conv_output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="891" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end2:8  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="892" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end2:10  br label %40

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="893" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_3 = phi i7 [ 0, %single_conv_test_label112 ], [ %add_ln117_3, %53 ]

]]></Node>
<StgValue><ssdm name="img_i_0_3"/></StgValue>
</operation>

<operation id="894" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_3 = icmp eq i7 %img_i_0_3, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_3"/></StgValue>
</operation>

<operation id="895" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="896" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_3 = add i7 %img_i_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln117_3"/></StgValue>
</operation>

<operation id="897" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_3, label %.preheader3.3.preheader, label %53

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="898" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %xor_ln118_1 = xor i7 %img_i_0_3, -64

]]></Node>
<StgValue><ssdm name="xor_ln118_1"/></StgValue>
</operation>

<operation id="899" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="7">
<![CDATA[
:2  %sext_ln118 = sext i7 %xor_ln118_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="900" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln118_5 = zext i8 %sext_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="901" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_3 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="imgtotal_addr_3"/></StgValue>
</operation>

<operation id="902" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_3 = load i32* %imgtotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_3"/></StgValue>
</operation>

<operation id="903" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.3.preheader:0  br label %.preheader3.3

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="904" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="905" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_3 = load i32* %imgtotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_3"/></StgValue>
</operation>

<operation id="906" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_6 = zext i7 %img_i_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="907" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_24 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="img_addr_24"/></StgValue>
</operation>

<operation id="908" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_3, i32* %img_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="909" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %52

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="910" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.3:0  %ker_i_0_3 = phi i4 [ %add_ln120_3, %51 ], [ 0, %.preheader3.3.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_3"/></StgValue>
</operation>

<operation id="911" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.3:1  %icmp_ln120_3 = icmp eq i4 %ker_i_0_3, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_3"/></StgValue>
</operation>

<operation id="912" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.3:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="913" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.3:3  %add_ln120_3 = add i4 %ker_i_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="914" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.3:4  br i1 %icmp_ln120_3, label %.preheader2.3.preheader, label %51

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="915" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_3 = zext i4 %ker_i_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="916" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_3 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="weitotal_addr_3"/></StgValue>
</operation>

<operation id="917" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_3 = load i32* %weitotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_3"/></StgValue>
</operation>

<operation id="918" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.3.preheader:0  br label %.preheader2.3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="919" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="920" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_3 = load i32* %weitotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_3"/></StgValue>
</operation>

<operation id="921" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_3 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="922" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_3, i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="923" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.3

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="924" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.3:0  %i1_0_3 = phi i2 [ %add_ln125_3, %single_conv_test_label14_end3 ], [ 0, %.preheader2.3.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_3"/></StgValue>
</operation>

<operation id="925" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.3:1  %count_0_3 = phi i5 [ %add_ln127_3, %single_conv_test_label14_end3 ], [ 0, %.preheader2.3.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_3"/></StgValue>
</operation>

<operation id="926" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.3:2  %icmp_ln125_3 = icmp eq i2 %i1_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_3"/></StgValue>
</operation>

<operation id="927" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.3:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="928" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.3:4  %add_ln125_3 = add i2 %i1_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="929" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.3:5  br i1 %icmp_ln125_3, label %.preheader1.3.preheader, label %single_conv_test_label14_begin3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="930" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="931" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin3:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="932" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin3:2  %add_ln127_3 = add i5 %count_0_3, 8

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="933" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin3:3  %zext_ln132_12 = zext i2 %i1_0_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_12"/></StgValue>
</operation>

<operation id="934" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin3:4  %tmp_78 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="935" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin3:5  %zext_ln132_13 = zext i4 %tmp_78 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_13"/></StgValue>
</operation>

<operation id="936" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin3:6  %sub_ln132_3 = sub i5 %zext_ln132_13, %zext_ln132_12

]]></Node>
<StgValue><ssdm name="sub_ln132_3"/></StgValue>
</operation>

<operation id="937" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin3:7  %tmp_79 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="938" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin3:8  %zext_ln127_3 = zext i5 %tmp_79 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="939" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin3:9  br label %47

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="940" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.3.preheader:0  br label %.preheader1.3

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="941" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_3 = phi i4 [ 0, %single_conv_test_label14_begin3 ], [ %add_ln127_19, %48 ]

]]></Node>
<StgValue><ssdm name="j2_0_3"/></StgValue>
</operation>

<operation id="942" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_3 = phi i5 [ %count_0_3, %single_conv_test_label14_begin3 ], [ %add_ln129_3, %48 ]

]]></Node>
<StgValue><ssdm name="count_1_3"/></StgValue>
</operation>

<operation id="943" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_3 = icmp eq i4 %j2_0_3, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_3"/></StgValue>
</operation>

<operation id="944" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="945" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_19 = add i4 %j2_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln127_19"/></StgValue>
</operation>

<operation id="946" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_3, label %single_conv_test_label14_end3, label %50

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="947" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_3 = add i5 %count_1_3, 1

]]></Node>
<StgValue><ssdm name="add_ln129_3"/></StgValue>
</operation>

<operation id="948" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_3 = zext i5 %count_1_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="949" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_27 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_3

]]></Node>
<StgValue><ssdm name="img_addr_27"/></StgValue>
</operation>

<operation id="950" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_24 = load i32* %img_addr_27, align 4

]]></Node>
<StgValue><ssdm name="img_load_24"/></StgValue>
</operation>

<operation id="951" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_3 = icmp ult i4 %j2_0_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_3"/></StgValue>
</operation>

<operation id="952" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_14 = zext i4 %j2_0_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_14"/></StgValue>
</operation>

<operation id="953" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_15 = zext i4 %j2_0_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_15"/></StgValue>
</operation>

<operation id="954" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_3 = add i5 %sub_ln132_3, %zext_ln132_15

]]></Node>
<StgValue><ssdm name="add_ln132_3"/></StgValue>
</operation>

<operation id="955" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_3 = sext i5 %add_ln132_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_3"/></StgValue>
</operation>

<operation id="956" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_19 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_3

]]></Node>
<StgValue><ssdm name="cal_conv_addr_19"/></StgValue>
</operation>

<operation id="957" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_3 = add i6 %zext_ln127_3, %zext_ln132_14

]]></Node>
<StgValue><ssdm name="add_ln133_3"/></StgValue>
</operation>

<operation id="958" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_3 = zext i6 %add_ln133_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_3"/></StgValue>
</operation>

<operation id="959" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_3 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_3"/></StgValue>
</operation>

<operation id="960" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end3:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="961" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end3:1  br label %.preheader2.3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="962" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="963" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_24 = load i32* %img_addr_27, align 4

]]></Node>
<StgValue><ssdm name="img_load_24"/></StgValue>
</operation>

<operation id="964" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_3, label %49, label %48

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="965" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_24, i32* %cal_conv_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="966" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %48

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="967" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_24, i32* %conv_line_buffer_add_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="968" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="969" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.3:0  %i3_0_3 = phi i2 [ %add_ln143_3, %46 ], [ 0, %.preheader1.3.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_3"/></StgValue>
</operation>

<operation id="970" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.3:1  %count_2_3 = phi i5 [ %add_ln144_3, %46 ], [ -16, %.preheader1.3.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_3"/></StgValue>
</operation>

<operation id="971" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.3:2  %icmp_ln143_3 = icmp eq i2 %i3_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="972" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.3:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="973" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.3:4  %add_ln143_3 = add i2 %i3_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln143_3"/></StgValue>
</operation>

<operation id="974" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.3:5  br i1 %icmp_ln143_3, label %.preheader.3.preheader, label %46

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="975" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_3 = add i5 %count_2_3, 1

]]></Node>
<StgValue><ssdm name="add_ln144_3"/></StgValue>
</operation>

<operation id="976" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_6 = zext i5 %count_2_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_6"/></StgValue>
</operation>

<operation id="977" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_26 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_6

]]></Node>
<StgValue><ssdm name="img_addr_26"/></StgValue>
</operation>

<operation id="978" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_3 = load i32* %img_addr_26, align 4

]]></Node>
<StgValue><ssdm name="img_load_3"/></StgValue>
</operation>

<operation id="979" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32">
<![CDATA[
.preheader.3.preheader:0  %out_1_3 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_3"/></StgValue>
</operation>

<operation id="980" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32">
<![CDATA[
.preheader.3.preheader:1  %count_3_3 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_3"/></StgValue>
</operation>

<operation id="981" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3.preheader:2  store i32 19, i32* %count_3_3

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="982" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3.preheader:3  store i32 %out_1_2_load, i32* %out_1_3

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="983" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
.preheader.3.preheader:4  br label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="984" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="985" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_3 = load i32* %img_addr_26, align 4

]]></Node>
<StgValue><ssdm name="img_load_3"/></StgValue>
</operation>

<operation id="986" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_13 = zext i2 %i3_0_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_13"/></StgValue>
</operation>

<operation id="987" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_19 = add i4 %zext_ln144_13, 6

]]></Node>
<StgValue><ssdm name="add_ln144_19"/></StgValue>
</operation>

<operation id="988" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_15 = zext i4 %add_ln144_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_15"/></StgValue>
</operation>

<operation id="989" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_3 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_15

]]></Node>
<StgValue><ssdm name="cal_conv_addr_3"/></StgValue>
</operation>

<operation id="990" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_3, i32* %cal_conv_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="991" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.3

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="992" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.3:0  %i4_0_3 = phi i3 [ %add_ln148_3, %single_conv_test_label17_end3 ], [ 0, %.preheader.3.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_3"/></StgValue>
</operation>

<operation id="993" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.3:1  %out_1_3_load = load i32* %out_1_3

]]></Node>
<StgValue><ssdm name="out_1_3_load"/></StgValue>
</operation>

<operation id="994" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.3:2  %icmp_ln148_3 = icmp eq i3 %i4_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_3"/></StgValue>
</operation>

<operation id="995" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.3:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="996" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.3:4  %add_ln148_3 = add i3 %i4_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln148_3"/></StgValue>
</operation>

<operation id="997" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:5  br i1 %icmp_ln148_3, label %single_conv_test_label113, label %single_conv_test_label17_begin3

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="998" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="999" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin3:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1000" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin3:2  %tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1001" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin3:3  %zext_ln171_9 = zext i6 %tmp_80 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_9"/></StgValue>
</operation>

<operation id="1002" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin3:4  %tmp_81 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1003" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin3:5  %zext_ln171_10 = zext i4 %tmp_81 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_10"/></StgValue>
</operation>

<operation id="1004" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin3:6  %sub_ln171_3 = sub i7 %zext_ln171_9, %zext_ln171_10

]]></Node>
<StgValue><ssdm name="sub_ln171_3"/></StgValue>
</operation>

<operation id="1005" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin3:7  br label %54

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1006" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label113:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1007" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label113:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1008" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label113:2  br label %66

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1009" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_3 = phi i3 [ 0, %single_conv_test_label17_begin3 ], [ %add_ln150_3, %single_conv_test_label18_end3 ]

]]></Node>
<StgValue><ssdm name="j5_0_3"/></StgValue>
</operation>

<operation id="1010" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_3_load_1 = load i32* %out_1_3

]]></Node>
<StgValue><ssdm name="out_1_3_load_1"/></StgValue>
</operation>

<operation id="1011" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_3_load = load i32* %count_3_3

]]></Node>
<StgValue><ssdm name="count_3_3_load"/></StgValue>
</operation>

<operation id="1012" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_3 = icmp eq i3 %j5_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_3"/></StgValue>
</operation>

<operation id="1013" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1014" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_3 = add i3 %j5_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln150_3"/></StgValue>
</operation>

<operation id="1015" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_3, label %single_conv_test_label17_end3, label %single_conv_test_label18_begin3

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1016" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="1017" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin3:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1018" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin3:2  %icmp_ln153_3 = icmp ult i3 %j5_0_3, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_3"/></StgValue>
</operation>

<operation id="1019" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin3:3  br i1 %icmp_ln153_3, label %55, label %57

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1020" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_19 = add i32 %count_3_3_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_19"/></StgValue>
</operation>

<operation id="1021" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %56

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1022" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="1023" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_3 = add nsw i32 %count_3_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="1024" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="0"/>
<literal name="icmp_ln153_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_3, i32* %count_3_3

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="1025" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end3:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1026" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end3:1  br label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1027" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_3 = phi i32 [ %count_3_3_load, %57 ], [ %add_ln166_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="count_5_3"/></StgValue>
</operation>

<operation id="1028" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_3 = phi i32 [ %out_1_3_load_1, %57 ], [ %out_4_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="out_3_3"/></StgValue>
</operation>

<operation id="1029" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_3 = phi i2 [ 0, %57 ], [ %add_ln161_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="i17_0_3"/></StgValue>
</operation>

<operation id="1030" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_3 = icmp eq i2 %i17_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_3"/></StgValue>
</operation>

<operation id="1031" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1032" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_3 = add i2 %i17_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln161_3"/></StgValue>
</operation>

<operation id="1033" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_3, label %single_conv_test_label18_end3.loopexit, label %58

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1034" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1035" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_3 = icmp eq i2 %i17_0_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_3"/></StgValue>
</operation>

<operation id="1036" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_3, label %59, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="1037" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="0"/>
<literal name="icmp_ln163_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3"/></StgValue>
</operation>

<operation id="1038" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end3.loopexit:0  store i32 %add_ln129_19, i32* %count_3_3

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1039" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end3.loopexit:1  br label %single_conv_test_label18_end3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1040" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3"/></StgValue>
</operation>

<operation id="1041" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="1042" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:1  %add_ln166_3 = add nsw i32 %count_5_3, 1

]]></Node>
<StgValue><ssdm name="add_ln166_3"/></StgValue>
</operation>

<operation id="1043" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.3:2  %sext_ln166_3 = sext i32 %count_5_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_3"/></StgValue>
</operation>

<operation id="1044" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:3  %img_addr_33 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_3

]]></Node>
<StgValue><ssdm name="img_addr_33"/></StgValue>
</operation>

<operation id="1045" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.3:4  %img_load_28 = load i32* %img_addr_33, align 4

]]></Node>
<StgValue><ssdm name="img_load_28"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1046" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.3:0  %out_4_3 = phi i32 [ %out_6_3, %59 ], [ %out_3_3, %58 ]

]]></Node>
<StgValue><ssdm name="out_4_3"/></StgValue>
</operation>

<operation id="1047" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.3:4  %img_load_28 = load i32* %img_addr_33, align 4

]]></Node>
<StgValue><ssdm name="img_load_28"/></StgValue>
</operation>

<operation id="1048" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.3:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1049" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.3:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="1050" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3:6  br label %56

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1051" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="1052" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_3 = sext i32 %count_3_3_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_3"/></StgValue>
</operation>

<operation id="1053" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_30 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_3

]]></Node>
<StgValue><ssdm name="img_addr_30"/></StgValue>
</operation>

<operation id="1054" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_26 = load i32* %img_addr_30, align 4

]]></Node>
<StgValue><ssdm name="img_load_26"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1055" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_26 = load i32* %img_addr_30, align 4

]]></Node>
<StgValue><ssdm name="img_load_26"/></StgValue>
</operation>

<operation id="1056" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1057" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="1058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end3

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="1059" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end3:1  %zext_ln171_11 = zext i3 %j5_0_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_11"/></StgValue>
</operation>

<operation id="1060" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end3:2  %add_ln171_18 = add i7 %sub_ln171_3, %zext_ln171_11

]]></Node>
<StgValue><ssdm name="add_ln171_18"/></StgValue>
</operation>

<operation id="1061" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end3:3  %sext_ln171_3 = sext i7 %add_ln171_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_3"/></StgValue>
</operation>

<operation id="1062" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end3:4  %conv_output_addr_4 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_3

]]></Node>
<StgValue><ssdm name="conv_output_addr_4"/></StgValue>
</operation>

<operation id="1063" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end3:5  %conv_output_load_3 = load i32* %conv_output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1064" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end3:0  %out_5_3 = phi i32 [ %out_3, %55 ], [ %out_3_3, %single_conv_test_label18_end3.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_3"/></StgValue>
</operation>

<operation id="1065" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end3:5  %conv_output_load_3 = load i32* %conv_output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_3"/></StgValue>
</operation>

<operation id="1066" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end3:6  %add_ln171_3 = add nsw i32 %out_5_3, %conv_output_load_3

]]></Node>
<StgValue><ssdm name="add_ln171_3"/></StgValue>
</operation>

<operation id="1067" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end3:9  store i32 %out_5_3, i32* %out_1_3

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1068" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end3:7  store i32 %add_ln171_3, i32* %conv_output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1069" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end3:8  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1070" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end3:10  br label %54

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1071" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_4 = phi i7 [ 0, %single_conv_test_label113 ], [ %add_ln117_4, %67 ]

]]></Node>
<StgValue><ssdm name="img_i_0_4"/></StgValue>
</operation>

<operation id="1072" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_4 = icmp eq i7 %img_i_0_4, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_4"/></StgValue>
</operation>

<operation id="1073" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1074" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_4 = add i7 %img_i_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln117_4"/></StgValue>
</operation>

<operation id="1075" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_4, label %.preheader3.4.preheader, label %67

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="1076" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
:1  %or_ln118_1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %img_i_0_4)

]]></Node>
<StgValue><ssdm name="or_ln118_1"/></StgValue>
</operation>

<operation id="1077" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln118_7 = zext i9 %or_ln118_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="1078" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_4 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="imgtotal_addr_4"/></StgValue>
</operation>

<operation id="1079" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_4 = load i32* %imgtotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_4"/></StgValue>
</operation>

<operation id="1080" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.4.preheader:0  br label %.preheader3.4

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1081" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1082" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_4 = load i32* %imgtotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_4"/></StgValue>
</operation>

<operation id="1083" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_8 = zext i7 %img_i_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="1084" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_29 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="img_addr_29"/></StgValue>
</operation>

<operation id="1085" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_4, i32* %img_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1086" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %66

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1087" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.4:0  %ker_i_0_4 = phi i4 [ %add_ln120_4, %65 ], [ 0, %.preheader3.4.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_4"/></StgValue>
</operation>

<operation id="1088" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.4:1  %icmp_ln120_4 = icmp eq i4 %ker_i_0_4, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_4"/></StgValue>
</operation>

<operation id="1089" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.4:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1090" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.4:3  %add_ln120_4 = add i4 %ker_i_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="1091" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.4:4  br i1 %icmp_ln120_4, label %.preheader2.4.preheader, label %65

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="1092" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_4 = zext i4 %ker_i_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="1093" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_4 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_4

]]></Node>
<StgValue><ssdm name="weitotal_addr_4"/></StgValue>
</operation>

<operation id="1094" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_4 = load i32* %weitotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_4"/></StgValue>
</operation>

<operation id="1095" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.4.preheader:0  br label %.preheader2.4

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1096" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1097" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_4 = load i32* %weitotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_4"/></StgValue>
</operation>

<operation id="1098" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_4 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="1099" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_4, i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="1100" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.4

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1101" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.4:0  %i1_0_4 = phi i2 [ %add_ln125_4, %single_conv_test_label14_end4 ], [ 0, %.preheader2.4.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_4"/></StgValue>
</operation>

<operation id="1102" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.4:1  %count_0_4 = phi i5 [ %add_ln127_4, %single_conv_test_label14_end4 ], [ 0, %.preheader2.4.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_4"/></StgValue>
</operation>

<operation id="1103" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.4:2  %icmp_ln125_4 = icmp eq i2 %i1_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_4"/></StgValue>
</operation>

<operation id="1104" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.4:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1105" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.4:4  %add_ln125_4 = add i2 %i1_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>

<operation id="1106" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.4:5  br i1 %icmp_ln125_4, label %.preheader1.4.preheader, label %single_conv_test_label14_begin4

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="1107" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1108" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin4:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1109" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin4:2  %add_ln127_4 = add i5 %count_0_4, 8

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="1110" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin4:3  %zext_ln132_16 = zext i2 %i1_0_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_16"/></StgValue>
</operation>

<operation id="1111" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin4:4  %tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1112" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin4:5  %zext_ln132_17 = zext i4 %tmp_82 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_17"/></StgValue>
</operation>

<operation id="1113" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin4:6  %sub_ln132_4 = sub i5 %zext_ln132_17, %zext_ln132_16

]]></Node>
<StgValue><ssdm name="sub_ln132_4"/></StgValue>
</operation>

<operation id="1114" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin4:7  %tmp_83 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1115" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin4:8  %zext_ln127_4 = zext i5 %tmp_83 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_4"/></StgValue>
</operation>

<operation id="1116" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin4:9  br label %61

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1117" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.4.preheader:0  br label %.preheader1.4

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1118" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_4 = phi i4 [ 0, %single_conv_test_label14_begin4 ], [ %add_ln127_20, %62 ]

]]></Node>
<StgValue><ssdm name="j2_0_4"/></StgValue>
</operation>

<operation id="1119" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_4 = phi i5 [ %count_0_4, %single_conv_test_label14_begin4 ], [ %add_ln129_4, %62 ]

]]></Node>
<StgValue><ssdm name="count_1_4"/></StgValue>
</operation>

<operation id="1120" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_4 = icmp eq i4 %j2_0_4, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_4"/></StgValue>
</operation>

<operation id="1121" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1122" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_20 = add i4 %j2_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln127_20"/></StgValue>
</operation>

<operation id="1123" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_4, label %single_conv_test_label14_end4, label %64

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1124" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_4 = add i5 %count_1_4, 1

]]></Node>
<StgValue><ssdm name="add_ln129_4"/></StgValue>
</operation>

<operation id="1125" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_4 = zext i5 %count_1_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>

<operation id="1126" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_32 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_4

]]></Node>
<StgValue><ssdm name="img_addr_32"/></StgValue>
</operation>

<operation id="1127" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_27 = load i32* %img_addr_32, align 4

]]></Node>
<StgValue><ssdm name="img_load_27"/></StgValue>
</operation>

<operation id="1128" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_4 = icmp ult i4 %j2_0_4, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_4"/></StgValue>
</operation>

<operation id="1129" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_18 = zext i4 %j2_0_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_18"/></StgValue>
</operation>

<operation id="1130" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_19 = zext i4 %j2_0_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_19"/></StgValue>
</operation>

<operation id="1131" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_4 = add i5 %sub_ln132_4, %zext_ln132_19

]]></Node>
<StgValue><ssdm name="add_ln132_4"/></StgValue>
</operation>

<operation id="1132" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_4 = sext i5 %add_ln132_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_4"/></StgValue>
</operation>

<operation id="1133" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_20 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_4

]]></Node>
<StgValue><ssdm name="cal_conv_addr_20"/></StgValue>
</operation>

<operation id="1134" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_4 = add i6 %zext_ln127_4, %zext_ln132_18

]]></Node>
<StgValue><ssdm name="add_ln133_4"/></StgValue>
</operation>

<operation id="1135" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_4 = zext i6 %add_ln133_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_4"/></StgValue>
</operation>

<operation id="1136" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_4 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_4"/></StgValue>
</operation>

<operation id="1137" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end4:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1138" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end4:1  br label %.preheader2.4

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1139" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="1140" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_27 = load i32* %img_addr_32, align 4

]]></Node>
<StgValue><ssdm name="img_load_27"/></StgValue>
</operation>

<operation id="1141" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_4, label %63, label %62

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="1142" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_27, i32* %cal_conv_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1143" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %62

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1144" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_27, i32* %conv_line_buffer_add_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1145" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1146" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.4:0  %i3_0_4 = phi i2 [ %add_ln143_4, %60 ], [ 0, %.preheader1.4.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_4"/></StgValue>
</operation>

<operation id="1147" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.4:1  %count_2_4 = phi i5 [ %add_ln144_4, %60 ], [ -16, %.preheader1.4.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_4"/></StgValue>
</operation>

<operation id="1148" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.4:2  %icmp_ln143_4 = icmp eq i2 %i3_0_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>

<operation id="1149" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.4:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1150" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.4:4  %add_ln143_4 = add i2 %i3_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln143_4"/></StgValue>
</operation>

<operation id="1151" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.4:5  br i1 %icmp_ln143_4, label %.preheader.4.preheader, label %60

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1152" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_4 = add i5 %count_2_4, 1

]]></Node>
<StgValue><ssdm name="add_ln144_4"/></StgValue>
</operation>

<operation id="1153" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_8 = zext i5 %count_2_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_8"/></StgValue>
</operation>

<operation id="1154" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_31 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_8

]]></Node>
<StgValue><ssdm name="img_addr_31"/></StgValue>
</operation>

<operation id="1155" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_4 = load i32* %img_addr_31, align 4

]]></Node>
<StgValue><ssdm name="img_load_4"/></StgValue>
</operation>

<operation id="1156" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.4.preheader:0  %out_1_4 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_4"/></StgValue>
</operation>

<operation id="1157" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32">
<![CDATA[
.preheader.4.preheader:1  %count_3_4 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_4"/></StgValue>
</operation>

<operation id="1158" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4.preheader:2  store i32 19, i32* %count_3_4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1159" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4.preheader:3  store i32 %out_1_3_load, i32* %out_1_4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1160" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
.preheader.4.preheader:4  br label %.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1161" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1162" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_4 = load i32* %img_addr_31, align 4

]]></Node>
<StgValue><ssdm name="img_load_4"/></StgValue>
</operation>

<operation id="1163" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_17 = zext i2 %i3_0_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_17"/></StgValue>
</operation>

<operation id="1164" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_20 = add i4 %zext_ln144_17, 6

]]></Node>
<StgValue><ssdm name="add_ln144_20"/></StgValue>
</operation>

<operation id="1165" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_19 = zext i4 %add_ln144_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_19"/></StgValue>
</operation>

<operation id="1166" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_4 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_19

]]></Node>
<StgValue><ssdm name="cal_conv_addr_4"/></StgValue>
</operation>

<operation id="1167" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_4, i32* %cal_conv_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="1168" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.4

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1169" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.4:0  %i4_0_4 = phi i3 [ %add_ln148_4, %single_conv_test_label17_end4 ], [ 0, %.preheader.4.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_4"/></StgValue>
</operation>

<operation id="1170" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.4:1  %out_1_4_load = load i32* %out_1_4

]]></Node>
<StgValue><ssdm name="out_1_4_load"/></StgValue>
</operation>

<operation id="1171" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.4:2  %icmp_ln148_4 = icmp eq i3 %i4_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_4"/></StgValue>
</operation>

<operation id="1172" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.4:3  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1173" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.4:4  %add_ln148_4 = add i3 %i4_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln148_4"/></StgValue>
</operation>

<operation id="1174" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:5  br i1 %icmp_ln148_4, label %single_conv_test_label114, label %single_conv_test_label17_begin4

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="1175" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="1176" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin4:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1177" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin4:2  %tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1178" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin4:3  %zext_ln171_12 = zext i6 %tmp_84 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_12"/></StgValue>
</operation>

<operation id="1179" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin4:4  %tmp_85 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1180" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin4:5  %zext_ln171_13 = zext i4 %tmp_85 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_13"/></StgValue>
</operation>

<operation id="1181" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin4:6  %sub_ln171_4 = sub i7 %zext_ln171_12, %zext_ln171_13

]]></Node>
<StgValue><ssdm name="sub_ln171_4"/></StgValue>
</operation>

<operation id="1182" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin4:7  br label %68

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1183" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label114:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1184" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label114:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1185" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label114:2  br label %80

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1186" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_4 = phi i3 [ 0, %single_conv_test_label17_begin4 ], [ %add_ln150_4, %single_conv_test_label18_end4 ]

]]></Node>
<StgValue><ssdm name="j5_0_4"/></StgValue>
</operation>

<operation id="1187" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_4_load_1 = load i32* %out_1_4

]]></Node>
<StgValue><ssdm name="out_1_4_load_1"/></StgValue>
</operation>

<operation id="1188" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_4_load = load i32* %count_3_4

]]></Node>
<StgValue><ssdm name="count_3_4_load"/></StgValue>
</operation>

<operation id="1189" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_4 = icmp eq i3 %j5_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_4"/></StgValue>
</operation>

<operation id="1190" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1191" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_4 = add i3 %j5_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln150_4"/></StgValue>
</operation>

<operation id="1192" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_4, label %single_conv_test_label17_end4, label %single_conv_test_label18_begin4

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1193" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="1194" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin4:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1195" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin4:2  %icmp_ln153_4 = icmp ult i3 %j5_0_4, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_4"/></StgValue>
</operation>

<operation id="1196" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin4:3  br i1 %icmp_ln153_4, label %69, label %71

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1197" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_20 = add i32 %count_3_4_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_20"/></StgValue>
</operation>

<operation id="1198" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %70

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1199" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="1200" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_4 = add nsw i32 %count_3_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_4"/></StgValue>
</operation>

<operation id="1201" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="0"/>
<literal name="icmp_ln153_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_4, i32* %count_3_4

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="1202" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end4:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1203" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end4:1  br label %.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1204" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_4 = phi i32 [ %count_3_4_load, %71 ], [ %add_ln166_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="count_5_4"/></StgValue>
</operation>

<operation id="1205" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_4 = phi i32 [ %out_1_4_load_1, %71 ], [ %out_4_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="out_3_4"/></StgValue>
</operation>

<operation id="1206" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_4 = phi i2 [ 0, %71 ], [ %add_ln161_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="i17_0_4"/></StgValue>
</operation>

<operation id="1207" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_4 = icmp eq i2 %i17_0_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_4"/></StgValue>
</operation>

<operation id="1208" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1209" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_4 = add i2 %i17_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln161_4"/></StgValue>
</operation>

<operation id="1210" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_4, label %single_conv_test_label18_end4.loopexit, label %72

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1211" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1212" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_4 = icmp eq i2 %i17_0_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_4"/></StgValue>
</operation>

<operation id="1213" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_4, label %73, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="1214" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="0"/>
<literal name="icmp_ln163_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4"/></StgValue>
</operation>

<operation id="1215" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end4.loopexit:0  store i32 %add_ln129_20, i32* %count_3_4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1216" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end4.loopexit:1  br label %single_conv_test_label18_end4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1217" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4"/></StgValue>
</operation>

<operation id="1218" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="1219" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4:1  %add_ln166_4 = add nsw i32 %count_5_4, 1

]]></Node>
<StgValue><ssdm name="add_ln166_4"/></StgValue>
</operation>

<operation id="1220" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.4:2  %sext_ln166_4 = sext i32 %count_5_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_4"/></StgValue>
</operation>

<operation id="1221" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:3  %img_addr_37 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_4

]]></Node>
<StgValue><ssdm name="img_addr_37"/></StgValue>
</operation>

<operation id="1222" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.4:4  %img_load_31 = load i32* %img_addr_37, align 4

]]></Node>
<StgValue><ssdm name="img_load_31"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1223" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.4:0  %out_4_4 = phi i32 [ %out_6_4, %73 ], [ %out_3_4, %72 ]

]]></Node>
<StgValue><ssdm name="out_4_4"/></StgValue>
</operation>

<operation id="1224" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.4:4  %img_load_31 = load i32* %img_addr_37, align 4

]]></Node>
<StgValue><ssdm name="img_load_31"/></StgValue>
</operation>

<operation id="1225" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.4:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1226" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.4:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="1227" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.4:6  br label %70

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1228" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="1229" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_4 = sext i32 %count_3_4_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_4"/></StgValue>
</operation>

<operation id="1230" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_34 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_4

]]></Node>
<StgValue><ssdm name="img_addr_34"/></StgValue>
</operation>

<operation id="1231" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_29 = load i32* %img_addr_34, align 4

]]></Node>
<StgValue><ssdm name="img_load_29"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1232" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_29 = load i32* %img_addr_34, align 4

]]></Node>
<StgValue><ssdm name="img_load_29"/></StgValue>
</operation>

<operation id="1233" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1234" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="1235" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end4

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="1236" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end4:1  %zext_ln171_14 = zext i3 %j5_0_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_14"/></StgValue>
</operation>

<operation id="1237" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end4:2  %add_ln171_19 = add i7 %sub_ln171_4, %zext_ln171_14

]]></Node>
<StgValue><ssdm name="add_ln171_19"/></StgValue>
</operation>

<operation id="1238" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end4:3  %sext_ln171_4 = sext i7 %add_ln171_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_4"/></StgValue>
</operation>

<operation id="1239" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end4:4  %conv_output_addr_5 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_4

]]></Node>
<StgValue><ssdm name="conv_output_addr_5"/></StgValue>
</operation>

<operation id="1240" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end4:5  %conv_output_load_4 = load i32* %conv_output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1241" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end4:0  %out_5_4 = phi i32 [ %out_4, %69 ], [ %out_3_4, %single_conv_test_label18_end4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_4"/></StgValue>
</operation>

<operation id="1242" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end4:5  %conv_output_load_4 = load i32* %conv_output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_4"/></StgValue>
</operation>

<operation id="1243" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end4:6  %add_ln171_4 = add nsw i32 %out_5_4, %conv_output_load_4

]]></Node>
<StgValue><ssdm name="add_ln171_4"/></StgValue>
</operation>

<operation id="1244" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end4:9  store i32 %out_5_4, i32* %out_1_4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1245" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end4:7  store i32 %add_ln171_4, i32* %conv_output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1246" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end4:8  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1247" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end4:10  br label %68

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1248" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_5 = phi i7 [ 0, %single_conv_test_label114 ], [ %add_ln117_5, %81 ]

]]></Node>
<StgValue><ssdm name="img_i_0_5"/></StgValue>
</operation>

<operation id="1249" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln117 = zext i7 %img_i_0_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="1250" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln117_5 = icmp eq i7 %img_i_0_5, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_5"/></StgValue>
</operation>

<operation id="1251" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1252" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln117_5 = add i7 %img_i_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="1253" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln117_5, label %.preheader3.5.preheader, label %81

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="1254" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln118 = add i9 %zext_ln117, -192

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="1255" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln118_9 = zext i9 %add_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="1256" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_5 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="imgtotal_addr_5"/></StgValue>
</operation>

<operation id="1257" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_5 = load i32* %imgtotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_5"/></StgValue>
</operation>

<operation id="1258" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.5.preheader:0  br label %.preheader3.5

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1259" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1260" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_5 = load i32* %imgtotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_5"/></StgValue>
</operation>

<operation id="1261" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_10 = zext i7 %img_i_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="1262" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_5 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="img_addr_5"/></StgValue>
</operation>

<operation id="1263" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_5, i32* %img_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1264" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %80

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1265" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.5:0  %ker_i_0_5 = phi i4 [ %add_ln120_5, %79 ], [ 0, %.preheader3.5.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_5"/></StgValue>
</operation>

<operation id="1266" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.5:1  %icmp_ln120_5 = icmp eq i4 %ker_i_0_5, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_5"/></StgValue>
</operation>

<operation id="1267" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.5:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1268" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.5:3  %add_ln120_5 = add i4 %ker_i_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln120_5"/></StgValue>
</operation>

<operation id="1269" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.5:4  br i1 %icmp_ln120_5, label %.preheader2.5.preheader, label %79

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="1270" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_5 = zext i4 %ker_i_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_5"/></StgValue>
</operation>

<operation id="1271" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_5 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_5

]]></Node>
<StgValue><ssdm name="weitotal_addr_5"/></StgValue>
</operation>

<operation id="1272" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_5 = load i32* %weitotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_5"/></StgValue>
</operation>

<operation id="1273" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.5.preheader:0  br label %.preheader2.5

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1274" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1275" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_5 = load i32* %weitotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_5"/></StgValue>
</operation>

<operation id="1276" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_5 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="1277" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_5, i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="1278" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.5

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1279" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.5:0  %i1_0_5 = phi i2 [ %add_ln125_5, %single_conv_test_label14_end5 ], [ 0, %.preheader2.5.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_5"/></StgValue>
</operation>

<operation id="1280" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.5:1  %count_0_5 = phi i5 [ %add_ln127_5, %single_conv_test_label14_end5 ], [ 0, %.preheader2.5.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_5"/></StgValue>
</operation>

<operation id="1281" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.5:2  %icmp_ln125_5 = icmp eq i2 %i1_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_5"/></StgValue>
</operation>

<operation id="1282" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.5:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1283" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.5:4  %add_ln125_5 = add i2 %i1_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="1284" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.5:5  br i1 %icmp_ln125_5, label %.preheader1.5.preheader, label %single_conv_test_label14_begin5

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="1285" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1286" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin5:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1287" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin5:2  %add_ln127_5 = add i5 %count_0_5, 8

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="1288" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin5:3  %zext_ln132_20 = zext i2 %i1_0_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_20"/></StgValue>
</operation>

<operation id="1289" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin5:4  %tmp_86 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1290" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin5:5  %zext_ln132_21 = zext i4 %tmp_86 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_21"/></StgValue>
</operation>

<operation id="1291" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin5:6  %sub_ln132_5 = sub i5 %zext_ln132_21, %zext_ln132_20

]]></Node>
<StgValue><ssdm name="sub_ln132_5"/></StgValue>
</operation>

<operation id="1292" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin5:7  %tmp_87 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1293" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin5:8  %zext_ln127_5 = zext i5 %tmp_87 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="1294" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin5:9  br label %75

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1295" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.5.preheader:0  br label %.preheader1.5

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1296" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_5 = phi i4 [ 0, %single_conv_test_label14_begin5 ], [ %add_ln127_21, %76 ]

]]></Node>
<StgValue><ssdm name="j2_0_5"/></StgValue>
</operation>

<operation id="1297" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_5 = phi i5 [ %count_0_5, %single_conv_test_label14_begin5 ], [ %add_ln129_5, %76 ]

]]></Node>
<StgValue><ssdm name="count_1_5"/></StgValue>
</operation>

<operation id="1298" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_5 = icmp eq i4 %j2_0_5, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_5"/></StgValue>
</operation>

<operation id="1299" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1300" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_21 = add i4 %j2_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln127_21"/></StgValue>
</operation>

<operation id="1301" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_5, label %single_conv_test_label14_end5, label %78

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1302" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_5 = add i5 %count_1_5, 1

]]></Node>
<StgValue><ssdm name="add_ln129_5"/></StgValue>
</operation>

<operation id="1303" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_5 = zext i5 %count_1_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="1304" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_36 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="img_addr_36"/></StgValue>
</operation>

<operation id="1305" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_30 = load i32* %img_addr_36, align 4

]]></Node>
<StgValue><ssdm name="img_load_30"/></StgValue>
</operation>

<operation id="1306" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_5 = icmp ult i4 %j2_0_5, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_5"/></StgValue>
</operation>

<operation id="1307" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_22 = zext i4 %j2_0_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_22"/></StgValue>
</operation>

<operation id="1308" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_23 = zext i4 %j2_0_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_23"/></StgValue>
</operation>

<operation id="1309" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_5 = add i5 %sub_ln132_5, %zext_ln132_23

]]></Node>
<StgValue><ssdm name="add_ln132_5"/></StgValue>
</operation>

<operation id="1310" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_5 = sext i5 %add_ln132_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_5"/></StgValue>
</operation>

<operation id="1311" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_21 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_5

]]></Node>
<StgValue><ssdm name="cal_conv_addr_21"/></StgValue>
</operation>

<operation id="1312" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_5 = add i6 %zext_ln127_5, %zext_ln132_22

]]></Node>
<StgValue><ssdm name="add_ln133_5"/></StgValue>
</operation>

<operation id="1313" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_5 = zext i6 %add_ln133_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_5"/></StgValue>
</operation>

<operation id="1314" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_5 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_5"/></StgValue>
</operation>

<operation id="1315" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end5:0  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1316" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end5:1  br label %.preheader2.5

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1317" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="1318" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_30 = load i32* %img_addr_36, align 4

]]></Node>
<StgValue><ssdm name="img_load_30"/></StgValue>
</operation>

<operation id="1319" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_5, label %77, label %76

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="1320" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_30, i32* %cal_conv_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1321" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %76

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1322" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_30, i32* %conv_line_buffer_add_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1323" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1324" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.5:0  %i3_0_5 = phi i2 [ %add_ln143_5, %74 ], [ 0, %.preheader1.5.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_5"/></StgValue>
</operation>

<operation id="1325" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.5:1  %count_2_5 = phi i5 [ %add_ln144_5, %74 ], [ -16, %.preheader1.5.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_5"/></StgValue>
</operation>

<operation id="1326" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.5:2  %icmp_ln143_5 = icmp eq i2 %i3_0_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_5"/></StgValue>
</operation>

<operation id="1327" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.5:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1328" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.5:4  %add_ln143_5 = add i2 %i3_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln143_5"/></StgValue>
</operation>

<operation id="1329" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.5:5  br i1 %icmp_ln143_5, label %.preheader.5.preheader, label %74

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1330" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_5 = add i5 %count_2_5, 1

]]></Node>
<StgValue><ssdm name="add_ln144_5"/></StgValue>
</operation>

<operation id="1331" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_10 = zext i5 %count_2_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_10"/></StgValue>
</operation>

<operation id="1332" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_35 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_10

]]></Node>
<StgValue><ssdm name="img_addr_35"/></StgValue>
</operation>

<operation id="1333" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_5 = load i32* %img_addr_35, align 4

]]></Node>
<StgValue><ssdm name="img_load_5"/></StgValue>
</operation>

<operation id="1334" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32">
<![CDATA[
.preheader.5.preheader:0  %out_1_5 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_5"/></StgValue>
</operation>

<operation id="1335" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32">
<![CDATA[
.preheader.5.preheader:1  %count_3_5 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_5"/></StgValue>
</operation>

<operation id="1336" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5.preheader:2  store i32 19, i32* %count_3_5

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1337" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5.preheader:3  store i32 %out_1_4_load, i32* %out_1_5

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1338" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
.preheader.5.preheader:4  br label %.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1339" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1340" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_5 = load i32* %img_addr_35, align 4

]]></Node>
<StgValue><ssdm name="img_load_5"/></StgValue>
</operation>

<operation id="1341" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_21 = zext i2 %i3_0_5 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_21"/></StgValue>
</operation>

<operation id="1342" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_21 = add i4 %zext_ln144_21, 6

]]></Node>
<StgValue><ssdm name="add_ln144_21"/></StgValue>
</operation>

<operation id="1343" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_23 = zext i4 %add_ln144_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_23"/></StgValue>
</operation>

<operation id="1344" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_5 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_23

]]></Node>
<StgValue><ssdm name="cal_conv_addr_5"/></StgValue>
</operation>

<operation id="1345" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_5, i32* %cal_conv_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="1346" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.5

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1347" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.5:0  %i4_0_5 = phi i3 [ %add_ln148_5, %single_conv_test_label17_end5 ], [ 0, %.preheader.5.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_5"/></StgValue>
</operation>

<operation id="1348" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.5:1  %out_1_5_load = load i32* %out_1_5

]]></Node>
<StgValue><ssdm name="out_1_5_load"/></StgValue>
</operation>

<operation id="1349" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.5:2  %icmp_ln148_5 = icmp eq i3 %i4_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_5"/></StgValue>
</operation>

<operation id="1350" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.5:3  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1351" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.5:4  %add_ln148_5 = add i3 %i4_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln148_5"/></StgValue>
</operation>

<operation id="1352" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:5  br i1 %icmp_ln148_5, label %single_conv_test_label115, label %single_conv_test_label17_begin5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="1353" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="1354" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin5:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1355" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin5:2  %tmp_88 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1356" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin5:3  %zext_ln171_15 = zext i6 %tmp_88 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_15"/></StgValue>
</operation>

<operation id="1357" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin5:4  %tmp_89 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1358" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin5:5  %zext_ln171_16 = zext i4 %tmp_89 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_16"/></StgValue>
</operation>

<operation id="1359" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin5:6  %sub_ln171_5 = sub i7 %zext_ln171_15, %zext_ln171_16

]]></Node>
<StgValue><ssdm name="sub_ln171_5"/></StgValue>
</operation>

<operation id="1360" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin5:7  br label %82

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1361" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label115:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1362" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label115:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1363" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label115:2  br label %94

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1364" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_5 = phi i3 [ 0, %single_conv_test_label17_begin5 ], [ %add_ln150_5, %single_conv_test_label18_end5 ]

]]></Node>
<StgValue><ssdm name="j5_0_5"/></StgValue>
</operation>

<operation id="1365" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_5_load_1 = load i32* %out_1_5

]]></Node>
<StgValue><ssdm name="out_1_5_load_1"/></StgValue>
</operation>

<operation id="1366" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_5_load = load i32* %count_3_5

]]></Node>
<StgValue><ssdm name="count_3_5_load"/></StgValue>
</operation>

<operation id="1367" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_5 = icmp eq i3 %j5_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_5"/></StgValue>
</operation>

<operation id="1368" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1369" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_5 = add i3 %j5_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln150_5"/></StgValue>
</operation>

<operation id="1370" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_5, label %single_conv_test_label17_end5, label %single_conv_test_label18_begin5

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1371" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="1372" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin5:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1373" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin5:2  %icmp_ln153_5 = icmp ult i3 %j5_0_5, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_5"/></StgValue>
</operation>

<operation id="1374" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin5:3  br i1 %icmp_ln153_5, label %83, label %85

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1375" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_21 = add i32 %count_3_5_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_21"/></StgValue>
</operation>

<operation id="1376" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %84

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1377" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="1378" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_5 = add nsw i32 %count_3_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_5"/></StgValue>
</operation>

<operation id="1379" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="0"/>
<literal name="icmp_ln153_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_5, i32* %count_3_5

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="1380" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end5:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1381" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end5:1  br label %.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1382" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_5 = phi i32 [ %count_3_5_load, %85 ], [ %add_ln166_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="count_5_5"/></StgValue>
</operation>

<operation id="1383" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_5 = phi i32 [ %out_1_5_load_1, %85 ], [ %out_4_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="out_3_5"/></StgValue>
</operation>

<operation id="1384" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_5 = phi i2 [ 0, %85 ], [ %add_ln161_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="i17_0_5"/></StgValue>
</operation>

<operation id="1385" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_5 = icmp eq i2 %i17_0_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_5"/></StgValue>
</operation>

<operation id="1386" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1387" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_5 = add i2 %i17_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln161_5"/></StgValue>
</operation>

<operation id="1388" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_5, label %single_conv_test_label18_end5.loopexit, label %86

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1389" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1390" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_5 = icmp eq i2 %i17_0_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_5"/></StgValue>
</operation>

<operation id="1391" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_5, label %87, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="1392" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="0"/>
<literal name="icmp_ln163_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5"/></StgValue>
</operation>

<operation id="1393" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end5.loopexit:0  store i32 %add_ln129_21, i32* %count_3_5

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1394" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end5.loopexit:1  br label %single_conv_test_label18_end5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1395" st_id="116" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5"/></StgValue>
</operation>

<operation id="1396" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="1397" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5:1  %add_ln166_5 = add nsw i32 %count_5_5, 1

]]></Node>
<StgValue><ssdm name="add_ln166_5"/></StgValue>
</operation>

<operation id="1398" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.5:2  %sext_ln166_5 = sext i32 %count_5_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_5"/></StgValue>
</operation>

<operation id="1399" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:3  %img_addr_41 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_5

]]></Node>
<StgValue><ssdm name="img_addr_41"/></StgValue>
</operation>

<operation id="1400" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.5:4  %img_load_34 = load i32* %img_addr_41, align 4

]]></Node>
<StgValue><ssdm name="img_load_34"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1401" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.5:0  %out_4_5 = phi i32 [ %out_6_5, %87 ], [ %out_3_5, %86 ]

]]></Node>
<StgValue><ssdm name="out_4_5"/></StgValue>
</operation>

<operation id="1402" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.5:4  %img_load_34 = load i32* %img_addr_41, align 4

]]></Node>
<StgValue><ssdm name="img_load_34"/></StgValue>
</operation>

<operation id="1403" st_id="117" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.5:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1404" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.5:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="1405" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.5:6  br label %84

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1406" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="1407" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_5 = sext i32 %count_3_5_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_5"/></StgValue>
</operation>

<operation id="1408" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_38 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_5

]]></Node>
<StgValue><ssdm name="img_addr_38"/></StgValue>
</operation>

<operation id="1409" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_32 = load i32* %img_addr_38, align 4

]]></Node>
<StgValue><ssdm name="img_load_32"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1410" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_32 = load i32* %img_addr_38, align 4

]]></Node>
<StgValue><ssdm name="img_load_32"/></StgValue>
</operation>

<operation id="1411" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1412" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="1413" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end5

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="1414" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end5:1  %zext_ln171_17 = zext i3 %j5_0_5 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_17"/></StgValue>
</operation>

<operation id="1415" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end5:2  %add_ln171_20 = add i7 %sub_ln171_5, %zext_ln171_17

]]></Node>
<StgValue><ssdm name="add_ln171_20"/></StgValue>
</operation>

<operation id="1416" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end5:3  %sext_ln171_5 = sext i7 %add_ln171_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_5"/></StgValue>
</operation>

<operation id="1417" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end5:4  %conv_output_addr_6 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_5

]]></Node>
<StgValue><ssdm name="conv_output_addr_6"/></StgValue>
</operation>

<operation id="1418" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end5:5  %conv_output_load_5 = load i32* %conv_output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_5"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1419" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end5:0  %out_5_5 = phi i32 [ %out_5, %83 ], [ %out_3_5, %single_conv_test_label18_end5.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_5"/></StgValue>
</operation>

<operation id="1420" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end5:5  %conv_output_load_5 = load i32* %conv_output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_5"/></StgValue>
</operation>

<operation id="1421" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end5:6  %add_ln171_5 = add nsw i32 %out_5_5, %conv_output_load_5

]]></Node>
<StgValue><ssdm name="add_ln171_5"/></StgValue>
</operation>

<operation id="1422" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end5:9  store i32 %out_5_5, i32* %out_1_5

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1423" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end5:7  store i32 %add_ln171_5, i32* %conv_output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1424" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end5:8  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1425" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end5:10  br label %82

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1426" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_6 = phi i7 [ 0, %single_conv_test_label115 ], [ %add_ln117_6, %95 ]

]]></Node>
<StgValue><ssdm name="img_i_0_6"/></StgValue>
</operation>

<operation id="1427" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_6 = icmp eq i7 %img_i_0_6, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_6"/></StgValue>
</operation>

<operation id="1428" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1429" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_6 = add i7 %img_i_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="1430" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_6, label %.preheader3.6.preheader, label %95

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="1431" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:1  %or_ln118_2 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %img_i_0_6)

]]></Node>
<StgValue><ssdm name="or_ln118_2"/></StgValue>
</operation>

<operation id="1432" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="8">
<![CDATA[
:2  %sext_ln118_1 = sext i8 %or_ln118_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln118_1"/></StgValue>
</operation>

<operation id="1433" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln118_11 = zext i9 %sext_ln118_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_11"/></StgValue>
</operation>

<operation id="1434" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_6 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_11

]]></Node>
<StgValue><ssdm name="imgtotal_addr_6"/></StgValue>
</operation>

<operation id="1435" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_6 = load i32* %imgtotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_6"/></StgValue>
</operation>

<operation id="1436" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.6.preheader:0  br label %.preheader3.6

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1437" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1438" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_6 = load i32* %imgtotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_6"/></StgValue>
</operation>

<operation id="1439" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_12 = zext i7 %img_i_0_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_12"/></StgValue>
</operation>

<operation id="1440" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_6 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_12

]]></Node>
<StgValue><ssdm name="img_addr_6"/></StgValue>
</operation>

<operation id="1441" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_6, i32* %img_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1442" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %94

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1443" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.6:0  %ker_i_0_6 = phi i4 [ %add_ln120_6, %93 ], [ 0, %.preheader3.6.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_6"/></StgValue>
</operation>

<operation id="1444" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.6:1  %icmp_ln120_6 = icmp eq i4 %ker_i_0_6, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_6"/></StgValue>
</operation>

<operation id="1445" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.6:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1446" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.6:3  %add_ln120_6 = add i4 %ker_i_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln120_6"/></StgValue>
</operation>

<operation id="1447" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.6:4  br i1 %icmp_ln120_6, label %.preheader2.6.preheader, label %93

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="1448" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_6 = zext i4 %ker_i_0_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_6"/></StgValue>
</operation>

<operation id="1449" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_6 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_6

]]></Node>
<StgValue><ssdm name="weitotal_addr_6"/></StgValue>
</operation>

<operation id="1450" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_6 = load i32* %weitotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_6"/></StgValue>
</operation>

<operation id="1451" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.6.preheader:0  br label %.preheader2.6

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1452" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1453" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_6 = load i32* %weitotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_6"/></StgValue>
</operation>

<operation id="1454" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_6 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="1455" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_6, i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="1456" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.6

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1457" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.6:0  %i1_0_6 = phi i2 [ %add_ln125_6, %single_conv_test_label14_end6 ], [ 0, %.preheader2.6.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_6"/></StgValue>
</operation>

<operation id="1458" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.6:1  %count_0_6 = phi i5 [ %add_ln127_6, %single_conv_test_label14_end6 ], [ 0, %.preheader2.6.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_6"/></StgValue>
</operation>

<operation id="1459" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.6:2  %icmp_ln125_6 = icmp eq i2 %i1_0_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_6"/></StgValue>
</operation>

<operation id="1460" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.6:3  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1461" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.6:4  %add_ln125_6 = add i2 %i1_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln125_6"/></StgValue>
</operation>

<operation id="1462" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.6:5  br i1 %icmp_ln125_6, label %.preheader1.6.preheader, label %single_conv_test_label14_begin6

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="1463" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1464" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin6:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1465" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin6:2  %add_ln127_6 = add i5 %count_0_6, 8

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="1466" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin6:3  %zext_ln132_24 = zext i2 %i1_0_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_24"/></StgValue>
</operation>

<operation id="1467" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin6:4  %tmp_90 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1468" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin6:5  %zext_ln132_25 = zext i4 %tmp_90 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_25"/></StgValue>
</operation>

<operation id="1469" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin6:6  %sub_ln132_6 = sub i5 %zext_ln132_25, %zext_ln132_24

]]></Node>
<StgValue><ssdm name="sub_ln132_6"/></StgValue>
</operation>

<operation id="1470" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin6:7  %tmp_91 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1471" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin6:8  %zext_ln127_6 = zext i5 %tmp_91 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="1472" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin6:9  br label %89

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1473" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.6.preheader:0  br label %.preheader1.6

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1474" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_6 = phi i4 [ 0, %single_conv_test_label14_begin6 ], [ %add_ln127_22, %90 ]

]]></Node>
<StgValue><ssdm name="j2_0_6"/></StgValue>
</operation>

<operation id="1475" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_6 = phi i5 [ %count_0_6, %single_conv_test_label14_begin6 ], [ %add_ln129_6, %90 ]

]]></Node>
<StgValue><ssdm name="count_1_6"/></StgValue>
</operation>

<operation id="1476" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_6 = icmp eq i4 %j2_0_6, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_6"/></StgValue>
</operation>

<operation id="1477" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1478" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_22 = add i4 %j2_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln127_22"/></StgValue>
</operation>

<operation id="1479" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_6, label %single_conv_test_label14_end6, label %92

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1480" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_6 = add i5 %count_1_6, 1

]]></Node>
<StgValue><ssdm name="add_ln129_6"/></StgValue>
</operation>

<operation id="1481" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_6 = zext i5 %count_1_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_6"/></StgValue>
</operation>

<operation id="1482" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_40 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_6

]]></Node>
<StgValue><ssdm name="img_addr_40"/></StgValue>
</operation>

<operation id="1483" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_33 = load i32* %img_addr_40, align 4

]]></Node>
<StgValue><ssdm name="img_load_33"/></StgValue>
</operation>

<operation id="1484" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_6 = icmp ult i4 %j2_0_6, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_6"/></StgValue>
</operation>

<operation id="1485" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_26 = zext i4 %j2_0_6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_26"/></StgValue>
</operation>

<operation id="1486" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_27 = zext i4 %j2_0_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_27"/></StgValue>
</operation>

<operation id="1487" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_6 = add i5 %sub_ln132_6, %zext_ln132_27

]]></Node>
<StgValue><ssdm name="add_ln132_6"/></StgValue>
</operation>

<operation id="1488" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_6 = sext i5 %add_ln132_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_6"/></StgValue>
</operation>

<operation id="1489" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_22 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_6

]]></Node>
<StgValue><ssdm name="cal_conv_addr_22"/></StgValue>
</operation>

<operation id="1490" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_6 = add i6 %zext_ln127_6, %zext_ln132_26

]]></Node>
<StgValue><ssdm name="add_ln133_6"/></StgValue>
</operation>

<operation id="1491" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_6 = zext i6 %add_ln133_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_6"/></StgValue>
</operation>

<operation id="1492" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_6 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_6

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_6"/></StgValue>
</operation>

<operation id="1493" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end6:0  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1494" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end6:1  br label %.preheader2.6

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1495" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="1496" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_33 = load i32* %img_addr_40, align 4

]]></Node>
<StgValue><ssdm name="img_load_33"/></StgValue>
</operation>

<operation id="1497" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_6, label %91, label %90

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="1498" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_33, i32* %cal_conv_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1499" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %90

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1500" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_33, i32* %conv_line_buffer_add_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1501" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1502" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.6:0  %i3_0_6 = phi i2 [ %add_ln143_6, %88 ], [ 0, %.preheader1.6.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_6"/></StgValue>
</operation>

<operation id="1503" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.6:1  %count_2_6 = phi i5 [ %add_ln144_6, %88 ], [ -16, %.preheader1.6.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_6"/></StgValue>
</operation>

<operation id="1504" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.6:2  %icmp_ln143_6 = icmp eq i2 %i3_0_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_6"/></StgValue>
</operation>

<operation id="1505" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.6:3  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1506" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.6:4  %add_ln143_6 = add i2 %i3_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln143_6"/></StgValue>
</operation>

<operation id="1507" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.6:5  br i1 %icmp_ln143_6, label %.preheader.6.preheader, label %88

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1508" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_6 = add i5 %count_2_6, 1

]]></Node>
<StgValue><ssdm name="add_ln144_6"/></StgValue>
</operation>

<operation id="1509" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_12 = zext i5 %count_2_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_12"/></StgValue>
</operation>

<operation id="1510" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_39 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_12

]]></Node>
<StgValue><ssdm name="img_addr_39"/></StgValue>
</operation>

<operation id="1511" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_6 = load i32* %img_addr_39, align 4

]]></Node>
<StgValue><ssdm name="img_load_6"/></StgValue>
</operation>

<operation id="1512" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32">
<![CDATA[
.preheader.6.preheader:0  %out_1_6 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_6"/></StgValue>
</operation>

<operation id="1513" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32">
<![CDATA[
.preheader.6.preheader:1  %count_3_6 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_6"/></StgValue>
</operation>

<operation id="1514" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6.preheader:2  store i32 19, i32* %count_3_6

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1515" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6.preheader:3  store i32 %out_1_5_load, i32* %out_1_6

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1516" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0">
<![CDATA[
.preheader.6.preheader:4  br label %.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1517" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1518" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_6 = load i32* %img_addr_39, align 4

]]></Node>
<StgValue><ssdm name="img_load_6"/></StgValue>
</operation>

<operation id="1519" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_25 = zext i2 %i3_0_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_25"/></StgValue>
</operation>

<operation id="1520" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_22 = add i4 %zext_ln144_25, 6

]]></Node>
<StgValue><ssdm name="add_ln144_22"/></StgValue>
</operation>

<operation id="1521" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_27 = zext i4 %add_ln144_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_27"/></StgValue>
</operation>

<operation id="1522" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_6 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_27

]]></Node>
<StgValue><ssdm name="cal_conv_addr_6"/></StgValue>
</operation>

<operation id="1523" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_6, i32* %cal_conv_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="1524" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.6

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1525" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.6:0  %i4_0_6 = phi i3 [ %add_ln148_6, %single_conv_test_label17_end6 ], [ 0, %.preheader.6.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_6"/></StgValue>
</operation>

<operation id="1526" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.6:1  %out_1_6_load = load i32* %out_1_6

]]></Node>
<StgValue><ssdm name="out_1_6_load"/></StgValue>
</operation>

<operation id="1527" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.6:2  %icmp_ln148_6 = icmp eq i3 %i4_0_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_6"/></StgValue>
</operation>

<operation id="1528" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.6:3  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1529" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.6:4  %add_ln148_6 = add i3 %i4_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln148_6"/></StgValue>
</operation>

<operation id="1530" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:5  br i1 %icmp_ln148_6, label %single_conv_test_label116, label %single_conv_test_label17_begin6

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="1531" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="1532" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin6:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1533" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin6:2  %tmp_92 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1534" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin6:3  %zext_ln171_18 = zext i6 %tmp_92 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_18"/></StgValue>
</operation>

<operation id="1535" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin6:4  %tmp_93 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1536" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin6:5  %zext_ln171_19 = zext i4 %tmp_93 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_19"/></StgValue>
</operation>

<operation id="1537" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin6:6  %sub_ln171_6 = sub i7 %zext_ln171_18, %zext_ln171_19

]]></Node>
<StgValue><ssdm name="sub_ln171_6"/></StgValue>
</operation>

<operation id="1538" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin6:7  br label %96

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1539" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label116:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1540" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label116:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1541" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label116:2  br label %108

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1542" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_6 = phi i3 [ 0, %single_conv_test_label17_begin6 ], [ %add_ln150_6, %single_conv_test_label18_end6 ]

]]></Node>
<StgValue><ssdm name="j5_0_6"/></StgValue>
</operation>

<operation id="1543" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_6_load_1 = load i32* %out_1_6

]]></Node>
<StgValue><ssdm name="out_1_6_load_1"/></StgValue>
</operation>

<operation id="1544" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_6_load = load i32* %count_3_6

]]></Node>
<StgValue><ssdm name="count_3_6_load"/></StgValue>
</operation>

<operation id="1545" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_6 = icmp eq i3 %j5_0_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_6"/></StgValue>
</operation>

<operation id="1546" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1547" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_6 = add i3 %j5_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln150_6"/></StgValue>
</operation>

<operation id="1548" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_6, label %single_conv_test_label17_end6, label %single_conv_test_label18_begin6

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1549" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="1550" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin6:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1551" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin6:2  %icmp_ln153_6 = icmp ult i3 %j5_0_6, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_6"/></StgValue>
</operation>

<operation id="1552" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin6:3  br i1 %icmp_ln153_6, label %97, label %99

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1553" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_22 = add i32 %count_3_6_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_22"/></StgValue>
</operation>

<operation id="1554" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %98

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1555" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_16 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_16"/></StgValue>
</operation>

<operation id="1556" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_6 = add nsw i32 %count_3_6_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_6"/></StgValue>
</operation>

<operation id="1557" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="0"/>
<literal name="icmp_ln153_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_6, i32* %count_3_6

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="1558" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end6:0  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1559" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end6:1  br label %.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1560" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_6 = phi i32 [ %count_3_6_load, %99 ], [ %add_ln166_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="count_5_6"/></StgValue>
</operation>

<operation id="1561" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_6 = phi i32 [ %out_1_6_load_1, %99 ], [ %out_4_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="out_3_6"/></StgValue>
</operation>

<operation id="1562" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_6 = phi i2 [ 0, %99 ], [ %add_ln161_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="i17_0_6"/></StgValue>
</operation>

<operation id="1563" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_6 = icmp eq i2 %i17_0_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_6"/></StgValue>
</operation>

<operation id="1564" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1565" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_6 = add i2 %i17_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln161_6"/></StgValue>
</operation>

<operation id="1566" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_6, label %single_conv_test_label18_end6.loopexit, label %100

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1567" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1568" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_6 = icmp eq i2 %i17_0_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_6"/></StgValue>
</operation>

<operation id="1569" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_6, label %101, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="1570" st_id="135" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="0"/>
<literal name="icmp_ln163_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_6 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_6"/></StgValue>
</operation>

<operation id="1571" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end6.loopexit:0  store i32 %add_ln129_22, i32* %count_3_6

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1572" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end6.loopexit:1  br label %single_conv_test_label18_end6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1573" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_6 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_6"/></StgValue>
</operation>

<operation id="1574" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="1575" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6:1  %add_ln166_6 = add nsw i32 %count_5_6, 1

]]></Node>
<StgValue><ssdm name="add_ln166_6"/></StgValue>
</operation>

<operation id="1576" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.6:2  %sext_ln166_6 = sext i32 %count_5_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_6"/></StgValue>
</operation>

<operation id="1577" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:3  %img_addr_45 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_6

]]></Node>
<StgValue><ssdm name="img_addr_45"/></StgValue>
</operation>

<operation id="1578" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.6:4  %img_load_37 = load i32* %img_addr_45, align 4

]]></Node>
<StgValue><ssdm name="img_load_37"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1579" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.6:0  %out_4_6 = phi i32 [ %out_6_6, %101 ], [ %out_3_6, %100 ]

]]></Node>
<StgValue><ssdm name="out_4_6"/></StgValue>
</operation>

<operation id="1580" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.6:4  %img_load_37 = load i32* %img_addr_45, align 4

]]></Node>
<StgValue><ssdm name="img_load_37"/></StgValue>
</operation>

<operation id="1581" st_id="137" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.6:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1582" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.6:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="1583" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.6:6  br label %98

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1584" st_id="139" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_16 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_16"/></StgValue>
</operation>

<operation id="1585" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_6 = sext i32 %count_3_6_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_6"/></StgValue>
</operation>

<operation id="1586" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_42 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_6

]]></Node>
<StgValue><ssdm name="img_addr_42"/></StgValue>
</operation>

<operation id="1587" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_35 = load i32* %img_addr_42, align 4

]]></Node>
<StgValue><ssdm name="img_load_35"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1588" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_35 = load i32* %img_addr_42, align 4

]]></Node>
<StgValue><ssdm name="img_load_35"/></StgValue>
</operation>

<operation id="1589" st_id="140" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1590" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="1591" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end6

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="1592" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end6:1  %zext_ln171_20 = zext i3 %j5_0_6 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_20"/></StgValue>
</operation>

<operation id="1593" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end6:2  %add_ln171_21 = add i7 %sub_ln171_6, %zext_ln171_20

]]></Node>
<StgValue><ssdm name="add_ln171_21"/></StgValue>
</operation>

<operation id="1594" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end6:3  %sext_ln171_6 = sext i7 %add_ln171_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_6"/></StgValue>
</operation>

<operation id="1595" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end6:4  %conv_output_addr_7 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_6

]]></Node>
<StgValue><ssdm name="conv_output_addr_7"/></StgValue>
</operation>

<operation id="1596" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end6:5  %conv_output_load_6 = load i32* %conv_output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_6"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1597" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end6:0  %out_5_6 = phi i32 [ %out_16, %97 ], [ %out_3_6, %single_conv_test_label18_end6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_6"/></StgValue>
</operation>

<operation id="1598" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end6:5  %conv_output_load_6 = load i32* %conv_output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_6"/></StgValue>
</operation>

<operation id="1599" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end6:6  %add_ln171_6 = add nsw i32 %out_5_6, %conv_output_load_6

]]></Node>
<StgValue><ssdm name="add_ln171_6"/></StgValue>
</operation>

<operation id="1600" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end6:9  store i32 %out_5_6, i32* %out_1_6

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1601" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end6:7  store i32 %add_ln171_6, i32* %conv_output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1602" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end6:8  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1603" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end6:10  br label %96

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1604" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_7 = phi i7 [ 0, %single_conv_test_label116 ], [ %add_ln117_7, %109 ]

]]></Node>
<StgValue><ssdm name="img_i_0_7"/></StgValue>
</operation>

<operation id="1605" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_7 = icmp eq i7 %img_i_0_7, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_7"/></StgValue>
</operation>

<operation id="1606" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1607" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_7 = add i7 %img_i_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="1608" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_7, label %.preheader3.7.preheader, label %109

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="1609" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %xor_ln118_2 = xor i7 %img_i_0_7, -64

]]></Node>
<StgValue><ssdm name="xor_ln118_2"/></StgValue>
</operation>

<operation id="1610" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="7">
<![CDATA[
:2  %sext_ln118_2 = sext i7 %xor_ln118_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln118_2"/></StgValue>
</operation>

<operation id="1611" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln118_13 = zext i9 %sext_ln118_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_13"/></StgValue>
</operation>

<operation id="1612" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_7 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_13

]]></Node>
<StgValue><ssdm name="imgtotal_addr_7"/></StgValue>
</operation>

<operation id="1613" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_7 = load i32* %imgtotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_7"/></StgValue>
</operation>

<operation id="1614" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.7.preheader:0  br label %.preheader3.7

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1615" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1616" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_7 = load i32* %imgtotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_7"/></StgValue>
</operation>

<operation id="1617" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_14 = zext i7 %img_i_0_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_14"/></StgValue>
</operation>

<operation id="1618" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_7 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_14

]]></Node>
<StgValue><ssdm name="img_addr_7"/></StgValue>
</operation>

<operation id="1619" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_7, i32* %img_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1620" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %108

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1621" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.7:0  %ker_i_0_7 = phi i4 [ %add_ln120_7, %107 ], [ 0, %.preheader3.7.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_7"/></StgValue>
</operation>

<operation id="1622" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.7:1  %icmp_ln120_7 = icmp eq i4 %ker_i_0_7, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_7"/></StgValue>
</operation>

<operation id="1623" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.7:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1624" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.7:3  %add_ln120_7 = add i4 %ker_i_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln120_7"/></StgValue>
</operation>

<operation id="1625" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.7:4  br i1 %icmp_ln120_7, label %.preheader2.7.preheader, label %107

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="1626" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_7 = zext i4 %ker_i_0_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="1627" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_7 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_7

]]></Node>
<StgValue><ssdm name="weitotal_addr_7"/></StgValue>
</operation>

<operation id="1628" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_7 = load i32* %weitotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_7"/></StgValue>
</operation>

<operation id="1629" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.7.preheader:0  br label %.preheader2.7

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1630" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1631" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_7 = load i32* %weitotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_7"/></StgValue>
</operation>

<operation id="1632" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_7 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="1633" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_7, i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="1634" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.7

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1635" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.7:0  %i1_0_7 = phi i2 [ %add_ln125_7, %single_conv_test_label14_end7 ], [ 0, %.preheader2.7.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_7"/></StgValue>
</operation>

<operation id="1636" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.7:1  %count_0_7 = phi i5 [ %add_ln127_7, %single_conv_test_label14_end7 ], [ 0, %.preheader2.7.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_7"/></StgValue>
</operation>

<operation id="1637" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.7:2  %icmp_ln125_7 = icmp eq i2 %i1_0_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_7"/></StgValue>
</operation>

<operation id="1638" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.7:3  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1639" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.7:4  %add_ln125_7 = add i2 %i1_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln125_7"/></StgValue>
</operation>

<operation id="1640" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.7:5  br i1 %icmp_ln125_7, label %.preheader1.7.preheader, label %single_conv_test_label14_begin7

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="1641" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1642" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin7:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1643" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin7:2  %add_ln127_7 = add i5 %count_0_7, 8

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="1644" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin7:3  %zext_ln132_28 = zext i2 %i1_0_7 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_28"/></StgValue>
</operation>

<operation id="1645" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin7:4  %tmp_94 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1646" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin7:5  %zext_ln132_29 = zext i4 %tmp_94 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_29"/></StgValue>
</operation>

<operation id="1647" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin7:6  %sub_ln132_7 = sub i5 %zext_ln132_29, %zext_ln132_28

]]></Node>
<StgValue><ssdm name="sub_ln132_7"/></StgValue>
</operation>

<operation id="1648" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin7:7  %tmp_95 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1649" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin7:8  %zext_ln127_7 = zext i5 %tmp_95 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_7"/></StgValue>
</operation>

<operation id="1650" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin7:9  br label %103

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1651" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.7.preheader:0  br label %.preheader1.7

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1652" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_7 = phi i4 [ 0, %single_conv_test_label14_begin7 ], [ %add_ln127_23, %104 ]

]]></Node>
<StgValue><ssdm name="j2_0_7"/></StgValue>
</operation>

<operation id="1653" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_7 = phi i5 [ %count_0_7, %single_conv_test_label14_begin7 ], [ %add_ln129_7, %104 ]

]]></Node>
<StgValue><ssdm name="count_1_7"/></StgValue>
</operation>

<operation id="1654" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_7 = icmp eq i4 %j2_0_7, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_7"/></StgValue>
</operation>

<operation id="1655" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1656" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_23 = add i4 %j2_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln127_23"/></StgValue>
</operation>

<operation id="1657" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_7, label %single_conv_test_label14_end7, label %106

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1658" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_7 = add i5 %count_1_7, 1

]]></Node>
<StgValue><ssdm name="add_ln129_7"/></StgValue>
</operation>

<operation id="1659" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_7 = zext i5 %count_1_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_7"/></StgValue>
</operation>

<operation id="1660" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_44 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_7

]]></Node>
<StgValue><ssdm name="img_addr_44"/></StgValue>
</operation>

<operation id="1661" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_36 = load i32* %img_addr_44, align 4

]]></Node>
<StgValue><ssdm name="img_load_36"/></StgValue>
</operation>

<operation id="1662" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_7 = icmp ult i4 %j2_0_7, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_7"/></StgValue>
</operation>

<operation id="1663" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_30 = zext i4 %j2_0_7 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_30"/></StgValue>
</operation>

<operation id="1664" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_31 = zext i4 %j2_0_7 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_31"/></StgValue>
</operation>

<operation id="1665" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_7 = add i5 %sub_ln132_7, %zext_ln132_31

]]></Node>
<StgValue><ssdm name="add_ln132_7"/></StgValue>
</operation>

<operation id="1666" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_7 = sext i5 %add_ln132_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_7"/></StgValue>
</operation>

<operation id="1667" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_23 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_7

]]></Node>
<StgValue><ssdm name="cal_conv_addr_23"/></StgValue>
</operation>

<operation id="1668" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_7 = add i6 %zext_ln127_7, %zext_ln132_30

]]></Node>
<StgValue><ssdm name="add_ln133_7"/></StgValue>
</operation>

<operation id="1669" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_7 = zext i6 %add_ln133_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_7"/></StgValue>
</operation>

<operation id="1670" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_7 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_7"/></StgValue>
</operation>

<operation id="1671" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end7:0  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1672" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end7:1  br label %.preheader2.7

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1673" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="1674" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_36 = load i32* %img_addr_44, align 4

]]></Node>
<StgValue><ssdm name="img_load_36"/></StgValue>
</operation>

<operation id="1675" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_7, label %105, label %104

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="1676" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_36, i32* %cal_conv_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1677" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %104

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1678" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_36, i32* %conv_line_buffer_add_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1679" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %103

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1680" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.7:0  %i3_0_7 = phi i2 [ %add_ln143_7, %102 ], [ 0, %.preheader1.7.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_7"/></StgValue>
</operation>

<operation id="1681" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.7:1  %count_2_7 = phi i5 [ %add_ln144_7, %102 ], [ -16, %.preheader1.7.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_7"/></StgValue>
</operation>

<operation id="1682" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.7:2  %icmp_ln143_7 = icmp eq i2 %i3_0_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_7"/></StgValue>
</operation>

<operation id="1683" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.7:3  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1684" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.7:4  %add_ln143_7 = add i2 %i3_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln143_7"/></StgValue>
</operation>

<operation id="1685" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.7:5  br i1 %icmp_ln143_7, label %.preheader.7.preheader, label %102

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1686" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_7 = add i5 %count_2_7, 1

]]></Node>
<StgValue><ssdm name="add_ln144_7"/></StgValue>
</operation>

<operation id="1687" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_14 = zext i5 %count_2_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_14"/></StgValue>
</operation>

<operation id="1688" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_43 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_14

]]></Node>
<StgValue><ssdm name="img_addr_43"/></StgValue>
</operation>

<operation id="1689" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_7 = load i32* %img_addr_43, align 4

]]></Node>
<StgValue><ssdm name="img_load_7"/></StgValue>
</operation>

<operation id="1690" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32">
<![CDATA[
.preheader.7.preheader:0  %out_1_7 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_7"/></StgValue>
</operation>

<operation id="1691" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32">
<![CDATA[
.preheader.7.preheader:1  %count_3_7 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_7"/></StgValue>
</operation>

<operation id="1692" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7.preheader:2  store i32 19, i32* %count_3_7

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1693" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7.preheader:3  store i32 %out_1_6_load, i32* %out_1_7

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1694" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0">
<![CDATA[
.preheader.7.preheader:4  br label %.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1695" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1696" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_7 = load i32* %img_addr_43, align 4

]]></Node>
<StgValue><ssdm name="img_load_7"/></StgValue>
</operation>

<operation id="1697" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_29 = zext i2 %i3_0_7 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_29"/></StgValue>
</operation>

<operation id="1698" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_23 = add i4 %zext_ln144_29, 6

]]></Node>
<StgValue><ssdm name="add_ln144_23"/></StgValue>
</operation>

<operation id="1699" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_31 = zext i4 %add_ln144_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_31"/></StgValue>
</operation>

<operation id="1700" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_7 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_31

]]></Node>
<StgValue><ssdm name="cal_conv_addr_7"/></StgValue>
</operation>

<operation id="1701" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_7, i32* %cal_conv_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="1702" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.7

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1703" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.7:0  %i4_0_7 = phi i3 [ %add_ln148_7, %single_conv_test_label17_end7 ], [ 0, %.preheader.7.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_7"/></StgValue>
</operation>

<operation id="1704" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.7:1  %out_1_7_load = load i32* %out_1_7

]]></Node>
<StgValue><ssdm name="out_1_7_load"/></StgValue>
</operation>

<operation id="1705" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.7:2  %icmp_ln148_7 = icmp eq i3 %i4_0_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_7"/></StgValue>
</operation>

<operation id="1706" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.7:3  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1707" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.7:4  %add_ln148_7 = add i3 %i4_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln148_7"/></StgValue>
</operation>

<operation id="1708" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7:5  br i1 %icmp_ln148_7, label %single_conv_test_label117, label %single_conv_test_label17_begin7

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="1709" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="1710" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin7:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1711" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin7:2  %tmp_96 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1712" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin7:3  %zext_ln171_21 = zext i6 %tmp_96 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_21"/></StgValue>
</operation>

<operation id="1713" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin7:4  %tmp_97 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1714" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin7:5  %zext_ln171_22 = zext i4 %tmp_97 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_22"/></StgValue>
</operation>

<operation id="1715" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin7:6  %sub_ln171_7 = sub i7 %zext_ln171_21, %zext_ln171_22

]]></Node>
<StgValue><ssdm name="sub_ln171_7"/></StgValue>
</operation>

<operation id="1716" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin7:7  br label %110

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1717" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label117:0  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1718" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label117:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1719" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label117:2  br label %122

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1720" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_7 = phi i3 [ 0, %single_conv_test_label17_begin7 ], [ %add_ln150_7, %single_conv_test_label18_end7 ]

]]></Node>
<StgValue><ssdm name="j5_0_7"/></StgValue>
</operation>

<operation id="1721" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_7_load_1 = load i32* %out_1_7

]]></Node>
<StgValue><ssdm name="out_1_7_load_1"/></StgValue>
</operation>

<operation id="1722" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_7_load = load i32* %count_3_7

]]></Node>
<StgValue><ssdm name="count_3_7_load"/></StgValue>
</operation>

<operation id="1723" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_7 = icmp eq i3 %j5_0_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_7"/></StgValue>
</operation>

<operation id="1724" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1725" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_7 = add i3 %j5_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln150_7"/></StgValue>
</operation>

<operation id="1726" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_7, label %single_conv_test_label17_end7, label %single_conv_test_label18_begin7

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1727" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="1728" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin7:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1729" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin7:2  %icmp_ln153_7 = icmp ult i3 %j5_0_7, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_7"/></StgValue>
</operation>

<operation id="1730" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin7:3  br i1 %icmp_ln153_7, label %111, label %113

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1731" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_23 = add i32 %count_3_7_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_23"/></StgValue>
</operation>

<operation id="1732" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %112

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1733" st_id="154" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_7 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_7"/></StgValue>
</operation>

<operation id="1734" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_7 = add nsw i32 %count_3_7_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_7"/></StgValue>
</operation>

<operation id="1735" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="0"/>
<literal name="icmp_ln153_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_7, i32* %count_3_7

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="1736" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end7:0  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1737" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end7:1  br label %.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1738" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_7 = phi i32 [ %count_3_7_load, %113 ], [ %add_ln166_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="count_5_7"/></StgValue>
</operation>

<operation id="1739" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_7 = phi i32 [ %out_1_7_load_1, %113 ], [ %out_4_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="out_3_7"/></StgValue>
</operation>

<operation id="1740" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_7 = phi i2 [ 0, %113 ], [ %add_ln161_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="i17_0_7"/></StgValue>
</operation>

<operation id="1741" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_7 = icmp eq i2 %i17_0_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_7"/></StgValue>
</operation>

<operation id="1742" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1743" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_7 = add i2 %i17_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln161_7"/></StgValue>
</operation>

<operation id="1744" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_7, label %single_conv_test_label18_end7.loopexit, label %114

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1745" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1746" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_7 = icmp eq i2 %i17_0_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_7"/></StgValue>
</operation>

<operation id="1747" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_7, label %115, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="1748" st_id="155" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="0"/>
<literal name="icmp_ln163_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_7 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_7"/></StgValue>
</operation>

<operation id="1749" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end7.loopexit:0  store i32 %add_ln129_23, i32* %count_3_7

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1750" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end7.loopexit:1  br label %single_conv_test_label18_end7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1751" st_id="156" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_7 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_7"/></StgValue>
</operation>

<operation id="1752" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="1753" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7:1  %add_ln166_7 = add nsw i32 %count_5_7, 1

]]></Node>
<StgValue><ssdm name="add_ln166_7"/></StgValue>
</operation>

<operation id="1754" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.7:2  %sext_ln166_7 = sext i32 %count_5_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_7"/></StgValue>
</operation>

<operation id="1755" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:3  %img_addr_49 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_7

]]></Node>
<StgValue><ssdm name="img_addr_49"/></StgValue>
</operation>

<operation id="1756" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.7:4  %img_load_40 = load i32* %img_addr_49, align 4

]]></Node>
<StgValue><ssdm name="img_load_40"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1757" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.7:0  %out_4_7 = phi i32 [ %out_6_7, %115 ], [ %out_3_7, %114 ]

]]></Node>
<StgValue><ssdm name="out_4_7"/></StgValue>
</operation>

<operation id="1758" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.7:4  %img_load_40 = load i32* %img_addr_49, align 4

]]></Node>
<StgValue><ssdm name="img_load_40"/></StgValue>
</operation>

<operation id="1759" st_id="157" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.7:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1760" st_id="158" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.7:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="1761" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.7:6  br label %112

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1762" st_id="159" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_7 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_7"/></StgValue>
</operation>

<operation id="1763" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_7 = sext i32 %count_3_7_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_7"/></StgValue>
</operation>

<operation id="1764" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_46 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_7

]]></Node>
<StgValue><ssdm name="img_addr_46"/></StgValue>
</operation>

<operation id="1765" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_38 = load i32* %img_addr_46, align 4

]]></Node>
<StgValue><ssdm name="img_load_38"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1766" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_38 = load i32* %img_addr_46, align 4

]]></Node>
<StgValue><ssdm name="img_load_38"/></StgValue>
</operation>

<operation id="1767" st_id="160" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1768" st_id="161" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="1769" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end7

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="1770" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end7:1  %zext_ln171_23 = zext i3 %j5_0_7 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_23"/></StgValue>
</operation>

<operation id="1771" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end7:2  %add_ln171_22 = add i7 %sub_ln171_7, %zext_ln171_23

]]></Node>
<StgValue><ssdm name="add_ln171_22"/></StgValue>
</operation>

<operation id="1772" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end7:3  %sext_ln171_7 = sext i7 %add_ln171_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_7"/></StgValue>
</operation>

<operation id="1773" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end7:4  %conv_output_addr_8 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_7

]]></Node>
<StgValue><ssdm name="conv_output_addr_8"/></StgValue>
</operation>

<operation id="1774" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end7:5  %conv_output_load_7 = load i32* %conv_output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_7"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1775" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end7:0  %out_5_7 = phi i32 [ %out_7, %111 ], [ %out_3_7, %single_conv_test_label18_end7.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_7"/></StgValue>
</operation>

<operation id="1776" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end7:5  %conv_output_load_7 = load i32* %conv_output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_7"/></StgValue>
</operation>

<operation id="1777" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end7:6  %add_ln171_7 = add nsw i32 %out_5_7, %conv_output_load_7

]]></Node>
<StgValue><ssdm name="add_ln171_7"/></StgValue>
</operation>

<operation id="1778" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end7:9  store i32 %out_5_7, i32* %out_1_7

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1779" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end7:7  store i32 %add_ln171_7, i32* %conv_output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1780" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end7:8  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1781" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end7:10  br label %110

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1782" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_8 = phi i7 [ 0, %single_conv_test_label117 ], [ %add_ln117_8, %123 ]

]]></Node>
<StgValue><ssdm name="img_i_0_8"/></StgValue>
</operation>

<operation id="1783" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_8 = icmp eq i7 %img_i_0_8, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_8"/></StgValue>
</operation>

<operation id="1784" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1785" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_8 = add i7 %img_i_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln117_8"/></StgValue>
</operation>

<operation id="1786" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_8, label %.preheader3.8.preheader, label %123

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="1787" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:1  %or_ln118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %img_i_0_8)

]]></Node>
<StgValue><ssdm name="or_ln118_3"/></StgValue>
</operation>

<operation id="1788" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln118_15 = zext i10 %or_ln118_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_15"/></StgValue>
</operation>

<operation id="1789" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_8 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_15

]]></Node>
<StgValue><ssdm name="imgtotal_addr_8"/></StgValue>
</operation>

<operation id="1790" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_8 = load i32* %imgtotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_8"/></StgValue>
</operation>

<operation id="1791" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.8.preheader:0  br label %.preheader3.8

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1792" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1793" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_8 = load i32* %imgtotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_8"/></StgValue>
</operation>

<operation id="1794" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_16 = zext i7 %img_i_0_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_16"/></StgValue>
</operation>

<operation id="1795" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_8 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_16

]]></Node>
<StgValue><ssdm name="img_addr_8"/></StgValue>
</operation>

<operation id="1796" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_8, i32* %img_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1797" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %122

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1798" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.8:0  %ker_i_0_8 = phi i4 [ %add_ln120_8, %121 ], [ 0, %.preheader3.8.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_8"/></StgValue>
</operation>

<operation id="1799" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.8:1  %icmp_ln120_8 = icmp eq i4 %ker_i_0_8, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_8"/></StgValue>
</operation>

<operation id="1800" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.8:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1801" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.8:3  %add_ln120_8 = add i4 %ker_i_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln120_8"/></StgValue>
</operation>

<operation id="1802" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.8:4  br i1 %icmp_ln120_8, label %.preheader2.8.preheader, label %121

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="1803" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_8 = zext i4 %ker_i_0_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_8"/></StgValue>
</operation>

<operation id="1804" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_8 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_8

]]></Node>
<StgValue><ssdm name="weitotal_addr_8"/></StgValue>
</operation>

<operation id="1805" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_8 = load i32* %weitotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_8"/></StgValue>
</operation>

<operation id="1806" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.8.preheader:0  br label %.preheader2.8

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1807" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1808" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_8 = load i32* %weitotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_8"/></StgValue>
</operation>

<operation id="1809" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_8 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="1810" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_8, i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="1811" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.8

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1812" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.8:0  %i1_0_8 = phi i2 [ %add_ln125_8, %single_conv_test_label14_end8 ], [ 0, %.preheader2.8.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_8"/></StgValue>
</operation>

<operation id="1813" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.8:1  %count_0_8 = phi i5 [ %add_ln127_8, %single_conv_test_label14_end8 ], [ 0, %.preheader2.8.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_8"/></StgValue>
</operation>

<operation id="1814" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.8:2  %icmp_ln125_8 = icmp eq i2 %i1_0_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_8"/></StgValue>
</operation>

<operation id="1815" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.8:3  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1816" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.8:4  %add_ln125_8 = add i2 %i1_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln125_8"/></StgValue>
</operation>

<operation id="1817" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.8:5  br i1 %icmp_ln125_8, label %.preheader1.8.preheader, label %single_conv_test_label14_begin8

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="1818" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1819" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin8:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1820" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin8:2  %add_ln127_8 = add i5 %count_0_8, 8

]]></Node>
<StgValue><ssdm name="add_ln127_8"/></StgValue>
</operation>

<operation id="1821" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin8:3  %zext_ln132_32 = zext i2 %i1_0_8 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_32"/></StgValue>
</operation>

<operation id="1822" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin8:4  %tmp_98 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1823" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin8:5  %zext_ln132_33 = zext i4 %tmp_98 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_33"/></StgValue>
</operation>

<operation id="1824" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin8:6  %sub_ln132_8 = sub i5 %zext_ln132_33, %zext_ln132_32

]]></Node>
<StgValue><ssdm name="sub_ln132_8"/></StgValue>
</operation>

<operation id="1825" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin8:7  %tmp_99 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1826" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin8:8  %zext_ln127_8 = zext i5 %tmp_99 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_8"/></StgValue>
</operation>

<operation id="1827" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin8:9  br label %117

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1828" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.8.preheader:0  br label %.preheader1.8

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1829" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_8 = phi i4 [ 0, %single_conv_test_label14_begin8 ], [ %add_ln127_24, %118 ]

]]></Node>
<StgValue><ssdm name="j2_0_8"/></StgValue>
</operation>

<operation id="1830" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_8 = phi i5 [ %count_0_8, %single_conv_test_label14_begin8 ], [ %add_ln129_8, %118 ]

]]></Node>
<StgValue><ssdm name="count_1_8"/></StgValue>
</operation>

<operation id="1831" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_8 = icmp eq i4 %j2_0_8, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_8"/></StgValue>
</operation>

<operation id="1832" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1833" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_24 = add i4 %j2_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln127_24"/></StgValue>
</operation>

<operation id="1834" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_8, label %single_conv_test_label14_end8, label %120

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1835" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_8 = add i5 %count_1_8, 1

]]></Node>
<StgValue><ssdm name="add_ln129_8"/></StgValue>
</operation>

<operation id="1836" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_8 = zext i5 %count_1_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_8"/></StgValue>
</operation>

<operation id="1837" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_48 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_8

]]></Node>
<StgValue><ssdm name="img_addr_48"/></StgValue>
</operation>

<operation id="1838" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_39 = load i32* %img_addr_48, align 4

]]></Node>
<StgValue><ssdm name="img_load_39"/></StgValue>
</operation>

<operation id="1839" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_8 = icmp ult i4 %j2_0_8, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_8"/></StgValue>
</operation>

<operation id="1840" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_34 = zext i4 %j2_0_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_34"/></StgValue>
</operation>

<operation id="1841" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_35 = zext i4 %j2_0_8 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_35"/></StgValue>
</operation>

<operation id="1842" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_8 = add i5 %sub_ln132_8, %zext_ln132_35

]]></Node>
<StgValue><ssdm name="add_ln132_8"/></StgValue>
</operation>

<operation id="1843" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_8 = sext i5 %add_ln132_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_8"/></StgValue>
</operation>

<operation id="1844" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_24 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_8

]]></Node>
<StgValue><ssdm name="cal_conv_addr_24"/></StgValue>
</operation>

<operation id="1845" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_8 = add i6 %zext_ln127_8, %zext_ln132_34

]]></Node>
<StgValue><ssdm name="add_ln133_8"/></StgValue>
</operation>

<operation id="1846" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_8 = zext i6 %add_ln133_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_8"/></StgValue>
</operation>

<operation id="1847" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_8 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_8"/></StgValue>
</operation>

<operation id="1848" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end8:0  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1849" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end8:1  br label %.preheader2.8

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1850" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="1851" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_39 = load i32* %img_addr_48, align 4

]]></Node>
<StgValue><ssdm name="img_load_39"/></StgValue>
</operation>

<operation id="1852" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_8, label %119, label %118

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="1853" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_39, i32* %cal_conv_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1854" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %118

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1855" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_39, i32* %conv_line_buffer_add_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1856" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1857" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.8:0  %i3_0_8 = phi i2 [ %add_ln143_8, %116 ], [ 0, %.preheader1.8.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_8"/></StgValue>
</operation>

<operation id="1858" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.8:1  %count_2_8 = phi i5 [ %add_ln144_8, %116 ], [ -16, %.preheader1.8.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_8"/></StgValue>
</operation>

<operation id="1859" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.8:2  %icmp_ln143_8 = icmp eq i2 %i3_0_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_8"/></StgValue>
</operation>

<operation id="1860" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.8:3  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1861" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.8:4  %add_ln143_8 = add i2 %i3_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln143_8"/></StgValue>
</operation>

<operation id="1862" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.8:5  br i1 %icmp_ln143_8, label %.preheader.8.preheader, label %116

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1863" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_8 = add i5 %count_2_8, 1

]]></Node>
<StgValue><ssdm name="add_ln144_8"/></StgValue>
</operation>

<operation id="1864" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_16 = zext i5 %count_2_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_16"/></StgValue>
</operation>

<operation id="1865" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_47 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_16

]]></Node>
<StgValue><ssdm name="img_addr_47"/></StgValue>
</operation>

<operation id="1866" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_8 = load i32* %img_addr_47, align 4

]]></Node>
<StgValue><ssdm name="img_load_8"/></StgValue>
</operation>

<operation id="1867" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32">
<![CDATA[
.preheader.8.preheader:0  %out_1_8 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_8"/></StgValue>
</operation>

<operation id="1868" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32">
<![CDATA[
.preheader.8.preheader:1  %count_3_8 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_8"/></StgValue>
</operation>

<operation id="1869" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8.preheader:2  store i32 19, i32* %count_3_8

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1870" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8.preheader:3  store i32 %out_1_7_load, i32* %out_1_8

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1871" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0">
<![CDATA[
.preheader.8.preheader:4  br label %.preheader.8

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1872" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="1873" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_8 = load i32* %img_addr_47, align 4

]]></Node>
<StgValue><ssdm name="img_load_8"/></StgValue>
</operation>

<operation id="1874" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_32 = zext i2 %i3_0_8 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_32"/></StgValue>
</operation>

<operation id="1875" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_24 = add i4 %zext_ln144_32, 6

]]></Node>
<StgValue><ssdm name="add_ln144_24"/></StgValue>
</operation>

<operation id="1876" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_33 = zext i4 %add_ln144_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_33"/></StgValue>
</operation>

<operation id="1877" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_8 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_33

]]></Node>
<StgValue><ssdm name="cal_conv_addr_8"/></StgValue>
</operation>

<operation id="1878" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_8, i32* %cal_conv_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="1879" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.8

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1880" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.8:0  %i4_0_8 = phi i3 [ %add_ln148_8, %single_conv_test_label17_end8 ], [ 0, %.preheader.8.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_8"/></StgValue>
</operation>

<operation id="1881" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.8:1  %out_1_8_load = load i32* %out_1_8

]]></Node>
<StgValue><ssdm name="out_1_8_load"/></StgValue>
</operation>

<operation id="1882" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.8:2  %icmp_ln148_8 = icmp eq i3 %i4_0_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_8"/></StgValue>
</operation>

<operation id="1883" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.8:3  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1884" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.8:4  %add_ln148_8 = add i3 %i4_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln148_8"/></StgValue>
</operation>

<operation id="1885" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.8:5  br i1 %icmp_ln148_8, label %single_conv_test_label118, label %single_conv_test_label17_begin8

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="1886" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="1887" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin8:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1888" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin8:2  %tmp_100 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1889" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin8:3  %zext_ln171_24 = zext i6 %tmp_100 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_24"/></StgValue>
</operation>

<operation id="1890" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin8:4  %tmp_101 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1891" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin8:5  %zext_ln171_25 = zext i4 %tmp_101 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_25"/></StgValue>
</operation>

<operation id="1892" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin8:6  %sub_ln171_8 = sub i7 %zext_ln171_24, %zext_ln171_25

]]></Node>
<StgValue><ssdm name="sub_ln171_8"/></StgValue>
</operation>

<operation id="1893" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin8:7  br label %124

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1894" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label118:0  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1895" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label118:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1896" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label118:2  br label %136

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1897" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_8 = phi i3 [ 0, %single_conv_test_label17_begin8 ], [ %add_ln150_8, %single_conv_test_label18_end8 ]

]]></Node>
<StgValue><ssdm name="j5_0_8"/></StgValue>
</operation>

<operation id="1898" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_8_load_1 = load i32* %out_1_8

]]></Node>
<StgValue><ssdm name="out_1_8_load_1"/></StgValue>
</operation>

<operation id="1899" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_8_load = load i32* %count_3_8

]]></Node>
<StgValue><ssdm name="count_3_8_load"/></StgValue>
</operation>

<operation id="1900" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_8 = icmp eq i3 %j5_0_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_8"/></StgValue>
</operation>

<operation id="1901" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1902" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_8 = add i3 %j5_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln150_8"/></StgValue>
</operation>

<operation id="1903" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_8, label %single_conv_test_label17_end8, label %single_conv_test_label18_begin8

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="1904" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="1905" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin8:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1906" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin8:2  %icmp_ln153_8 = icmp ult i3 %j5_0_8, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_8"/></StgValue>
</operation>

<operation id="1907" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin8:3  br i1 %icmp_ln153_8, label %125, label %127

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1908" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_24 = add i32 %count_3_8_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_24"/></StgValue>
</operation>

<operation id="1909" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %126

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1910" st_id="174" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_8 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_8"/></StgValue>
</operation>

<operation id="1911" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_8 = add nsw i32 %count_3_8_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_8"/></StgValue>
</operation>

<operation id="1912" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="0"/>
<literal name="icmp_ln153_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_8, i32* %count_3_8

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="1913" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end8:0  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1914" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end8:1  br label %.preheader.8

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1915" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_8 = phi i32 [ %count_3_8_load, %127 ], [ %add_ln166_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="count_5_8"/></StgValue>
</operation>

<operation id="1916" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_8 = phi i32 [ %out_1_8_load_1, %127 ], [ %out_4_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="out_3_8"/></StgValue>
</operation>

<operation id="1917" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_8 = phi i2 [ 0, %127 ], [ %add_ln161_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="i17_0_8"/></StgValue>
</operation>

<operation id="1918" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_8 = icmp eq i2 %i17_0_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_8"/></StgValue>
</operation>

<operation id="1919" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1920" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_8 = add i2 %i17_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln161_8"/></StgValue>
</operation>

<operation id="1921" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_8, label %single_conv_test_label18_end8.loopexit, label %128

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1922" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1923" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_8 = icmp eq i2 %i17_0_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_8"/></StgValue>
</operation>

<operation id="1924" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_8, label %129, label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="1925" st_id="175" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="0"/>
<literal name="icmp_ln163_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_8 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_8"/></StgValue>
</operation>

<operation id="1926" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end8.loopexit:0  store i32 %add_ln129_24, i32* %count_3_8

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1927" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end8.loopexit:1  br label %single_conv_test_label18_end8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1928" st_id="176" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_8 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_8"/></StgValue>
</operation>

<operation id="1929" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="1930" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8:1  %add_ln166_8 = add nsw i32 %count_5_8, 1

]]></Node>
<StgValue><ssdm name="add_ln166_8"/></StgValue>
</operation>

<operation id="1931" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.8:2  %sext_ln166_8 = sext i32 %count_5_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_8"/></StgValue>
</operation>

<operation id="1932" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:3  %img_addr_53 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_8

]]></Node>
<StgValue><ssdm name="img_addr_53"/></StgValue>
</operation>

<operation id="1933" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.8:4  %img_load_43 = load i32* %img_addr_53, align 4

]]></Node>
<StgValue><ssdm name="img_load_43"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1934" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.8:0  %out_4_8 = phi i32 [ %out_6_8, %129 ], [ %out_3_8, %128 ]

]]></Node>
<StgValue><ssdm name="out_4_8"/></StgValue>
</operation>

<operation id="1935" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.8:4  %img_load_43 = load i32* %img_addr_53, align 4

]]></Node>
<StgValue><ssdm name="img_load_43"/></StgValue>
</operation>

<operation id="1936" st_id="177" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.8:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1937" st_id="178" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.8:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="1938" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.8:6  br label %126

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1939" st_id="179" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_8 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_8"/></StgValue>
</operation>

<operation id="1940" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_8 = sext i32 %count_3_8_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_8"/></StgValue>
</operation>

<operation id="1941" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_50 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_8

]]></Node>
<StgValue><ssdm name="img_addr_50"/></StgValue>
</operation>

<operation id="1942" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_41 = load i32* %img_addr_50, align 4

]]></Node>
<StgValue><ssdm name="img_load_41"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1943" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_41 = load i32* %img_addr_50, align 4

]]></Node>
<StgValue><ssdm name="img_load_41"/></StgValue>
</operation>

<operation id="1944" st_id="180" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1945" st_id="181" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="1946" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end8

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="1947" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end8:1  %zext_ln171_26 = zext i3 %j5_0_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_26"/></StgValue>
</operation>

<operation id="1948" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end8:2  %add_ln171_23 = add i7 %sub_ln171_8, %zext_ln171_26

]]></Node>
<StgValue><ssdm name="add_ln171_23"/></StgValue>
</operation>

<operation id="1949" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end8:3  %sext_ln171_8 = sext i7 %add_ln171_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_8"/></StgValue>
</operation>

<operation id="1950" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end8:4  %conv_output_addr_9 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_8

]]></Node>
<StgValue><ssdm name="conv_output_addr_9"/></StgValue>
</operation>

<operation id="1951" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end8:5  %conv_output_load_8 = load i32* %conv_output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_8"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1952" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end8:0  %out_5_8 = phi i32 [ %out_8, %125 ], [ %out_3_8, %single_conv_test_label18_end8.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_8"/></StgValue>
</operation>

<operation id="1953" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end8:5  %conv_output_load_8 = load i32* %conv_output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_8"/></StgValue>
</operation>

<operation id="1954" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end8:6  %add_ln171_8 = add nsw i32 %out_5_8, %conv_output_load_8

]]></Node>
<StgValue><ssdm name="add_ln171_8"/></StgValue>
</operation>

<operation id="1955" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end8:9  store i32 %out_5_8, i32* %out_1_8

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1956" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end8:7  store i32 %add_ln171_8, i32* %conv_output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1957" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end8:8  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1958" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end8:10  br label %124

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1959" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_9 = phi i7 [ 0, %single_conv_test_label118 ], [ %add_ln117_9, %137 ]

]]></Node>
<StgValue><ssdm name="img_i_0_9"/></StgValue>
</operation>

<operation id="1960" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln117_1 = zext i7 %img_i_0_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="1961" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln117_9 = icmp eq i7 %img_i_0_9, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_9"/></StgValue>
</operation>

<operation id="1962" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1963" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln117_9 = add i7 %img_i_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln117_9"/></StgValue>
</operation>

<operation id="1964" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln117_9, label %.preheader3.9.preheader, label %137

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="1965" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln118_1 = add i10 %zext_ln117_1, -448

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="1966" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln118_17 = zext i10 %add_ln118_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_17"/></StgValue>
</operation>

<operation id="1967" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_9 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_17

]]></Node>
<StgValue><ssdm name="imgtotal_addr_9"/></StgValue>
</operation>

<operation id="1968" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_9 = load i32* %imgtotal_addr_9, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_9"/></StgValue>
</operation>

<operation id="1969" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.9.preheader:0  br label %.preheader3.9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1970" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1971" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_9 = load i32* %imgtotal_addr_9, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_9"/></StgValue>
</operation>

<operation id="1972" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_18 = zext i7 %img_i_0_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_18"/></StgValue>
</operation>

<operation id="1973" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_9 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_18

]]></Node>
<StgValue><ssdm name="img_addr_9"/></StgValue>
</operation>

<operation id="1974" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_9, i32* %img_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1975" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %136

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1976" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.9:0  %ker_i_0_9 = phi i4 [ %add_ln120_9, %135 ], [ 0, %.preheader3.9.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_9"/></StgValue>
</operation>

<operation id="1977" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.9:1  %icmp_ln120_9 = icmp eq i4 %ker_i_0_9, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_9"/></StgValue>
</operation>

<operation id="1978" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.9:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1979" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.9:3  %add_ln120_9 = add i4 %ker_i_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln120_9"/></StgValue>
</operation>

<operation id="1980" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.9:4  br i1 %icmp_ln120_9, label %.preheader2.9.preheader, label %135

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="1981" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_9 = zext i4 %ker_i_0_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_9"/></StgValue>
</operation>

<operation id="1982" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_9 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_9

]]></Node>
<StgValue><ssdm name="weitotal_addr_9"/></StgValue>
</operation>

<operation id="1983" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_9 = load i32* %weitotal_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_9"/></StgValue>
</operation>

<operation id="1984" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.9.preheader:0  br label %.preheader2.9

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1985" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1986" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_9 = load i32* %weitotal_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_9"/></StgValue>
</operation>

<operation id="1987" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_9 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_9

]]></Node>
<StgValue><ssdm name="kernel_addr_9"/></StgValue>
</operation>

<operation id="1988" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_9, i32* %kernel_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="1989" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1990" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.9:0  %i1_0_9 = phi i2 [ %add_ln125_9, %single_conv_test_label14_end9 ], [ 0, %.preheader2.9.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_9"/></StgValue>
</operation>

<operation id="1991" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.9:1  %count_0_9 = phi i5 [ %add_ln127_9, %single_conv_test_label14_end9 ], [ 0, %.preheader2.9.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_9"/></StgValue>
</operation>

<operation id="1992" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.9:2  %icmp_ln125_9 = icmp eq i2 %i1_0_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_9"/></StgValue>
</operation>

<operation id="1993" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.9:3  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1994" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.9:4  %add_ln125_9 = add i2 %i1_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln125_9"/></StgValue>
</operation>

<operation id="1995" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.9:5  br i1 %icmp_ln125_9, label %.preheader1.9.preheader, label %single_conv_test_label14_begin9

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="1996" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1997" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin9:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1998" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin9:2  %add_ln127_9 = add i5 %count_0_9, 8

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>

<operation id="1999" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin9:3  %zext_ln132_36 = zext i2 %i1_0_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_36"/></StgValue>
</operation>

<operation id="2000" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin9:4  %tmp_102 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_9, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2001" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin9:5  %zext_ln132_37 = zext i4 %tmp_102 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_37"/></StgValue>
</operation>

<operation id="2002" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin9:6  %sub_ln132_9 = sub i5 %zext_ln132_37, %zext_ln132_36

]]></Node>
<StgValue><ssdm name="sub_ln132_9"/></StgValue>
</operation>

<operation id="2003" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin9:7  %tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2004" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin9:8  %zext_ln127_9 = zext i5 %tmp_103 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_9"/></StgValue>
</operation>

<operation id="2005" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin9:9  br label %131

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2006" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.9.preheader:0  br label %.preheader1.9

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2007" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_9 = phi i4 [ 0, %single_conv_test_label14_begin9 ], [ %add_ln127_25, %132 ]

]]></Node>
<StgValue><ssdm name="j2_0_9"/></StgValue>
</operation>

<operation id="2008" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_9 = phi i5 [ %count_0_9, %single_conv_test_label14_begin9 ], [ %add_ln129_9, %132 ]

]]></Node>
<StgValue><ssdm name="count_1_9"/></StgValue>
</operation>

<operation id="2009" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_9 = icmp eq i4 %j2_0_9, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_9"/></StgValue>
</operation>

<operation id="2010" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="2011" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_25 = add i4 %j2_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln127_25"/></StgValue>
</operation>

<operation id="2012" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_9, label %single_conv_test_label14_end9, label %134

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2013" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_9 = add i5 %count_1_9, 1

]]></Node>
<StgValue><ssdm name="add_ln129_9"/></StgValue>
</operation>

<operation id="2014" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_9 = zext i5 %count_1_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_9"/></StgValue>
</operation>

<operation id="2015" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_52 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="img_addr_52"/></StgValue>
</operation>

<operation id="2016" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_42 = load i32* %img_addr_52, align 4

]]></Node>
<StgValue><ssdm name="img_load_42"/></StgValue>
</operation>

<operation id="2017" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_9 = icmp ult i4 %j2_0_9, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_9"/></StgValue>
</operation>

<operation id="2018" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_38 = zext i4 %j2_0_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_38"/></StgValue>
</operation>

<operation id="2019" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_39 = zext i4 %j2_0_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_39"/></StgValue>
</operation>

<operation id="2020" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_9 = add i5 %sub_ln132_9, %zext_ln132_39

]]></Node>
<StgValue><ssdm name="add_ln132_9"/></StgValue>
</operation>

<operation id="2021" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_9 = sext i5 %add_ln132_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_9"/></StgValue>
</operation>

<operation id="2022" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_25 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_9

]]></Node>
<StgValue><ssdm name="cal_conv_addr_25"/></StgValue>
</operation>

<operation id="2023" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_9 = add i6 %zext_ln127_9, %zext_ln132_38

]]></Node>
<StgValue><ssdm name="add_ln133_9"/></StgValue>
</operation>

<operation id="2024" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_9 = zext i6 %add_ln133_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_9"/></StgValue>
</operation>

<operation id="2025" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_9 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_9"/></StgValue>
</operation>

<operation id="2026" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end9:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="2027" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end9:1  br label %.preheader2.9

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2028" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="2029" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_42 = load i32* %img_addr_52, align 4

]]></Node>
<StgValue><ssdm name="img_load_42"/></StgValue>
</operation>

<operation id="2030" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_9, label %133, label %132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="2031" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_42, i32* %cal_conv_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="2032" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %132

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="2033" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_42, i32* %conv_line_buffer_add_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2034" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %131

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2035" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.9:0  %i3_0_9 = phi i2 [ %add_ln143_9, %130 ], [ 0, %.preheader1.9.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_9"/></StgValue>
</operation>

<operation id="2036" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.9:1  %count_2_9 = phi i5 [ %add_ln144_9, %130 ], [ -16, %.preheader1.9.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_9"/></StgValue>
</operation>

<operation id="2037" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.9:2  %icmp_ln143_9 = icmp eq i2 %i3_0_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_9"/></StgValue>
</operation>

<operation id="2038" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.9:3  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="2039" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.9:4  %add_ln143_9 = add i2 %i3_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln143_9"/></StgValue>
</operation>

<operation id="2040" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.9:5  br i1 %icmp_ln143_9, label %.preheader.9.preheader, label %130

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="2041" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_9 = add i5 %count_2_9, 1

]]></Node>
<StgValue><ssdm name="add_ln144_9"/></StgValue>
</operation>

<operation id="2042" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_18 = zext i5 %count_2_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_18"/></StgValue>
</operation>

<operation id="2043" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_51 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_18

]]></Node>
<StgValue><ssdm name="img_addr_51"/></StgValue>
</operation>

<operation id="2044" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_9 = load i32* %img_addr_51, align 4

]]></Node>
<StgValue><ssdm name="img_load_9"/></StgValue>
</operation>

<operation id="2045" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32">
<![CDATA[
.preheader.9.preheader:0  %out_1_9 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_9"/></StgValue>
</operation>

<operation id="2046" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32">
<![CDATA[
.preheader.9.preheader:1  %count_3_9 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_9"/></StgValue>
</operation>

<operation id="2047" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9.preheader:2  store i32 19, i32* %count_3_9

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2048" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9.preheader:3  store i32 %out_1_8_load, i32* %out_1_9

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2049" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
.preheader.9.preheader:4  br label %.preheader.9

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2050" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="2051" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_9 = load i32* %img_addr_51, align 4

]]></Node>
<StgValue><ssdm name="img_load_9"/></StgValue>
</operation>

<operation id="2052" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_34 = zext i2 %i3_0_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_34"/></StgValue>
</operation>

<operation id="2053" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_25 = add i4 %zext_ln144_34, 6

]]></Node>
<StgValue><ssdm name="add_ln144_25"/></StgValue>
</operation>

<operation id="2054" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_35 = zext i4 %add_ln144_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_35"/></StgValue>
</operation>

<operation id="2055" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_9 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_35

]]></Node>
<StgValue><ssdm name="cal_conv_addr_9"/></StgValue>
</operation>

<operation id="2056" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_9, i32* %cal_conv_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2057" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.9

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2058" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.9:0  %i4_0_9 = phi i3 [ %add_ln148_9, %single_conv_test_label17_end9 ], [ 0, %.preheader.9.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_9"/></StgValue>
</operation>

<operation id="2059" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.9:1  %out_1_9_load = load i32* %out_1_9

]]></Node>
<StgValue><ssdm name="out_1_9_load"/></StgValue>
</operation>

<operation id="2060" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.9:2  %icmp_ln148_9 = icmp eq i3 %i4_0_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_9"/></StgValue>
</operation>

<operation id="2061" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.9:3  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="2062" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.9:4  %add_ln148_9 = add i3 %i4_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln148_9"/></StgValue>
</operation>

<operation id="2063" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.9:5  br i1 %icmp_ln148_9, label %single_conv_test_label119, label %single_conv_test_label17_begin9

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2064" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="2065" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin9:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2066" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin9:2  %tmp_104 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2067" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin9:3  %zext_ln171_27 = zext i6 %tmp_104 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_27"/></StgValue>
</operation>

<operation id="2068" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin9:4  %tmp_105 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2069" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin9:5  %zext_ln171_28 = zext i4 %tmp_105 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_28"/></StgValue>
</operation>

<operation id="2070" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin9:6  %sub_ln171_9 = sub i7 %zext_ln171_27, %zext_ln171_28

]]></Node>
<StgValue><ssdm name="sub_ln171_9"/></StgValue>
</operation>

<operation id="2071" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin9:7  br label %138

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2072" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label119:0  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="2073" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label119:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2074" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label119:2  br label %150

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2075" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_9 = phi i3 [ 0, %single_conv_test_label17_begin9 ], [ %add_ln150_9, %single_conv_test_label18_end9 ]

]]></Node>
<StgValue><ssdm name="j5_0_9"/></StgValue>
</operation>

<operation id="2076" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_9_load_1 = load i32* %out_1_9

]]></Node>
<StgValue><ssdm name="out_1_9_load_1"/></StgValue>
</operation>

<operation id="2077" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_9_load = load i32* %count_3_9

]]></Node>
<StgValue><ssdm name="count_3_9_load"/></StgValue>
</operation>

<operation id="2078" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_9 = icmp eq i3 %j5_0_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_9"/></StgValue>
</operation>

<operation id="2079" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="2080" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_9 = add i3 %j5_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln150_9"/></StgValue>
</operation>

<operation id="2081" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_9, label %single_conv_test_label17_end9, label %single_conv_test_label18_begin9

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2082" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="2083" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin9:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2084" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin9:2  %icmp_ln153_9 = icmp ult i3 %j5_0_9, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_9"/></StgValue>
</operation>

<operation id="2085" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin9:3  br i1 %icmp_ln153_9, label %139, label %141

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="2086" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_25 = add i32 %count_3_9_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_25"/></StgValue>
</operation>

<operation id="2087" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %140

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2088" st_id="194" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_9 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_9"/></StgValue>
</operation>

<operation id="2089" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_9 = add nsw i32 %count_3_9_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_9"/></StgValue>
</operation>

<operation id="2090" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="0"/>
<literal name="icmp_ln153_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_9, i32* %count_3_9

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2091" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end9:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="2092" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end9:1  br label %.preheader.9

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2093" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_9 = phi i32 [ %count_3_9_load, %141 ], [ %add_ln166_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="count_5_9"/></StgValue>
</operation>

<operation id="2094" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_9 = phi i32 [ %out_1_9_load_1, %141 ], [ %out_4_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="out_3_9"/></StgValue>
</operation>

<operation id="2095" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_9 = phi i2 [ 0, %141 ], [ %add_ln161_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="i17_0_9"/></StgValue>
</operation>

<operation id="2096" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_9 = icmp eq i2 %i17_0_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_9"/></StgValue>
</operation>

<operation id="2097" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="2098" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_9 = add i2 %i17_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln161_9"/></StgValue>
</operation>

<operation id="2099" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_9, label %single_conv_test_label18_end9.loopexit, label %142

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2100" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="2101" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_9 = icmp eq i2 %i17_0_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_9"/></StgValue>
</operation>

<operation id="2102" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_9, label %143, label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2103" st_id="195" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="0"/>
<literal name="icmp_ln163_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_9 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_9"/></StgValue>
</operation>

<operation id="2104" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end9.loopexit:0  store i32 %add_ln129_25, i32* %count_3_9

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2105" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end9.loopexit:1  br label %single_conv_test_label18_end9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2106" st_id="196" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_9 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_9"/></StgValue>
</operation>

<operation id="2107" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="2108" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9:1  %add_ln166_9 = add nsw i32 %count_5_9, 1

]]></Node>
<StgValue><ssdm name="add_ln166_9"/></StgValue>
</operation>

<operation id="2109" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.9:2  %sext_ln166_9 = sext i32 %count_5_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_9"/></StgValue>
</operation>

<operation id="2110" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:3  %img_addr_57 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_9

]]></Node>
<StgValue><ssdm name="img_addr_57"/></StgValue>
</operation>

<operation id="2111" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.9:4  %img_load_46 = load i32* %img_addr_57, align 4

]]></Node>
<StgValue><ssdm name="img_load_46"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2112" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.9:0  %out_4_9 = phi i32 [ %out_6_9, %143 ], [ %out_3_9, %142 ]

]]></Node>
<StgValue><ssdm name="out_4_9"/></StgValue>
</operation>

<operation id="2113" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.9:4  %img_load_46 = load i32* %img_addr_57, align 4

]]></Node>
<StgValue><ssdm name="img_load_46"/></StgValue>
</operation>

<operation id="2114" st_id="197" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.9:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2115" st_id="198" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.9:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="2116" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.9:6  br label %140

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2117" st_id="199" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_9 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_9"/></StgValue>
</operation>

<operation id="2118" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_9 = sext i32 %count_3_9_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_9"/></StgValue>
</operation>

<operation id="2119" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_54 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_9

]]></Node>
<StgValue><ssdm name="img_addr_54"/></StgValue>
</operation>

<operation id="2120" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_44 = load i32* %img_addr_54, align 4

]]></Node>
<StgValue><ssdm name="img_load_44"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2121" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_44 = load i32* %img_addr_54, align 4

]]></Node>
<StgValue><ssdm name="img_load_44"/></StgValue>
</operation>

<operation id="2122" st_id="200" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2123" st_id="201" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="2124" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end9

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="2125" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end9:1  %zext_ln171_29 = zext i3 %j5_0_9 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_29"/></StgValue>
</operation>

<operation id="2126" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end9:2  %add_ln171_24 = add i7 %sub_ln171_9, %zext_ln171_29

]]></Node>
<StgValue><ssdm name="add_ln171_24"/></StgValue>
</operation>

<operation id="2127" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end9:3  %sext_ln171_9 = sext i7 %add_ln171_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_9"/></StgValue>
</operation>

<operation id="2128" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end9:4  %conv_output_addr_10 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_9

]]></Node>
<StgValue><ssdm name="conv_output_addr_10"/></StgValue>
</operation>

<operation id="2129" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end9:5  %conv_output_load_9 = load i32* %conv_output_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_9"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2130" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end9:0  %out_5_9 = phi i32 [ %out_9, %139 ], [ %out_3_9, %single_conv_test_label18_end9.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_9"/></StgValue>
</operation>

<operation id="2131" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end9:5  %conv_output_load_9 = load i32* %conv_output_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_9"/></StgValue>
</operation>

<operation id="2132" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end9:6  %add_ln171_9 = add nsw i32 %out_5_9, %conv_output_load_9

]]></Node>
<StgValue><ssdm name="add_ln171_9"/></StgValue>
</operation>

<operation id="2133" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end9:9  store i32 %out_5_9, i32* %out_1_9

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2134" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end9:7  store i32 %add_ln171_9, i32* %conv_output_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2135" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end9:8  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="2136" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end9:10  br label %138

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2137" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_10 = phi i7 [ 0, %single_conv_test_label119 ], [ %add_ln117_10, %151 ]

]]></Node>
<StgValue><ssdm name="img_i_0_10"/></StgValue>
</operation>

<operation id="2138" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_10 = icmp eq i7 %img_i_0_10, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_10"/></StgValue>
</operation>

<operation id="2139" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="2140" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_10 = add i7 %img_i_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln117_10"/></StgValue>
</operation>

<operation id="2141" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_10, label %.preheader3.10.preheader, label %151

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="2142" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:1  %or_ln118_4 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -3, i7 %img_i_0_10)

]]></Node>
<StgValue><ssdm name="or_ln118_4"/></StgValue>
</operation>

<operation id="2143" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln118_19 = zext i10 %or_ln118_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_19"/></StgValue>
</operation>

<operation id="2144" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_10 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_19

]]></Node>
<StgValue><ssdm name="imgtotal_addr_10"/></StgValue>
</operation>

<operation id="2145" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_10 = load i32* %imgtotal_addr_10, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_10"/></StgValue>
</operation>

<operation id="2146" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.10.preheader:0  br label %.preheader3.10

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2147" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="2148" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_10 = load i32* %imgtotal_addr_10, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_10"/></StgValue>
</operation>

<operation id="2149" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_20 = zext i7 %img_i_0_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_20"/></StgValue>
</operation>

<operation id="2150" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_10 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_20

]]></Node>
<StgValue><ssdm name="img_addr_10"/></StgValue>
</operation>

<operation id="2151" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_10, i32* %img_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2152" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %150

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2153" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.10:0  %ker_i_0_10 = phi i4 [ %add_ln120_10, %149 ], [ 0, %.preheader3.10.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_10"/></StgValue>
</operation>

<operation id="2154" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.10:1  %icmp_ln120_10 = icmp eq i4 %ker_i_0_10, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_10"/></StgValue>
</operation>

<operation id="2155" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.10:2  %empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="2156" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.10:3  %add_ln120_10 = add i4 %ker_i_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln120_10"/></StgValue>
</operation>

<operation id="2157" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.10:4  br i1 %icmp_ln120_10, label %.preheader2.10.preheader, label %149

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="2158" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_10 = zext i4 %ker_i_0_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_10"/></StgValue>
</operation>

<operation id="2159" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_10 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_10

]]></Node>
<StgValue><ssdm name="weitotal_addr_10"/></StgValue>
</operation>

<operation id="2160" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_10 = load i32* %weitotal_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_10"/></StgValue>
</operation>

<operation id="2161" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.10.preheader:0  br label %.preheader2.10

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2162" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="2163" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_10 = load i32* %weitotal_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_10"/></StgValue>
</operation>

<operation id="2164" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_10 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_10

]]></Node>
<StgValue><ssdm name="kernel_addr_10"/></StgValue>
</operation>

<operation id="2165" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_10, i32* %kernel_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="2166" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.10

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2167" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.10:0  %i1_0_10 = phi i2 [ %add_ln125_10, %single_conv_test_label14_end10 ], [ 0, %.preheader2.10.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_10"/></StgValue>
</operation>

<operation id="2168" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.10:1  %count_0_10 = phi i5 [ %add_ln127_10, %single_conv_test_label14_end10 ], [ 0, %.preheader2.10.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_10"/></StgValue>
</operation>

<operation id="2169" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.10:2  %icmp_ln125_10 = icmp eq i2 %i1_0_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_10"/></StgValue>
</operation>

<operation id="2170" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.10:3  %empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="2171" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.10:4  %add_ln125_10 = add i2 %i1_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln125_10"/></StgValue>
</operation>

<operation id="2172" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.10:5  br i1 %icmp_ln125_10, label %.preheader1.10.preheader, label %single_conv_test_label14_begin10

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="2173" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="2174" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin10:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2175" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin10:2  %add_ln127_10 = add i5 %count_0_10, 8

]]></Node>
<StgValue><ssdm name="add_ln127_10"/></StgValue>
</operation>

<operation id="2176" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin10:3  %zext_ln132_40 = zext i2 %i1_0_10 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_40"/></StgValue>
</operation>

<operation id="2177" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin10:4  %tmp_106 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_10, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2178" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin10:5  %zext_ln132_41 = zext i4 %tmp_106 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_41"/></StgValue>
</operation>

<operation id="2179" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin10:6  %sub_ln132_10 = sub i5 %zext_ln132_41, %zext_ln132_40

]]></Node>
<StgValue><ssdm name="sub_ln132_10"/></StgValue>
</operation>

<operation id="2180" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin10:7  %tmp_107 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_10, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2181" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin10:8  %zext_ln127_10 = zext i5 %tmp_107 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_10"/></StgValue>
</operation>

<operation id="2182" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin10:9  br label %145

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2183" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.10.preheader:0  br label %.preheader1.10

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2184" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_10 = phi i4 [ 0, %single_conv_test_label14_begin10 ], [ %add_ln127_26, %146 ]

]]></Node>
<StgValue><ssdm name="j2_0_10"/></StgValue>
</operation>

<operation id="2185" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_10 = phi i5 [ %count_0_10, %single_conv_test_label14_begin10 ], [ %add_ln129_10, %146 ]

]]></Node>
<StgValue><ssdm name="count_1_10"/></StgValue>
</operation>

<operation id="2186" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_10 = icmp eq i4 %j2_0_10, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_10"/></StgValue>
</operation>

<operation id="2187" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="2188" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_26 = add i4 %j2_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln127_26"/></StgValue>
</operation>

<operation id="2189" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_10, label %single_conv_test_label14_end10, label %148

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2190" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_10 = add i5 %count_1_10, 1

]]></Node>
<StgValue><ssdm name="add_ln129_10"/></StgValue>
</operation>

<operation id="2191" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_10 = zext i5 %count_1_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_10"/></StgValue>
</operation>

<operation id="2192" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_56 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_10

]]></Node>
<StgValue><ssdm name="img_addr_56"/></StgValue>
</operation>

<operation id="2193" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_45 = load i32* %img_addr_56, align 4

]]></Node>
<StgValue><ssdm name="img_load_45"/></StgValue>
</operation>

<operation id="2194" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_10 = icmp ult i4 %j2_0_10, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_10"/></StgValue>
</operation>

<operation id="2195" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_42 = zext i4 %j2_0_10 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_42"/></StgValue>
</operation>

<operation id="2196" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_43 = zext i4 %j2_0_10 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_43"/></StgValue>
</operation>

<operation id="2197" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_10 = add i5 %sub_ln132_10, %zext_ln132_43

]]></Node>
<StgValue><ssdm name="add_ln132_10"/></StgValue>
</operation>

<operation id="2198" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_10 = sext i5 %add_ln132_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_10"/></StgValue>
</operation>

<operation id="2199" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_26 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_10

]]></Node>
<StgValue><ssdm name="cal_conv_addr_26"/></StgValue>
</operation>

<operation id="2200" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_10 = add i6 %zext_ln127_10, %zext_ln132_42

]]></Node>
<StgValue><ssdm name="add_ln133_10"/></StgValue>
</operation>

<operation id="2201" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_10 = zext i6 %add_ln133_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_10"/></StgValue>
</operation>

<operation id="2202" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_10 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_10

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_10"/></StgValue>
</operation>

<operation id="2203" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end10:0  %empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="2204" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end10:1  br label %.preheader2.10

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2205" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="2206" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_45 = load i32* %img_addr_56, align 4

]]></Node>
<StgValue><ssdm name="img_load_45"/></StgValue>
</operation>

<operation id="2207" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_10, label %147, label %146

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="2208" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_45, i32* %cal_conv_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="2209" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %146

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="2210" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_45, i32* %conv_line_buffer_add_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2211" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %145

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2212" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.10:0  %i3_0_10 = phi i2 [ %add_ln143_10, %144 ], [ 0, %.preheader1.10.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_10"/></StgValue>
</operation>

<operation id="2213" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.10:1  %count_2_10 = phi i5 [ %add_ln144_10, %144 ], [ -16, %.preheader1.10.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_10"/></StgValue>
</operation>

<operation id="2214" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.10:2  %icmp_ln143_10 = icmp eq i2 %i3_0_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_10"/></StgValue>
</operation>

<operation id="2215" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.10:3  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="2216" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.10:4  %add_ln143_10 = add i2 %i3_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln143_10"/></StgValue>
</operation>

<operation id="2217" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.10:5  br i1 %icmp_ln143_10, label %.preheader.10.preheader, label %144

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="2218" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_10 = add i5 %count_2_10, 1

]]></Node>
<StgValue><ssdm name="add_ln144_10"/></StgValue>
</operation>

<operation id="2219" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_20 = zext i5 %count_2_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_20"/></StgValue>
</operation>

<operation id="2220" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_55 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_20

]]></Node>
<StgValue><ssdm name="img_addr_55"/></StgValue>
</operation>

<operation id="2221" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_10 = load i32* %img_addr_55, align 4

]]></Node>
<StgValue><ssdm name="img_load_10"/></StgValue>
</operation>

<operation id="2222" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32">
<![CDATA[
.preheader.10.preheader:0  %out_1_10 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_10"/></StgValue>
</operation>

<operation id="2223" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32">
<![CDATA[
.preheader.10.preheader:1  %count_3_10 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_10"/></StgValue>
</operation>

<operation id="2224" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10.preheader:2  store i32 19, i32* %count_3_10

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2225" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10.preheader:3  store i32 %out_1_9_load, i32* %out_1_10

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2226" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0">
<![CDATA[
.preheader.10.preheader:4  br label %.preheader.10

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2227" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="2228" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_10 = load i32* %img_addr_55, align 4

]]></Node>
<StgValue><ssdm name="img_load_10"/></StgValue>
</operation>

<operation id="2229" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_36 = zext i2 %i3_0_10 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_36"/></StgValue>
</operation>

<operation id="2230" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_26 = add i4 %zext_ln144_36, 6

]]></Node>
<StgValue><ssdm name="add_ln144_26"/></StgValue>
</operation>

<operation id="2231" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_37 = zext i4 %add_ln144_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_37"/></StgValue>
</operation>

<operation id="2232" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_10 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_37

]]></Node>
<StgValue><ssdm name="cal_conv_addr_10"/></StgValue>
</operation>

<operation id="2233" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_10, i32* %cal_conv_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2234" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.10

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2235" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.10:0  %i4_0_10 = phi i3 [ %add_ln148_10, %single_conv_test_label17_end10 ], [ 0, %.preheader.10.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_10"/></StgValue>
</operation>

<operation id="2236" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.10:1  %out_1_10_load = load i32* %out_1_10

]]></Node>
<StgValue><ssdm name="out_1_10_load"/></StgValue>
</operation>

<operation id="2237" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.10:2  %icmp_ln148_10 = icmp eq i3 %i4_0_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_10"/></StgValue>
</operation>

<operation id="2238" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.10:3  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="2239" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.10:4  %add_ln148_10 = add i3 %i4_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln148_10"/></StgValue>
</operation>

<operation id="2240" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.10:5  br i1 %icmp_ln148_10, label %single_conv_test_label1110, label %single_conv_test_label17_begin10

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2241" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="2242" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin10:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2243" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin10:2  %tmp_108 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_10, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2244" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin10:3  %zext_ln171_30 = zext i6 %tmp_108 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_30"/></StgValue>
</operation>

<operation id="2245" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin10:4  %tmp_109 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2246" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin10:5  %zext_ln171_32 = zext i4 %tmp_109 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_32"/></StgValue>
</operation>

<operation id="2247" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin10:6  %sub_ln171_10 = sub i7 %zext_ln171_30, %zext_ln171_32

]]></Node>
<StgValue><ssdm name="sub_ln171_10"/></StgValue>
</operation>

<operation id="2248" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin10:7  br label %152

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2249" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label1110:0  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="2250" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label1110:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2251" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label1110:2  br label %164

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2252" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_10 = phi i3 [ 0, %single_conv_test_label17_begin10 ], [ %add_ln150_10, %single_conv_test_label18_end10 ]

]]></Node>
<StgValue><ssdm name="j5_0_10"/></StgValue>
</operation>

<operation id="2253" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_10_load_1 = load i32* %out_1_10

]]></Node>
<StgValue><ssdm name="out_1_10_load_1"/></StgValue>
</operation>

<operation id="2254" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_10_load = load i32* %count_3_10

]]></Node>
<StgValue><ssdm name="count_3_10_load"/></StgValue>
</operation>

<operation id="2255" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_10 = icmp eq i3 %j5_0_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_10"/></StgValue>
</operation>

<operation id="2256" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="2257" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_10 = add i3 %j5_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln150_10"/></StgValue>
</operation>

<operation id="2258" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_10, label %single_conv_test_label17_end10, label %single_conv_test_label18_begin10

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2259" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="2260" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin10:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2261" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin10:2  %icmp_ln153_10 = icmp ult i3 %j5_0_10, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_10"/></StgValue>
</operation>

<operation id="2262" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin10:3  br i1 %icmp_ln153_10, label %153, label %155

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="2263" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_26 = add i32 %count_3_10_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_26"/></StgValue>
</operation>

<operation id="2264" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %154

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2265" st_id="214" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_10 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_10"/></StgValue>
</operation>

<operation id="2266" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_10 = add nsw i32 %count_3_10_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_10"/></StgValue>
</operation>

<operation id="2267" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="0"/>
<literal name="icmp_ln153_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_10, i32* %count_3_10

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2268" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end10:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="2269" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end10:1  br label %.preheader.10

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2270" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_10 = phi i32 [ %count_3_10_load, %155 ], [ %add_ln166_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="count_5_10"/></StgValue>
</operation>

<operation id="2271" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_10 = phi i32 [ %out_1_10_load_1, %155 ], [ %out_4_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="out_3_10"/></StgValue>
</operation>

<operation id="2272" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_10 = phi i2 [ 0, %155 ], [ %add_ln161_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="i17_0_10"/></StgValue>
</operation>

<operation id="2273" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_10 = icmp eq i2 %i17_0_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_10"/></StgValue>
</operation>

<operation id="2274" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="2275" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_10 = add i2 %i17_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln161_10"/></StgValue>
</operation>

<operation id="2276" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_10, label %single_conv_test_label18_end10.loopexit, label %156

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2277" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="2278" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_10 = icmp eq i2 %i17_0_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_10"/></StgValue>
</operation>

<operation id="2279" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_10, label %157, label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2280" st_id="215" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="0"/>
<literal name="icmp_ln163_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_s"/></StgValue>
</operation>

<operation id="2281" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end10.loopexit:0  store i32 %add_ln129_26, i32* %count_3_10

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2282" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end10.loopexit:1  br label %single_conv_test_label18_end10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2283" st_id="216" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_s"/></StgValue>
</operation>

<operation id="2284" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="2285" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10:1  %add_ln166_10 = add nsw i32 %count_5_10, 1

]]></Node>
<StgValue><ssdm name="add_ln166_10"/></StgValue>
</operation>

<operation id="2286" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.10:2  %sext_ln166_10 = sext i32 %count_5_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_10"/></StgValue>
</operation>

<operation id="2287" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:3  %img_addr_61 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_10

]]></Node>
<StgValue><ssdm name="img_addr_61"/></StgValue>
</operation>

<operation id="2288" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.10:4  %img_load_49 = load i32* %img_addr_61, align 4

]]></Node>
<StgValue><ssdm name="img_load_49"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2289" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.10:0  %out_4_10 = phi i32 [ %out_6_s, %157 ], [ %out_3_10, %156 ]

]]></Node>
<StgValue><ssdm name="out_4_10"/></StgValue>
</operation>

<operation id="2290" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.10:4  %img_load_49 = load i32* %img_addr_61, align 4

]]></Node>
<StgValue><ssdm name="img_load_49"/></StgValue>
</operation>

<operation id="2291" st_id="217" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.10:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_49)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2292" st_id="218" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.10:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_49)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="2293" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.10:6  br label %154

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2294" st_id="219" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_10 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_10"/></StgValue>
</operation>

<operation id="2295" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_10 = sext i32 %count_3_10_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_10"/></StgValue>
</operation>

<operation id="2296" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_58 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_10

]]></Node>
<StgValue><ssdm name="img_addr_58"/></StgValue>
</operation>

<operation id="2297" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_47 = load i32* %img_addr_58, align 4

]]></Node>
<StgValue><ssdm name="img_load_47"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2298" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_47 = load i32* %img_addr_58, align 4

]]></Node>
<StgValue><ssdm name="img_load_47"/></StgValue>
</operation>

<operation id="2299" st_id="220" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_47)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2300" st_id="221" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_47)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="2301" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end10

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="2302" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end10:1  %zext_ln171_33 = zext i3 %j5_0_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_33"/></StgValue>
</operation>

<operation id="2303" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end10:2  %add_ln171_25 = add i7 %sub_ln171_10, %zext_ln171_33

]]></Node>
<StgValue><ssdm name="add_ln171_25"/></StgValue>
</operation>

<operation id="2304" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end10:3  %sext_ln171_10 = sext i7 %add_ln171_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_10"/></StgValue>
</operation>

<operation id="2305" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end10:4  %conv_output_addr_11 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_10

]]></Node>
<StgValue><ssdm name="conv_output_addr_11"/></StgValue>
</operation>

<operation id="2306" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end10:5  %conv_output_load_10 = load i32* %conv_output_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_10"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2307" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end10:0  %out_5_10 = phi i32 [ %out_10, %153 ], [ %out_3_10, %single_conv_test_label18_end10.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_10"/></StgValue>
</operation>

<operation id="2308" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end10:5  %conv_output_load_10 = load i32* %conv_output_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_10"/></StgValue>
</operation>

<operation id="2309" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end10:6  %add_ln171_10 = add nsw i32 %out_5_10, %conv_output_load_10

]]></Node>
<StgValue><ssdm name="add_ln171_10"/></StgValue>
</operation>

<operation id="2310" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end10:9  store i32 %out_5_10, i32* %out_1_10

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2311" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end10:7  store i32 %add_ln171_10, i32* %conv_output_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2312" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end10:8  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="2313" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end10:10  br label %152

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2314" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_11 = phi i7 [ 0, %single_conv_test_label1110 ], [ %add_ln117_11, %165 ]

]]></Node>
<StgValue><ssdm name="img_i_0_11"/></StgValue>
</operation>

<operation id="2315" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln117_2 = zext i7 %img_i_0_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="2316" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln117_11 = icmp eq i7 %img_i_0_11, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_11"/></StgValue>
</operation>

<operation id="2317" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2318" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln117_11 = add i7 %img_i_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln117_11"/></StgValue>
</operation>

<operation id="2319" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln117_11, label %.preheader3.11.preheader, label %165

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="2320" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln118_2 = add i10 %zext_ln117_2, -320

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="2321" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln118_21 = zext i10 %add_ln118_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_21"/></StgValue>
</operation>

<operation id="2322" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imgtotal_addr_11 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_21

]]></Node>
<StgValue><ssdm name="imgtotal_addr_11"/></StgValue>
</operation>

<operation id="2323" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_11 = load i32* %imgtotal_addr_11, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_11"/></StgValue>
</operation>

<operation id="2324" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.11.preheader:0  br label %.preheader3.11

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2325" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="2326" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="10">
<![CDATA[
:4  %imgtotal_load_11 = load i32* %imgtotal_addr_11, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_11"/></StgValue>
</operation>

<operation id="2327" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln118_22 = zext i7 %img_i_0_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_22"/></StgValue>
</operation>

<operation id="2328" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_addr_11 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_22

]]></Node>
<StgValue><ssdm name="img_addr_11"/></StgValue>
</operation>

<operation id="2329" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %imgtotal_load_11, i32* %img_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2330" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %164

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2331" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.11:0  %ker_i_0_11 = phi i4 [ %add_ln120_11, %163 ], [ 0, %.preheader3.11.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_11"/></StgValue>
</operation>

<operation id="2332" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.11:1  %icmp_ln120_11 = icmp eq i4 %ker_i_0_11, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_11"/></StgValue>
</operation>

<operation id="2333" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.11:2  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="2334" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.11:3  %add_ln120_11 = add i4 %ker_i_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln120_11"/></StgValue>
</operation>

<operation id="2335" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.11:4  br i1 %icmp_ln120_11, label %.preheader2.11.preheader, label %163

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="2336" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_11 = zext i4 %ker_i_0_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_11"/></StgValue>
</operation>

<operation id="2337" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_11 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_11

]]></Node>
<StgValue><ssdm name="weitotal_addr_11"/></StgValue>
</operation>

<operation id="2338" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_11 = load i32* %weitotal_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_11"/></StgValue>
</operation>

<operation id="2339" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.11.preheader:0  br label %.preheader2.11

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2340" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="2341" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_11 = load i32* %weitotal_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_11"/></StgValue>
</operation>

<operation id="2342" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_11 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_11

]]></Node>
<StgValue><ssdm name="kernel_addr_11"/></StgValue>
</operation>

<operation id="2343" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_11, i32* %kernel_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="2344" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.11

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2345" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.11:0  %i1_0_11 = phi i2 [ %add_ln125_11, %single_conv_test_label14_end11 ], [ 0, %.preheader2.11.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_11"/></StgValue>
</operation>

<operation id="2346" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.11:1  %count_0_11 = phi i5 [ %add_ln127_11, %single_conv_test_label14_end11 ], [ 0, %.preheader2.11.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_11"/></StgValue>
</operation>

<operation id="2347" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.11:2  %icmp_ln125_11 = icmp eq i2 %i1_0_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_11"/></StgValue>
</operation>

<operation id="2348" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.11:3  %empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="2349" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.11:4  %add_ln125_11 = add i2 %i1_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln125_11"/></StgValue>
</operation>

<operation id="2350" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.11:5  br i1 %icmp_ln125_11, label %.preheader1.11.preheader, label %single_conv_test_label14_begin11

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="2351" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin11:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="2352" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin11:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2353" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin11:2  %add_ln127_11 = add i5 %count_0_11, 8

]]></Node>
<StgValue><ssdm name="add_ln127_11"/></StgValue>
</operation>

<operation id="2354" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin11:3  %zext_ln132_44 = zext i2 %i1_0_11 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_44"/></StgValue>
</operation>

<operation id="2355" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin11:4  %tmp_110 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_11, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2356" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin11:5  %zext_ln132_45 = zext i4 %tmp_110 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_45"/></StgValue>
</operation>

<operation id="2357" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin11:6  %sub_ln132_11 = sub i5 %zext_ln132_45, %zext_ln132_44

]]></Node>
<StgValue><ssdm name="sub_ln132_11"/></StgValue>
</operation>

<operation id="2358" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin11:7  %tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_11, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2359" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin11:8  %zext_ln127_11 = zext i5 %tmp_111 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_11"/></StgValue>
</operation>

<operation id="2360" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin11:9  br label %159

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2361" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.11.preheader:0  br label %.preheader1.11

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2362" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_11 = phi i4 [ 0, %single_conv_test_label14_begin11 ], [ %add_ln127_27, %160 ]

]]></Node>
<StgValue><ssdm name="j2_0_11"/></StgValue>
</operation>

<operation id="2363" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_11 = phi i5 [ %count_0_11, %single_conv_test_label14_begin11 ], [ %add_ln129_11, %160 ]

]]></Node>
<StgValue><ssdm name="count_1_11"/></StgValue>
</operation>

<operation id="2364" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_11 = icmp eq i4 %j2_0_11, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_11"/></StgValue>
</operation>

<operation id="2365" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="2366" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_27 = add i4 %j2_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln127_27"/></StgValue>
</operation>

<operation id="2367" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_11, label %single_conv_test_label14_end11, label %162

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2368" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_11 = add i5 %count_1_11, 1

]]></Node>
<StgValue><ssdm name="add_ln129_11"/></StgValue>
</operation>

<operation id="2369" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_11 = zext i5 %count_1_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_11"/></StgValue>
</operation>

<operation id="2370" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_60 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_11

]]></Node>
<StgValue><ssdm name="img_addr_60"/></StgValue>
</operation>

<operation id="2371" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_48 = load i32* %img_addr_60, align 4

]]></Node>
<StgValue><ssdm name="img_load_48"/></StgValue>
</operation>

<operation id="2372" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_11 = icmp ult i4 %j2_0_11, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_11"/></StgValue>
</operation>

<operation id="2373" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_46 = zext i4 %j2_0_11 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_46"/></StgValue>
</operation>

<operation id="2374" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_47 = zext i4 %j2_0_11 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_47"/></StgValue>
</operation>

<operation id="2375" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_11 = add i5 %sub_ln132_11, %zext_ln132_47

]]></Node>
<StgValue><ssdm name="add_ln132_11"/></StgValue>
</operation>

<operation id="2376" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_11 = sext i5 %add_ln132_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_11"/></StgValue>
</operation>

<operation id="2377" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_27 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_11

]]></Node>
<StgValue><ssdm name="cal_conv_addr_27"/></StgValue>
</operation>

<operation id="2378" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_11 = add i6 %zext_ln127_11, %zext_ln132_46

]]></Node>
<StgValue><ssdm name="add_ln133_11"/></StgValue>
</operation>

<operation id="2379" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_11 = zext i6 %add_ln133_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_11"/></StgValue>
</operation>

<operation id="2380" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_11 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_11"/></StgValue>
</operation>

<operation id="2381" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end11:0  %empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="2382" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end11:1  br label %.preheader2.11

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2383" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="2384" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_48 = load i32* %img_addr_60, align 4

]]></Node>
<StgValue><ssdm name="img_load_48"/></StgValue>
</operation>

<operation id="2385" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_11, label %161, label %160

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="2386" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_48, i32* %cal_conv_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="2387" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %160

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="2388" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_48, i32* %conv_line_buffer_add_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2389" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %159

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2390" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.11:0  %i3_0_11 = phi i2 [ %add_ln143_11, %158 ], [ 0, %.preheader1.11.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_11"/></StgValue>
</operation>

<operation id="2391" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.11:1  %count_2_11 = phi i5 [ %add_ln144_11, %158 ], [ -16, %.preheader1.11.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_11"/></StgValue>
</operation>

<operation id="2392" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.11:2  %icmp_ln143_11 = icmp eq i2 %i3_0_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_11"/></StgValue>
</operation>

<operation id="2393" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.11:3  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="2394" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.11:4  %add_ln143_11 = add i2 %i3_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln143_11"/></StgValue>
</operation>

<operation id="2395" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.11:5  br i1 %icmp_ln143_11, label %.preheader.11.preheader, label %158

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="2396" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_11 = add i5 %count_2_11, 1

]]></Node>
<StgValue><ssdm name="add_ln144_11"/></StgValue>
</operation>

<operation id="2397" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_22 = zext i5 %count_2_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_22"/></StgValue>
</operation>

<operation id="2398" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_59 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_22

]]></Node>
<StgValue><ssdm name="img_addr_59"/></StgValue>
</operation>

<operation id="2399" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_11 = load i32* %img_addr_59, align 4

]]></Node>
<StgValue><ssdm name="img_load_11"/></StgValue>
</operation>

<operation id="2400" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32">
<![CDATA[
.preheader.11.preheader:0  %out_1_11 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_11"/></StgValue>
</operation>

<operation id="2401" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32">
<![CDATA[
.preheader.11.preheader:1  %count_3_11 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_11"/></StgValue>
</operation>

<operation id="2402" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.11.preheader:2  store i32 19, i32* %count_3_11

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2403" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.11.preheader:3  store i32 %out_1_10_load, i32* %out_1_11

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2404" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0">
<![CDATA[
.preheader.11.preheader:4  br label %.preheader.11

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2405" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="2406" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_11 = load i32* %img_addr_59, align 4

]]></Node>
<StgValue><ssdm name="img_load_11"/></StgValue>
</operation>

<operation id="2407" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_38 = zext i2 %i3_0_11 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_38"/></StgValue>
</operation>

<operation id="2408" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_27 = add i4 %zext_ln144_38, 6

]]></Node>
<StgValue><ssdm name="add_ln144_27"/></StgValue>
</operation>

<operation id="2409" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_39 = zext i4 %add_ln144_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_39"/></StgValue>
</operation>

<operation id="2410" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_11 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_39

]]></Node>
<StgValue><ssdm name="cal_conv_addr_11"/></StgValue>
</operation>

<operation id="2411" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_11, i32* %cal_conv_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2412" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.11

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2413" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.11:0  %i4_0_11 = phi i3 [ %add_ln148_11, %single_conv_test_label17_end11 ], [ 0, %.preheader.11.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_11"/></StgValue>
</operation>

<operation id="2414" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.11:1  %out_1_11_load = load i32* %out_1_11

]]></Node>
<StgValue><ssdm name="out_1_11_load"/></StgValue>
</operation>

<operation id="2415" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.11:2  %icmp_ln148_11 = icmp eq i3 %i4_0_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_11"/></StgValue>
</operation>

<operation id="2416" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.11:3  %empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="2417" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.11:4  %add_ln148_11 = add i3 %i4_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln148_11"/></StgValue>
</operation>

<operation id="2418" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.11:5  br i1 %icmp_ln148_11, label %single_conv_test_label1111, label %single_conv_test_label17_begin11

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2419" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin11:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="2420" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin11:1  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2421" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin11:2  %tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_11, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2422" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin11:3  %zext_ln171_34 = zext i6 %tmp_112 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_34"/></StgValue>
</operation>

<operation id="2423" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin11:4  %tmp_113 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2424" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin11:5  %zext_ln171_35 = zext i4 %tmp_113 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_35"/></StgValue>
</operation>

<operation id="2425" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin11:6  %sub_ln171_11 = sub i7 %zext_ln171_34, %zext_ln171_35

]]></Node>
<StgValue><ssdm name="sub_ln171_11"/></StgValue>
</operation>

<operation id="2426" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin11:7  br label %166

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2427" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label1111:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="2428" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label1111:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2429" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label1111:2  br label %178

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2430" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_11 = phi i3 [ 0, %single_conv_test_label17_begin11 ], [ %add_ln150_11, %single_conv_test_label18_end11 ]

]]></Node>
<StgValue><ssdm name="j5_0_11"/></StgValue>
</operation>

<operation id="2431" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_11_load_1 = load i32* %out_1_11

]]></Node>
<StgValue><ssdm name="out_1_11_load_1"/></StgValue>
</operation>

<operation id="2432" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_11_load = load i32* %count_3_11

]]></Node>
<StgValue><ssdm name="count_3_11_load"/></StgValue>
</operation>

<operation id="2433" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_11 = icmp eq i3 %j5_0_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_11"/></StgValue>
</operation>

<operation id="2434" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2435" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_11 = add i3 %j5_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln150_11"/></StgValue>
</operation>

<operation id="2436" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_11, label %single_conv_test_label17_end11, label %single_conv_test_label18_begin11

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2437" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin11:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="2438" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin11:1  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2439" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin11:2  %icmp_ln153_11 = icmp ult i3 %j5_0_11, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_11"/></StgValue>
</operation>

<operation id="2440" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin11:3  br i1 %icmp_ln153_11, label %167, label %169

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="2441" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_27 = add i32 %count_3_11_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_27"/></StgValue>
</operation>

<operation id="2442" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %168

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2443" st_id="234" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_11 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_11"/></StgValue>
</operation>

<operation id="2444" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_11 = add nsw i32 %count_3_11_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_11"/></StgValue>
</operation>

<operation id="2445" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="0"/>
<literal name="icmp_ln153_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_11, i32* %count_3_11

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2446" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end11:0  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="2447" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end11:1  br label %.preheader.11

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2448" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_11 = phi i32 [ %count_3_11_load, %169 ], [ %add_ln166_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="count_5_11"/></StgValue>
</operation>

<operation id="2449" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_11 = phi i32 [ %out_1_11_load_1, %169 ], [ %out_4_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="out_3_11"/></StgValue>
</operation>

<operation id="2450" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_11 = phi i2 [ 0, %169 ], [ %add_ln161_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="i17_0_11"/></StgValue>
</operation>

<operation id="2451" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_11 = icmp eq i2 %i17_0_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_11"/></StgValue>
</operation>

<operation id="2452" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2453" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_11 = add i2 %i17_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln161_11"/></StgValue>
</operation>

<operation id="2454" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_11, label %single_conv_test_label18_end11.loopexit, label %170

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2455" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="2456" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_11 = icmp eq i2 %i17_0_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_11"/></StgValue>
</operation>

<operation id="2457" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_11, label %171, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2458" st_id="235" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="0"/>
<literal name="icmp_ln163_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_10 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_10"/></StgValue>
</operation>

<operation id="2459" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end11.loopexit:0  store i32 %add_ln129_27, i32* %count_3_11

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2460" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end11.loopexit:1  br label %single_conv_test_label18_end11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2461" st_id="236" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_10 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_10"/></StgValue>
</operation>

<operation id="2462" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="2463" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11:1  %add_ln166_11 = add nsw i32 %count_5_11, 1

]]></Node>
<StgValue><ssdm name="add_ln166_11"/></StgValue>
</operation>

<operation id="2464" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.11:2  %sext_ln166_11 = sext i32 %count_5_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_11"/></StgValue>
</operation>

<operation id="2465" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:3  %img_addr_65 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_11

]]></Node>
<StgValue><ssdm name="img_addr_65"/></StgValue>
</operation>

<operation id="2466" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.11:4  %img_load_52 = load i32* %img_addr_65, align 4

]]></Node>
<StgValue><ssdm name="img_load_52"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2467" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.11:0  %out_4_11 = phi i32 [ %out_6_10, %171 ], [ %out_3_11, %170 ]

]]></Node>
<StgValue><ssdm name="out_4_11"/></StgValue>
</operation>

<operation id="2468" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.11:4  %img_load_52 = load i32* %img_addr_65, align 4

]]></Node>
<StgValue><ssdm name="img_load_52"/></StgValue>
</operation>

<operation id="2469" st_id="237" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.11:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_52)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2470" st_id="238" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.11:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_52)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="2471" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.11:6  br label %168

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2472" st_id="239" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_11 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_11"/></StgValue>
</operation>

<operation id="2473" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_11 = sext i32 %count_3_11_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_11"/></StgValue>
</operation>

<operation id="2474" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_62 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_11

]]></Node>
<StgValue><ssdm name="img_addr_62"/></StgValue>
</operation>

<operation id="2475" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_50 = load i32* %img_addr_62, align 4

]]></Node>
<StgValue><ssdm name="img_load_50"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2476" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_50 = load i32* %img_addr_62, align 4

]]></Node>
<StgValue><ssdm name="img_load_50"/></StgValue>
</operation>

<operation id="2477" st_id="240" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_50)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2478" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_50)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="2479" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end11

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="2480" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end11:1  %zext_ln171_36 = zext i3 %j5_0_11 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_36"/></StgValue>
</operation>

<operation id="2481" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end11:2  %add_ln171_26 = add i7 %sub_ln171_11, %zext_ln171_36

]]></Node>
<StgValue><ssdm name="add_ln171_26"/></StgValue>
</operation>

<operation id="2482" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end11:3  %sext_ln171_11 = sext i7 %add_ln171_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_11"/></StgValue>
</operation>

<operation id="2483" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end11:4  %conv_output_addr_12 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_11

]]></Node>
<StgValue><ssdm name="conv_output_addr_12"/></StgValue>
</operation>

<operation id="2484" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end11:5  %conv_output_load_11 = load i32* %conv_output_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_11"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2485" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end11:0  %out_5_11 = phi i32 [ %out_11, %167 ], [ %out_3_11, %single_conv_test_label18_end11.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_11"/></StgValue>
</operation>

<operation id="2486" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end11:5  %conv_output_load_11 = load i32* %conv_output_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_11"/></StgValue>
</operation>

<operation id="2487" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end11:6  %add_ln171_11 = add nsw i32 %out_5_11, %conv_output_load_11

]]></Node>
<StgValue><ssdm name="add_ln171_11"/></StgValue>
</operation>

<operation id="2488" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end11:9  store i32 %out_5_11, i32* %out_1_11

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2489" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end11:7  store i32 %add_ln171_11, i32* %conv_output_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2490" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end11:8  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="2491" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end11:10  br label %166

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2492" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_12 = phi i7 [ 0, %single_conv_test_label1111 ], [ %add_ln117_12, %179 ]

]]></Node>
<StgValue><ssdm name="img_i_0_12"/></StgValue>
</operation>

<operation id="2493" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_12 = icmp eq i7 %img_i_0_12, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_12"/></StgValue>
</operation>

<operation id="2494" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="2495" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_12 = add i7 %img_i_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln117_12"/></StgValue>
</operation>

<operation id="2496" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_12, label %.preheader3.12.preheader, label %179

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="2497" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
:1  %or_ln118_5 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %img_i_0_12)

]]></Node>
<StgValue><ssdm name="or_ln118_5"/></StgValue>
</operation>

<operation id="2498" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="10" op_0_bw="9">
<![CDATA[
:2  %sext_ln118_3 = sext i9 %or_ln118_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln118_3"/></StgValue>
</operation>

<operation id="2499" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln118_23 = zext i10 %sext_ln118_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_23"/></StgValue>
</operation>

<operation id="2500" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_12 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_23

]]></Node>
<StgValue><ssdm name="imgtotal_addr_12"/></StgValue>
</operation>

<operation id="2501" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_12 = load i32* %imgtotal_addr_12, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_12"/></StgValue>
</operation>

<operation id="2502" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.12.preheader:0  br label %.preheader3.12

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2503" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="2504" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_12 = load i32* %imgtotal_addr_12, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_12"/></StgValue>
</operation>

<operation id="2505" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_24 = zext i7 %img_i_0_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_24"/></StgValue>
</operation>

<operation id="2506" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_12 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_24

]]></Node>
<StgValue><ssdm name="img_addr_12"/></StgValue>
</operation>

<operation id="2507" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_12, i32* %img_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2508" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %178

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2509" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.12:0  %ker_i_0_12 = phi i4 [ %add_ln120_12, %177 ], [ 0, %.preheader3.12.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_12"/></StgValue>
</operation>

<operation id="2510" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.12:1  %icmp_ln120_12 = icmp eq i4 %ker_i_0_12, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_12"/></StgValue>
</operation>

<operation id="2511" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.12:2  %empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2512" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.12:3  %add_ln120_12 = add i4 %ker_i_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln120_12"/></StgValue>
</operation>

<operation id="2513" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.12:4  br i1 %icmp_ln120_12, label %.preheader2.12.preheader, label %177

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="2514" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_12 = zext i4 %ker_i_0_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_12"/></StgValue>
</operation>

<operation id="2515" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_12 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_12

]]></Node>
<StgValue><ssdm name="weitotal_addr_12"/></StgValue>
</operation>

<operation id="2516" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_12 = load i32* %weitotal_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_12"/></StgValue>
</operation>

<operation id="2517" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.12.preheader:0  br label %.preheader2.12

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2518" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="2519" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_12 = load i32* %weitotal_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_12"/></StgValue>
</operation>

<operation id="2520" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_12 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_12

]]></Node>
<StgValue><ssdm name="kernel_addr_12"/></StgValue>
</operation>

<operation id="2521" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_12, i32* %kernel_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="2522" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.12

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2523" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.12:0  %i1_0_12 = phi i2 [ %add_ln125_12, %single_conv_test_label14_end12 ], [ 0, %.preheader2.12.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_12"/></StgValue>
</operation>

<operation id="2524" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.12:1  %count_0_12 = phi i5 [ %add_ln127_12, %single_conv_test_label14_end12 ], [ 0, %.preheader2.12.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_12"/></StgValue>
</operation>

<operation id="2525" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.12:2  %icmp_ln125_12 = icmp eq i2 %i1_0_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_12"/></StgValue>
</operation>

<operation id="2526" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.12:3  %empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="2527" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.12:4  %add_ln125_12 = add i2 %i1_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln125_12"/></StgValue>
</operation>

<operation id="2528" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.12:5  br i1 %icmp_ln125_12, label %.preheader1.12.preheader, label %single_conv_test_label14_begin12

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="2529" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin12:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="2530" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin12:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2531" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin12:2  %add_ln127_12 = add i5 %count_0_12, 8

]]></Node>
<StgValue><ssdm name="add_ln127_12"/></StgValue>
</operation>

<operation id="2532" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin12:3  %zext_ln132_48 = zext i2 %i1_0_12 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_48"/></StgValue>
</operation>

<operation id="2533" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin12:4  %tmp_114 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_12, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2534" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin12:5  %zext_ln132_49 = zext i4 %tmp_114 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_49"/></StgValue>
</operation>

<operation id="2535" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin12:6  %sub_ln132_12 = sub i5 %zext_ln132_49, %zext_ln132_48

]]></Node>
<StgValue><ssdm name="sub_ln132_12"/></StgValue>
</operation>

<operation id="2536" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin12:7  %tmp_115 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_12, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2537" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin12:8  %zext_ln127_12 = zext i5 %tmp_115 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_12"/></StgValue>
</operation>

<operation id="2538" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin12:9  br label %173

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2539" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.12.preheader:0  br label %.preheader1.12

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2540" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_12 = phi i4 [ 0, %single_conv_test_label14_begin12 ], [ %add_ln127_28, %174 ]

]]></Node>
<StgValue><ssdm name="j2_0_12"/></StgValue>
</operation>

<operation id="2541" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_12 = phi i5 [ %count_0_12, %single_conv_test_label14_begin12 ], [ %add_ln129_12, %174 ]

]]></Node>
<StgValue><ssdm name="count_1_12"/></StgValue>
</operation>

<operation id="2542" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_12 = icmp eq i4 %j2_0_12, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_12"/></StgValue>
</operation>

<operation id="2543" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="2544" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_28 = add i4 %j2_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln127_28"/></StgValue>
</operation>

<operation id="2545" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_12, label %single_conv_test_label14_end12, label %176

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2546" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_12 = add i5 %count_1_12, 1

]]></Node>
<StgValue><ssdm name="add_ln129_12"/></StgValue>
</operation>

<operation id="2547" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_12 = zext i5 %count_1_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_12"/></StgValue>
</operation>

<operation id="2548" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_64 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_12

]]></Node>
<StgValue><ssdm name="img_addr_64"/></StgValue>
</operation>

<operation id="2549" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_51 = load i32* %img_addr_64, align 4

]]></Node>
<StgValue><ssdm name="img_load_51"/></StgValue>
</operation>

<operation id="2550" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_12 = icmp ult i4 %j2_0_12, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_12"/></StgValue>
</operation>

<operation id="2551" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_50 = zext i4 %j2_0_12 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_50"/></StgValue>
</operation>

<operation id="2552" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_51 = zext i4 %j2_0_12 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_51"/></StgValue>
</operation>

<operation id="2553" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_12 = add i5 %sub_ln132_12, %zext_ln132_51

]]></Node>
<StgValue><ssdm name="add_ln132_12"/></StgValue>
</operation>

<operation id="2554" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_12 = sext i5 %add_ln132_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_12"/></StgValue>
</operation>

<operation id="2555" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_28 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_12

]]></Node>
<StgValue><ssdm name="cal_conv_addr_28"/></StgValue>
</operation>

<operation id="2556" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_12 = add i6 %zext_ln127_12, %zext_ln132_50

]]></Node>
<StgValue><ssdm name="add_ln133_12"/></StgValue>
</operation>

<operation id="2557" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_12 = zext i6 %add_ln133_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_12"/></StgValue>
</operation>

<operation id="2558" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_12 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_12

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_12"/></StgValue>
</operation>

<operation id="2559" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end12:0  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2560" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end12:1  br label %.preheader2.12

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2561" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="2562" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_51 = load i32* %img_addr_64, align 4

]]></Node>
<StgValue><ssdm name="img_load_51"/></StgValue>
</operation>

<operation id="2563" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_12, label %175, label %174

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="2564" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_51, i32* %cal_conv_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="2565" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %174

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="2566" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_51, i32* %conv_line_buffer_add_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2567" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2568" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.12:0  %i3_0_12 = phi i2 [ %add_ln143_12, %172 ], [ 0, %.preheader1.12.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_12"/></StgValue>
</operation>

<operation id="2569" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.12:1  %count_2_12 = phi i5 [ %add_ln144_12, %172 ], [ -16, %.preheader1.12.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_12"/></StgValue>
</operation>

<operation id="2570" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.12:2  %icmp_ln143_12 = icmp eq i2 %i3_0_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_12"/></StgValue>
</operation>

<operation id="2571" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.12:3  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2572" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.12:4  %add_ln143_12 = add i2 %i3_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln143_12"/></StgValue>
</operation>

<operation id="2573" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.12:5  br i1 %icmp_ln143_12, label %.preheader.12.preheader, label %172

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="2574" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_12 = add i5 %count_2_12, 1

]]></Node>
<StgValue><ssdm name="add_ln144_12"/></StgValue>
</operation>

<operation id="2575" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_24 = zext i5 %count_2_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_24"/></StgValue>
</operation>

<operation id="2576" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_63 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_24

]]></Node>
<StgValue><ssdm name="img_addr_63"/></StgValue>
</operation>

<operation id="2577" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_12 = load i32* %img_addr_63, align 4

]]></Node>
<StgValue><ssdm name="img_load_12"/></StgValue>
</operation>

<operation id="2578" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32">
<![CDATA[
.preheader.12.preheader:0  %out_1_12 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_12"/></StgValue>
</operation>

<operation id="2579" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32">
<![CDATA[
.preheader.12.preheader:1  %count_3_12 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_12"/></StgValue>
</operation>

<operation id="2580" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.12.preheader:2  store i32 19, i32* %count_3_12

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2581" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.12.preheader:3  store i32 %out_1_11_load, i32* %out_1_12

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2582" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0">
<![CDATA[
.preheader.12.preheader:4  br label %.preheader.12

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2583" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="2584" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_12 = load i32* %img_addr_63, align 4

]]></Node>
<StgValue><ssdm name="img_load_12"/></StgValue>
</operation>

<operation id="2585" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_40 = zext i2 %i3_0_12 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_40"/></StgValue>
</operation>

<operation id="2586" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_28 = add i4 %zext_ln144_40, 6

]]></Node>
<StgValue><ssdm name="add_ln144_28"/></StgValue>
</operation>

<operation id="2587" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_41 = zext i4 %add_ln144_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_41"/></StgValue>
</operation>

<operation id="2588" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_12 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_41

]]></Node>
<StgValue><ssdm name="cal_conv_addr_12"/></StgValue>
</operation>

<operation id="2589" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_12, i32* %cal_conv_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2590" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.12

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2591" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.12:0  %i4_0_12 = phi i3 [ %add_ln148_12, %single_conv_test_label17_end12 ], [ 0, %.preheader.12.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_12"/></StgValue>
</operation>

<operation id="2592" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.12:1  %out_1_12_load = load i32* %out_1_12

]]></Node>
<StgValue><ssdm name="out_1_12_load"/></StgValue>
</operation>

<operation id="2593" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.12:2  %icmp_ln148_12 = icmp eq i3 %i4_0_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_12"/></StgValue>
</operation>

<operation id="2594" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.12:3  %empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="2595" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.12:4  %add_ln148_12 = add i3 %i4_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln148_12"/></StgValue>
</operation>

<operation id="2596" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.12:5  br i1 %icmp_ln148_12, label %single_conv_test_label1112, label %single_conv_test_label17_begin12

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2597" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin12:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="2598" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin12:1  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2599" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin12:2  %tmp_116 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_12, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2600" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin12:3  %zext_ln171_37 = zext i6 %tmp_116 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_37"/></StgValue>
</operation>

<operation id="2601" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin12:4  %tmp_117 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_12, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2602" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin12:5  %zext_ln171_38 = zext i4 %tmp_117 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_38"/></StgValue>
</operation>

<operation id="2603" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin12:6  %sub_ln171_12 = sub i7 %zext_ln171_37, %zext_ln171_38

]]></Node>
<StgValue><ssdm name="sub_ln171_12"/></StgValue>
</operation>

<operation id="2604" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin12:7  br label %180

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2605" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label1112:0  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2606" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label1112:1  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2607" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label1112:2  br label %192

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2608" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_12 = phi i3 [ 0, %single_conv_test_label17_begin12 ], [ %add_ln150_12, %single_conv_test_label18_end12 ]

]]></Node>
<StgValue><ssdm name="j5_0_12"/></StgValue>
</operation>

<operation id="2609" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_12_load_1 = load i32* %out_1_12

]]></Node>
<StgValue><ssdm name="out_1_12_load_1"/></StgValue>
</operation>

<operation id="2610" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_12_load = load i32* %count_3_12

]]></Node>
<StgValue><ssdm name="count_3_12_load"/></StgValue>
</operation>

<operation id="2611" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_12 = icmp eq i3 %j5_0_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_12"/></StgValue>
</operation>

<operation id="2612" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="2613" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_12 = add i3 %j5_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln150_12"/></StgValue>
</operation>

<operation id="2614" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_12, label %single_conv_test_label17_end12, label %single_conv_test_label18_begin12

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2615" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin12:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="2616" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin12:1  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2617" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin12:2  %icmp_ln153_12 = icmp ult i3 %j5_0_12, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_12"/></StgValue>
</operation>

<operation id="2618" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin12:3  br i1 %icmp_ln153_12, label %181, label %183

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="2619" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_28 = add i32 %count_3_12_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_28"/></StgValue>
</operation>

<operation id="2620" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %182

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2621" st_id="254" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_12 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_12"/></StgValue>
</operation>

<operation id="2622" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_12 = add nsw i32 %count_3_12_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_12"/></StgValue>
</operation>

<operation id="2623" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="0"/>
<literal name="icmp_ln153_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_12, i32* %count_3_12

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2624" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end12:0  %empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="2625" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end12:1  br label %.preheader.12

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2626" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_12 = phi i32 [ %count_3_12_load, %183 ], [ %add_ln166_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="count_5_12"/></StgValue>
</operation>

<operation id="2627" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_12 = phi i32 [ %out_1_12_load_1, %183 ], [ %out_4_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="out_3_12"/></StgValue>
</operation>

<operation id="2628" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_12 = phi i2 [ 0, %183 ], [ %add_ln161_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="i17_0_12"/></StgValue>
</operation>

<operation id="2629" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_12 = icmp eq i2 %i17_0_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_12"/></StgValue>
</operation>

<operation id="2630" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="2631" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_12 = add i2 %i17_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln161_12"/></StgValue>
</operation>

<operation id="2632" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_12, label %single_conv_test_label18_end12.loopexit, label %184

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2633" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="2634" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_12 = icmp eq i2 %i17_0_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_12"/></StgValue>
</operation>

<operation id="2635" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_12, label %185, label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2636" st_id="255" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="0"/>
<literal name="icmp_ln163_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_11 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_11"/></StgValue>
</operation>

<operation id="2637" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end12.loopexit:0  store i32 %add_ln129_28, i32* %count_3_12

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2638" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end12.loopexit:1  br label %single_conv_test_label18_end12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2639" st_id="256" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_11 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_11"/></StgValue>
</operation>

<operation id="2640" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="2641" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12:1  %add_ln166_12 = add nsw i32 %count_5_12, 1

]]></Node>
<StgValue><ssdm name="add_ln166_12"/></StgValue>
</operation>

<operation id="2642" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.12:2  %sext_ln166_12 = sext i32 %count_5_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_12"/></StgValue>
</operation>

<operation id="2643" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:3  %img_addr_69 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_12

]]></Node>
<StgValue><ssdm name="img_addr_69"/></StgValue>
</operation>

<operation id="2644" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.12:4  %img_load_55 = load i32* %img_addr_69, align 4

]]></Node>
<StgValue><ssdm name="img_load_55"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2645" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.12:0  %out_4_12 = phi i32 [ %out_6_11, %185 ], [ %out_3_12, %184 ]

]]></Node>
<StgValue><ssdm name="out_4_12"/></StgValue>
</operation>

<operation id="2646" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.12:4  %img_load_55 = load i32* %img_addr_69, align 4

]]></Node>
<StgValue><ssdm name="img_load_55"/></StgValue>
</operation>

<operation id="2647" st_id="257" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.12:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_55)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2648" st_id="258" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.12:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_55)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="2649" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.12:6  br label %182

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2650" st_id="259" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_12 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_12"/></StgValue>
</operation>

<operation id="2651" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_12 = sext i32 %count_3_12_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_12"/></StgValue>
</operation>

<operation id="2652" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_66 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_12

]]></Node>
<StgValue><ssdm name="img_addr_66"/></StgValue>
</operation>

<operation id="2653" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_53 = load i32* %img_addr_66, align 4

]]></Node>
<StgValue><ssdm name="img_load_53"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2654" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_53 = load i32* %img_addr_66, align 4

]]></Node>
<StgValue><ssdm name="img_load_53"/></StgValue>
</operation>

<operation id="2655" st_id="260" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_53)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2656" st_id="261" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_53)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="2657" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end12

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="2658" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end12:1  %zext_ln171_39 = zext i3 %j5_0_12 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_39"/></StgValue>
</operation>

<operation id="2659" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end12:2  %add_ln171_27 = add i7 %sub_ln171_12, %zext_ln171_39

]]></Node>
<StgValue><ssdm name="add_ln171_27"/></StgValue>
</operation>

<operation id="2660" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end12:3  %sext_ln171_12 = sext i7 %add_ln171_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_12"/></StgValue>
</operation>

<operation id="2661" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end12:4  %conv_output_addr_13 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_12

]]></Node>
<StgValue><ssdm name="conv_output_addr_13"/></StgValue>
</operation>

<operation id="2662" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end12:5  %conv_output_load_12 = load i32* %conv_output_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_12"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2663" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end12:0  %out_5_12 = phi i32 [ %out_12, %181 ], [ %out_3_12, %single_conv_test_label18_end12.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_12"/></StgValue>
</operation>

<operation id="2664" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end12:5  %conv_output_load_12 = load i32* %conv_output_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_12"/></StgValue>
</operation>

<operation id="2665" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end12:6  %add_ln171_12 = add nsw i32 %out_5_12, %conv_output_load_12

]]></Node>
<StgValue><ssdm name="add_ln171_12"/></StgValue>
</operation>

<operation id="2666" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end12:9  store i32 %out_5_12, i32* %out_1_12

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2667" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end12:7  store i32 %add_ln171_12, i32* %conv_output_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2668" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end12:8  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="2669" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end12:10  br label %180

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2670" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_13 = phi i7 [ 0, %single_conv_test_label1112 ], [ %add_ln117_13, %193 ]

]]></Node>
<StgValue><ssdm name="img_i_0_13"/></StgValue>
</operation>

<operation id="2671" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln117_3 = zext i7 %img_i_0_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln117_3"/></StgValue>
</operation>

<operation id="2672" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln117_13 = icmp eq i7 %img_i_0_13, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_13"/></StgValue>
</operation>

<operation id="2673" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="2674" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln117_13 = add i7 %img_i_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln117_13"/></StgValue>
</operation>

<operation id="2675" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln117_13, label %.preheader3.13.preheader, label %193

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="2676" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln118_3 = add i9 %zext_ln117_3, -192

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="2677" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="10" op_0_bw="9">
<![CDATA[
:2  %sext_ln118_4 = sext i9 %add_ln118_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln118_4"/></StgValue>
</operation>

<operation id="2678" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln118_25 = zext i10 %sext_ln118_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_25"/></StgValue>
</operation>

<operation id="2679" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_13 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_25

]]></Node>
<StgValue><ssdm name="imgtotal_addr_13"/></StgValue>
</operation>

<operation id="2680" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_13 = load i32* %imgtotal_addr_13, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_13"/></StgValue>
</operation>

<operation id="2681" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.13.preheader:0  br label %.preheader3.13

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2682" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="2683" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_13 = load i32* %imgtotal_addr_13, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_13"/></StgValue>
</operation>

<operation id="2684" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_26 = zext i7 %img_i_0_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_26"/></StgValue>
</operation>

<operation id="2685" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_13 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_26

]]></Node>
<StgValue><ssdm name="img_addr_13"/></StgValue>
</operation>

<operation id="2686" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_13, i32* %img_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2687" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %192

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2688" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.13:0  %ker_i_0_13 = phi i4 [ %add_ln120_13, %191 ], [ 0, %.preheader3.13.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_13"/></StgValue>
</operation>

<operation id="2689" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.13:1  %icmp_ln120_13 = icmp eq i4 %ker_i_0_13, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_13"/></StgValue>
</operation>

<operation id="2690" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.13:2  %empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="2691" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.13:3  %add_ln120_13 = add i4 %ker_i_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln120_13"/></StgValue>
</operation>

<operation id="2692" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.13:4  br i1 %icmp_ln120_13, label %.preheader2.13.preheader, label %191

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="2693" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_13 = zext i4 %ker_i_0_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_13"/></StgValue>
</operation>

<operation id="2694" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_13 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_13

]]></Node>
<StgValue><ssdm name="weitotal_addr_13"/></StgValue>
</operation>

<operation id="2695" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_13 = load i32* %weitotal_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_13"/></StgValue>
</operation>

<operation id="2696" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.13.preheader:0  br label %.preheader2.13

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2697" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="2698" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_13 = load i32* %weitotal_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_13"/></StgValue>
</operation>

<operation id="2699" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_13 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_13

]]></Node>
<StgValue><ssdm name="kernel_addr_13"/></StgValue>
</operation>

<operation id="2700" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_13, i32* %kernel_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="2701" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.13

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2702" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.13:0  %i1_0_13 = phi i2 [ %add_ln125_13, %single_conv_test_label14_end13 ], [ 0, %.preheader2.13.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_13"/></StgValue>
</operation>

<operation id="2703" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.13:1  %count_0_13 = phi i5 [ %add_ln127_13, %single_conv_test_label14_end13 ], [ 0, %.preheader2.13.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_13"/></StgValue>
</operation>

<operation id="2704" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.13:2  %icmp_ln125_13 = icmp eq i2 %i1_0_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_13"/></StgValue>
</operation>

<operation id="2705" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.13:3  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="2706" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.13:4  %add_ln125_13 = add i2 %i1_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln125_13"/></StgValue>
</operation>

<operation id="2707" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.13:5  br i1 %icmp_ln125_13, label %.preheader1.13.preheader, label %single_conv_test_label14_begin13

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="2708" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin13:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="2709" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin13:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2710" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin13:2  %add_ln127_13 = add i5 %count_0_13, 8

]]></Node>
<StgValue><ssdm name="add_ln127_13"/></StgValue>
</operation>

<operation id="2711" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin13:3  %zext_ln132_52 = zext i2 %i1_0_13 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_52"/></StgValue>
</operation>

<operation id="2712" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin13:4  %tmp_118 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_13, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2713" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin13:5  %zext_ln132_53 = zext i4 %tmp_118 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_53"/></StgValue>
</operation>

<operation id="2714" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin13:6  %sub_ln132_13 = sub i5 %zext_ln132_53, %zext_ln132_52

]]></Node>
<StgValue><ssdm name="sub_ln132_13"/></StgValue>
</operation>

<operation id="2715" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin13:7  %tmp_119 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_13, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2716" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin13:8  %zext_ln127_13 = zext i5 %tmp_119 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_13"/></StgValue>
</operation>

<operation id="2717" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin13:9  br label %187

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2718" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.13.preheader:0  br label %.preheader1.13

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2719" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_13 = phi i4 [ 0, %single_conv_test_label14_begin13 ], [ %add_ln127_29, %188 ]

]]></Node>
<StgValue><ssdm name="j2_0_13"/></StgValue>
</operation>

<operation id="2720" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_13 = phi i5 [ %count_0_13, %single_conv_test_label14_begin13 ], [ %add_ln129_13, %188 ]

]]></Node>
<StgValue><ssdm name="count_1_13"/></StgValue>
</operation>

<operation id="2721" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_13 = icmp eq i4 %j2_0_13, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_13"/></StgValue>
</operation>

<operation id="2722" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="2723" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_29 = add i4 %j2_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln127_29"/></StgValue>
</operation>

<operation id="2724" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_13, label %single_conv_test_label14_end13, label %190

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2725" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_13 = add i5 %count_1_13, 1

]]></Node>
<StgValue><ssdm name="add_ln129_13"/></StgValue>
</operation>

<operation id="2726" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_13 = zext i5 %count_1_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_13"/></StgValue>
</operation>

<operation id="2727" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_68 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_13

]]></Node>
<StgValue><ssdm name="img_addr_68"/></StgValue>
</operation>

<operation id="2728" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_54 = load i32* %img_addr_68, align 4

]]></Node>
<StgValue><ssdm name="img_load_54"/></StgValue>
</operation>

<operation id="2729" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_13 = icmp ult i4 %j2_0_13, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_13"/></StgValue>
</operation>

<operation id="2730" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_54 = zext i4 %j2_0_13 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_54"/></StgValue>
</operation>

<operation id="2731" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_55 = zext i4 %j2_0_13 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_55"/></StgValue>
</operation>

<operation id="2732" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_13 = add i5 %sub_ln132_13, %zext_ln132_55

]]></Node>
<StgValue><ssdm name="add_ln132_13"/></StgValue>
</operation>

<operation id="2733" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_13 = sext i5 %add_ln132_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_13"/></StgValue>
</operation>

<operation id="2734" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_29 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_13

]]></Node>
<StgValue><ssdm name="cal_conv_addr_29"/></StgValue>
</operation>

<operation id="2735" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_13 = add i6 %zext_ln127_13, %zext_ln132_54

]]></Node>
<StgValue><ssdm name="add_ln133_13"/></StgValue>
</operation>

<operation id="2736" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_13 = zext i6 %add_ln133_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_13"/></StgValue>
</operation>

<operation id="2737" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_13 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_13"/></StgValue>
</operation>

<operation id="2738" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end13:0  %empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="2739" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end13:1  br label %.preheader2.13

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2740" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="2741" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_54 = load i32* %img_addr_68, align 4

]]></Node>
<StgValue><ssdm name="img_load_54"/></StgValue>
</operation>

<operation id="2742" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_13, label %189, label %188

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="2743" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_54, i32* %cal_conv_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="2744" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %188

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="2745" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_54, i32* %conv_line_buffer_add_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2746" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %187

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2747" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.13:0  %i3_0_13 = phi i2 [ %add_ln143_13, %186 ], [ 0, %.preheader1.13.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_13"/></StgValue>
</operation>

<operation id="2748" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.13:1  %count_2_13 = phi i5 [ %add_ln144_13, %186 ], [ -16, %.preheader1.13.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_13"/></StgValue>
</operation>

<operation id="2749" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.13:2  %icmp_ln143_13 = icmp eq i2 %i3_0_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_13"/></StgValue>
</operation>

<operation id="2750" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.13:3  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="2751" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.13:4  %add_ln143_13 = add i2 %i3_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln143_13"/></StgValue>
</operation>

<operation id="2752" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.13:5  br i1 %icmp_ln143_13, label %.preheader.13.preheader, label %186

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="2753" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_13 = add i5 %count_2_13, 1

]]></Node>
<StgValue><ssdm name="add_ln144_13"/></StgValue>
</operation>

<operation id="2754" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_26 = zext i5 %count_2_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_26"/></StgValue>
</operation>

<operation id="2755" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_67 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_26

]]></Node>
<StgValue><ssdm name="img_addr_67"/></StgValue>
</operation>

<operation id="2756" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_13 = load i32* %img_addr_67, align 4

]]></Node>
<StgValue><ssdm name="img_load_13"/></StgValue>
</operation>

<operation id="2757" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="32">
<![CDATA[
.preheader.13.preheader:0  %out_1_13 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_13"/></StgValue>
</operation>

<operation id="2758" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32">
<![CDATA[
.preheader.13.preheader:1  %count_3_13 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_13"/></StgValue>
</operation>

<operation id="2759" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.13.preheader:2  store i32 19, i32* %count_3_13

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2760" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.13.preheader:3  store i32 %out_1_12_load, i32* %out_1_13

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2761" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="0" op_0_bw="0">
<![CDATA[
.preheader.13.preheader:4  br label %.preheader.13

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2762" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="2763" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_13 = load i32* %img_addr_67, align 4

]]></Node>
<StgValue><ssdm name="img_load_13"/></StgValue>
</operation>

<operation id="2764" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_42 = zext i2 %i3_0_13 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_42"/></StgValue>
</operation>

<operation id="2765" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_29 = add i4 %zext_ln144_42, 6

]]></Node>
<StgValue><ssdm name="add_ln144_29"/></StgValue>
</operation>

<operation id="2766" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_43 = zext i4 %add_ln144_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_43"/></StgValue>
</operation>

<operation id="2767" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_13 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_43

]]></Node>
<StgValue><ssdm name="cal_conv_addr_13"/></StgValue>
</operation>

<operation id="2768" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_13, i32* %cal_conv_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2769" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.13

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2770" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.13:0  %i4_0_13 = phi i3 [ %add_ln148_13, %single_conv_test_label17_end13 ], [ 0, %.preheader.13.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_13"/></StgValue>
</operation>

<operation id="2771" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.13:1  %out_1_13_load = load i32* %out_1_13

]]></Node>
<StgValue><ssdm name="out_1_13_load"/></StgValue>
</operation>

<operation id="2772" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.13:2  %icmp_ln148_13 = icmp eq i3 %i4_0_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_13"/></StgValue>
</operation>

<operation id="2773" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.13:3  %empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="2774" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.13:4  %add_ln148_13 = add i3 %i4_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln148_13"/></StgValue>
</operation>

<operation id="2775" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.13:5  br i1 %icmp_ln148_13, label %single_conv_test_label1113, label %single_conv_test_label17_begin13

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2776" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin13:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="2777" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin13:1  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2778" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin13:2  %tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_13, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2779" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin13:3  %zext_ln171_40 = zext i6 %tmp_120 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_40"/></StgValue>
</operation>

<operation id="2780" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin13:4  %tmp_121 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_13, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2781" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin13:5  %zext_ln171_41 = zext i4 %tmp_121 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_41"/></StgValue>
</operation>

<operation id="2782" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin13:6  %sub_ln171_13 = sub i7 %zext_ln171_40, %zext_ln171_41

]]></Node>
<StgValue><ssdm name="sub_ln171_13"/></StgValue>
</operation>

<operation id="2783" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin13:7  br label %194

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2784" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label1113:0  %empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="2785" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label1113:1  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2786" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label1113:2  br label %206

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2787" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_13 = phi i3 [ 0, %single_conv_test_label17_begin13 ], [ %add_ln150_13, %single_conv_test_label18_end13 ]

]]></Node>
<StgValue><ssdm name="j5_0_13"/></StgValue>
</operation>

<operation id="2788" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_13_load_1 = load i32* %out_1_13

]]></Node>
<StgValue><ssdm name="out_1_13_load_1"/></StgValue>
</operation>

<operation id="2789" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_13_load = load i32* %count_3_13

]]></Node>
<StgValue><ssdm name="count_3_13_load"/></StgValue>
</operation>

<operation id="2790" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_13 = icmp eq i3 %j5_0_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_13"/></StgValue>
</operation>

<operation id="2791" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="2792" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_13 = add i3 %j5_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln150_13"/></StgValue>
</operation>

<operation id="2793" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_13, label %single_conv_test_label17_end13, label %single_conv_test_label18_begin13

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2794" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin13:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="2795" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin13:1  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2796" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin13:2  %icmp_ln153_13 = icmp ult i3 %j5_0_13, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_13"/></StgValue>
</operation>

<operation id="2797" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin13:3  br i1 %icmp_ln153_13, label %195, label %197

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="2798" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_29 = add i32 %count_3_13_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_29"/></StgValue>
</operation>

<operation id="2799" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %196

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2800" st_id="274" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_13 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_13"/></StgValue>
</operation>

<operation id="2801" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_13 = add nsw i32 %count_3_13_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_13"/></StgValue>
</operation>

<operation id="2802" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="0"/>
<literal name="icmp_ln153_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_13, i32* %count_3_13

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2803" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end13:0  %empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_55) nounwind

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="2804" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end13:1  br label %.preheader.13

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2805" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_13 = phi i32 [ %count_3_13_load, %197 ], [ %add_ln166_13, %._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="count_5_13"/></StgValue>
</operation>

<operation id="2806" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_13 = phi i32 [ %out_1_13_load_1, %197 ], [ %out_4_13, %._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="out_3_13"/></StgValue>
</operation>

<operation id="2807" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_13 = phi i2 [ 0, %197 ], [ %add_ln161_13, %._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="i17_0_13"/></StgValue>
</operation>

<operation id="2808" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_13 = icmp eq i2 %i17_0_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_13"/></StgValue>
</operation>

<operation id="2809" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="2810" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_13 = add i2 %i17_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln161_13"/></StgValue>
</operation>

<operation id="2811" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_13, label %single_conv_test_label18_end13.loopexit, label %198

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2812" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="2813" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_13 = icmp eq i2 %i17_0_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_13"/></StgValue>
</operation>

<operation id="2814" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_13, label %199, label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2815" st_id="275" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="0"/>
<literal name="icmp_ln163_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_12 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_12"/></StgValue>
</operation>

<operation id="2816" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end13.loopexit:0  store i32 %add_ln129_29, i32* %count_3_13

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2817" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end13.loopexit:1  br label %single_conv_test_label18_end13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2818" st_id="276" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_12 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_12"/></StgValue>
</operation>

<operation id="2819" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="2820" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.13:1  %add_ln166_13 = add nsw i32 %count_5_13, 1

]]></Node>
<StgValue><ssdm name="add_ln166_13"/></StgValue>
</operation>

<operation id="2821" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.13:2  %sext_ln166_13 = sext i32 %count_5_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_13"/></StgValue>
</operation>

<operation id="2822" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:3  %img_addr_73 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_13

]]></Node>
<StgValue><ssdm name="img_addr_73"/></StgValue>
</operation>

<operation id="2823" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.13:4  %img_load_58 = load i32* %img_addr_73, align 4

]]></Node>
<StgValue><ssdm name="img_load_58"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2824" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.13:0  %out_4_13 = phi i32 [ %out_6_12, %199 ], [ %out_3_13, %198 ]

]]></Node>
<StgValue><ssdm name="out_4_13"/></StgValue>
</operation>

<operation id="2825" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.13:4  %img_load_58 = load i32* %img_addr_73, align 4

]]></Node>
<StgValue><ssdm name="img_load_58"/></StgValue>
</operation>

<operation id="2826" st_id="277" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.13:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_58)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2827" st_id="278" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.13:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_58)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="2828" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.13:6  br label %196

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2829" st_id="279" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_13 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_13"/></StgValue>
</operation>

<operation id="2830" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_13 = sext i32 %count_3_13_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_13"/></StgValue>
</operation>

<operation id="2831" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_70 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_13

]]></Node>
<StgValue><ssdm name="img_addr_70"/></StgValue>
</operation>

<operation id="2832" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_56 = load i32* %img_addr_70, align 4

]]></Node>
<StgValue><ssdm name="img_load_56"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2833" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_56 = load i32* %img_addr_70, align 4

]]></Node>
<StgValue><ssdm name="img_load_56"/></StgValue>
</operation>

<operation id="2834" st_id="280" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_56)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2835" st_id="281" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_56)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="2836" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end13

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="2837" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end13:1  %zext_ln171_42 = zext i3 %j5_0_13 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_42"/></StgValue>
</operation>

<operation id="2838" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end13:2  %add_ln171_28 = add i7 %sub_ln171_13, %zext_ln171_42

]]></Node>
<StgValue><ssdm name="add_ln171_28"/></StgValue>
</operation>

<operation id="2839" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end13:3  %sext_ln171_13 = sext i7 %add_ln171_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_13"/></StgValue>
</operation>

<operation id="2840" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end13:4  %conv_output_addr_14 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_13

]]></Node>
<StgValue><ssdm name="conv_output_addr_14"/></StgValue>
</operation>

<operation id="2841" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end13:5  %conv_output_load_13 = load i32* %conv_output_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_13"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2842" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end13:0  %out_5_13 = phi i32 [ %out_13, %195 ], [ %out_3_13, %single_conv_test_label18_end13.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_13"/></StgValue>
</operation>

<operation id="2843" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end13:5  %conv_output_load_13 = load i32* %conv_output_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_13"/></StgValue>
</operation>

<operation id="2844" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end13:6  %add_ln171_13 = add nsw i32 %out_5_13, %conv_output_load_13

]]></Node>
<StgValue><ssdm name="add_ln171_13"/></StgValue>
</operation>

<operation id="2845" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end13:9  store i32 %out_5_13, i32* %out_1_13

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2846" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end13:7  store i32 %add_ln171_13, i32* %conv_output_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2847" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end13:8  %empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="2848" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end13:10  br label %194

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2849" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_14 = phi i7 [ 0, %single_conv_test_label1113 ], [ %add_ln117_14, %207 ]

]]></Node>
<StgValue><ssdm name="img_i_0_14"/></StgValue>
</operation>

<operation id="2850" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_14 = icmp eq i7 %img_i_0_14, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_14"/></StgValue>
</operation>

<operation id="2851" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="2852" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_14 = add i7 %img_i_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln117_14"/></StgValue>
</operation>

<operation id="2853" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_14, label %.preheader3.14.preheader, label %207

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="2854" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:1  %or_ln118_6 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %img_i_0_14)

]]></Node>
<StgValue><ssdm name="or_ln118_6"/></StgValue>
</operation>

<operation id="2855" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="10" op_0_bw="8">
<![CDATA[
:2  %sext_ln118_5 = sext i8 %or_ln118_6 to i10

]]></Node>
<StgValue><ssdm name="sext_ln118_5"/></StgValue>
</operation>

<operation id="2856" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln118_27 = zext i10 %sext_ln118_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_27"/></StgValue>
</operation>

<operation id="2857" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_14 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_27

]]></Node>
<StgValue><ssdm name="imgtotal_addr_14"/></StgValue>
</operation>

<operation id="2858" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_14 = load i32* %imgtotal_addr_14, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_14"/></StgValue>
</operation>

<operation id="2859" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.14.preheader:0  br label %.preheader3.14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2860" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="2861" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_14 = load i32* %imgtotal_addr_14, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_14"/></StgValue>
</operation>

<operation id="2862" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_28 = zext i7 %img_i_0_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_28"/></StgValue>
</operation>

<operation id="2863" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_14 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_28

]]></Node>
<StgValue><ssdm name="img_addr_14"/></StgValue>
</operation>

<operation id="2864" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_14, i32* %img_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2865" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %206

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2866" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.14:0  %ker_i_0_14 = phi i4 [ %add_ln120_14, %205 ], [ 0, %.preheader3.14.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_14"/></StgValue>
</operation>

<operation id="2867" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.14:1  %icmp_ln120_14 = icmp eq i4 %ker_i_0_14, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_14"/></StgValue>
</operation>

<operation id="2868" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.14:2  %empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="2869" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.14:3  %add_ln120_14 = add i4 %ker_i_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln120_14"/></StgValue>
</operation>

<operation id="2870" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.14:4  br i1 %icmp_ln120_14, label %.preheader2.14.preheader, label %205

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="2871" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_14 = zext i4 %ker_i_0_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_14"/></StgValue>
</operation>

<operation id="2872" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_14 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_14

]]></Node>
<StgValue><ssdm name="weitotal_addr_14"/></StgValue>
</operation>

<operation id="2873" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_14 = load i32* %weitotal_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_14"/></StgValue>
</operation>

<operation id="2874" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.14.preheader:0  br label %.preheader2.14

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2875" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="2876" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_14 = load i32* %weitotal_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_14"/></StgValue>
</operation>

<operation id="2877" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_14 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_14

]]></Node>
<StgValue><ssdm name="kernel_addr_14"/></StgValue>
</operation>

<operation id="2878" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_14, i32* %kernel_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="2879" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2880" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.14:0  %i1_0_14 = phi i2 [ %add_ln125_14, %single_conv_test_label14_end14 ], [ 0, %.preheader2.14.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_14"/></StgValue>
</operation>

<operation id="2881" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.14:1  %count_0_14 = phi i5 [ %add_ln127_14, %single_conv_test_label14_end14 ], [ 0, %.preheader2.14.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_14"/></StgValue>
</operation>

<operation id="2882" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.14:2  %icmp_ln125_14 = icmp eq i2 %i1_0_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_14"/></StgValue>
</operation>

<operation id="2883" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.14:3  %empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="2884" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.14:4  %add_ln125_14 = add i2 %i1_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln125_14"/></StgValue>
</operation>

<operation id="2885" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.14:5  br i1 %icmp_ln125_14, label %.preheader1.14.preheader, label %single_conv_test_label14_begin14

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="2886" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin14:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="2887" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin14:1  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2888" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin14:2  %add_ln127_14 = add i5 %count_0_14, 8

]]></Node>
<StgValue><ssdm name="add_ln127_14"/></StgValue>
</operation>

<operation id="2889" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin14:3  %zext_ln132_56 = zext i2 %i1_0_14 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_56"/></StgValue>
</operation>

<operation id="2890" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin14:4  %tmp_122 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_14, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2891" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin14:5  %zext_ln132_57 = zext i4 %tmp_122 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_57"/></StgValue>
</operation>

<operation id="2892" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin14:6  %sub_ln132_14 = sub i5 %zext_ln132_57, %zext_ln132_56

]]></Node>
<StgValue><ssdm name="sub_ln132_14"/></StgValue>
</operation>

<operation id="2893" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin14:7  %tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_14, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2894" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin14:8  %zext_ln127_14 = zext i5 %tmp_123 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_14"/></StgValue>
</operation>

<operation id="2895" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin14:9  br label %201

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2896" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.14.preheader:0  br label %.preheader1.14

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2897" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_14 = phi i4 [ 0, %single_conv_test_label14_begin14 ], [ %add_ln127_30, %202 ]

]]></Node>
<StgValue><ssdm name="j2_0_14"/></StgValue>
</operation>

<operation id="2898" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_14 = phi i5 [ %count_0_14, %single_conv_test_label14_begin14 ], [ %add_ln129_14, %202 ]

]]></Node>
<StgValue><ssdm name="count_1_14"/></StgValue>
</operation>

<operation id="2899" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_14 = icmp eq i4 %j2_0_14, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_14"/></StgValue>
</operation>

<operation id="2900" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="2901" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_30 = add i4 %j2_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln127_30"/></StgValue>
</operation>

<operation id="2902" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_14, label %single_conv_test_label14_end14, label %204

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2903" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_14 = add i5 %count_1_14, 1

]]></Node>
<StgValue><ssdm name="add_ln129_14"/></StgValue>
</operation>

<operation id="2904" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_14 = zext i5 %count_1_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_14"/></StgValue>
</operation>

<operation id="2905" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_72 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_14

]]></Node>
<StgValue><ssdm name="img_addr_72"/></StgValue>
</operation>

<operation id="2906" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_57 = load i32* %img_addr_72, align 4

]]></Node>
<StgValue><ssdm name="img_load_57"/></StgValue>
</operation>

<operation id="2907" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_14 = icmp ult i4 %j2_0_14, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_14"/></StgValue>
</operation>

<operation id="2908" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_58 = zext i4 %j2_0_14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_58"/></StgValue>
</operation>

<operation id="2909" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_59 = zext i4 %j2_0_14 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_59"/></StgValue>
</operation>

<operation id="2910" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_14 = add i5 %sub_ln132_14, %zext_ln132_59

]]></Node>
<StgValue><ssdm name="add_ln132_14"/></StgValue>
</operation>

<operation id="2911" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_14 = sext i5 %add_ln132_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_14"/></StgValue>
</operation>

<operation id="2912" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_30 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_14

]]></Node>
<StgValue><ssdm name="cal_conv_addr_30"/></StgValue>
</operation>

<operation id="2913" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_14 = add i6 %zext_ln127_14, %zext_ln132_58

]]></Node>
<StgValue><ssdm name="add_ln133_14"/></StgValue>
</operation>

<operation id="2914" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_14 = zext i6 %add_ln133_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_14"/></StgValue>
</operation>

<operation id="2915" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_14 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_14

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_14"/></StgValue>
</operation>

<operation id="2916" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end14:0  %empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="2917" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end14:1  br label %.preheader2.14

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2918" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="2919" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_57 = load i32* %img_addr_72, align 4

]]></Node>
<StgValue><ssdm name="img_load_57"/></StgValue>
</operation>

<operation id="2920" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_14, label %203, label %202

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="2921" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_57, i32* %cal_conv_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="2922" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %202

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="2923" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_57, i32* %conv_line_buffer_add_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2924" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %201

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2925" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.14:0  %i3_0_14 = phi i2 [ %add_ln143_14, %200 ], [ 0, %.preheader1.14.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_14"/></StgValue>
</operation>

<operation id="2926" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.14:1  %count_2_14 = phi i5 [ %add_ln144_14, %200 ], [ -16, %.preheader1.14.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_14"/></StgValue>
</operation>

<operation id="2927" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.14:2  %icmp_ln143_14 = icmp eq i2 %i3_0_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_14"/></StgValue>
</operation>

<operation id="2928" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.14:3  %empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="2929" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.14:4  %add_ln143_14 = add i2 %i3_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln143_14"/></StgValue>
</operation>

<operation id="2930" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.14:5  br i1 %icmp_ln143_14, label %.preheader.14.preheader, label %200

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="2931" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_14 = add i5 %count_2_14, 1

]]></Node>
<StgValue><ssdm name="add_ln144_14"/></StgValue>
</operation>

<operation id="2932" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_28 = zext i5 %count_2_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_28"/></StgValue>
</operation>

<operation id="2933" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_71 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_28

]]></Node>
<StgValue><ssdm name="img_addr_71"/></StgValue>
</operation>

<operation id="2934" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_14 = load i32* %img_addr_71, align 4

]]></Node>
<StgValue><ssdm name="img_load_14"/></StgValue>
</operation>

<operation id="2935" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32">
<![CDATA[
.preheader.14.preheader:0  %out_1_14 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_14"/></StgValue>
</operation>

<operation id="2936" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32">
<![CDATA[
.preheader.14.preheader:1  %count_3_14 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_14"/></StgValue>
</operation>

<operation id="2937" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14.preheader:2  store i32 19, i32* %count_3_14

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2938" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14.preheader:3  store i32 %out_1_13_load, i32* %out_1_14

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="2939" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="0">
<![CDATA[
.preheader.14.preheader:4  br label %.preheader.14

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2940" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="2941" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_14 = load i32* %img_addr_71, align 4

]]></Node>
<StgValue><ssdm name="img_load_14"/></StgValue>
</operation>

<operation id="2942" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_44 = zext i2 %i3_0_14 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_44"/></StgValue>
</operation>

<operation id="2943" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_30 = add i4 %zext_ln144_44, 6

]]></Node>
<StgValue><ssdm name="add_ln144_30"/></StgValue>
</operation>

<operation id="2944" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_45 = zext i4 %add_ln144_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_45"/></StgValue>
</operation>

<operation id="2945" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_14 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_45

]]></Node>
<StgValue><ssdm name="cal_conv_addr_14"/></StgValue>
</operation>

<operation id="2946" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_14, i32* %cal_conv_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2947" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.14

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2948" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.14:0  %i4_0_14 = phi i3 [ %add_ln148_14, %single_conv_test_label17_end14 ], [ 0, %.preheader.14.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_14"/></StgValue>
</operation>

<operation id="2949" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.14:1  %out_1_14_load = load i32* %out_1_14

]]></Node>
<StgValue><ssdm name="out_1_14_load"/></StgValue>
</operation>

<operation id="2950" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.14:2  %icmp_ln148_14 = icmp eq i3 %i4_0_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_14"/></StgValue>
</operation>

<operation id="2951" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.14:3  %empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="2952" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.14:4  %add_ln148_14 = add i3 %i4_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln148_14"/></StgValue>
</operation>

<operation id="2953" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.14:5  br i1 %icmp_ln148_14, label %single_conv_test_label1114, label %single_conv_test_label17_begin14

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2954" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin14:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="2955" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin14:1  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2956" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin14:2  %tmp_124 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_14, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2957" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin14:3  %zext_ln171_43 = zext i6 %tmp_124 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_43"/></StgValue>
</operation>

<operation id="2958" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin14:4  %tmp_125 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2959" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin14:5  %zext_ln171_44 = zext i4 %tmp_125 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_44"/></StgValue>
</operation>

<operation id="2960" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin14:6  %sub_ln171_14 = sub i7 %zext_ln171_43, %zext_ln171_44

]]></Node>
<StgValue><ssdm name="sub_ln171_14"/></StgValue>
</operation>

<operation id="2961" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin14:7  br label %208

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2962" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label1114:0  %empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="2963" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label1114:1  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2964" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label1114:2  br label %220

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2965" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_14 = phi i3 [ 0, %single_conv_test_label17_begin14 ], [ %add_ln150_14, %single_conv_test_label18_end14 ]

]]></Node>
<StgValue><ssdm name="j5_0_14"/></StgValue>
</operation>

<operation id="2966" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_14_load_1 = load i32* %out_1_14

]]></Node>
<StgValue><ssdm name="out_1_14_load_1"/></StgValue>
</operation>

<operation id="2967" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_14_load = load i32* %count_3_14

]]></Node>
<StgValue><ssdm name="count_3_14_load"/></StgValue>
</operation>

<operation id="2968" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln150_14 = icmp eq i3 %j5_0_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_14"/></StgValue>
</operation>

<operation id="2969" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="2970" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %add_ln150_14 = add i3 %j5_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln150_14"/></StgValue>
</operation>

<operation id="2971" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln150_14, label %single_conv_test_label17_end14, label %single_conv_test_label18_begin14

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="2972" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin14:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="2973" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin14:1  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2974" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin14:2  %icmp_ln153_14 = icmp ult i3 %j5_0_14, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_14"/></StgValue>
</operation>

<operation id="2975" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin14:3  br i1 %icmp_ln153_14, label %209, label %211

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="2976" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_30 = add i32 %count_3_14_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_30"/></StgValue>
</operation>

<operation id="2977" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %210

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2978" st_id="294" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_14 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_14"/></StgValue>
</operation>

<operation id="2979" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_14 = add nsw i32 %count_3_14_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_14"/></StgValue>
</operation>

<operation id="2980" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="0"/>
<literal name="icmp_ln153_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_14, i32* %count_3_14

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2981" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end14:0  %empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_59) nounwind

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="2982" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end14:1  br label %.preheader.14

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2983" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_14 = phi i32 [ %count_3_14_load, %211 ], [ %add_ln166_14, %._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="count_5_14"/></StgValue>
</operation>

<operation id="2984" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_14 = phi i32 [ %out_1_14_load_1, %211 ], [ %out_4_14, %._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="out_3_14"/></StgValue>
</operation>

<operation id="2985" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_14 = phi i2 [ 0, %211 ], [ %add_ln161_14, %._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="i17_0_14"/></StgValue>
</operation>

<operation id="2986" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_14 = icmp eq i2 %i17_0_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_14"/></StgValue>
</operation>

<operation id="2987" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="2988" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_14 = add i2 %i17_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln161_14"/></StgValue>
</operation>

<operation id="2989" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_14, label %single_conv_test_label18_end14.loopexit, label %212

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="2990" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="2991" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_14 = icmp eq i2 %i17_0_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_14"/></StgValue>
</operation>

<operation id="2992" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_14, label %213, label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2993" st_id="295" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="0"/>
<literal name="icmp_ln163_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_13 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_13"/></StgValue>
</operation>

<operation id="2994" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end14.loopexit:0  store i32 %add_ln129_30, i32* %count_3_14

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2995" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end14.loopexit:1  br label %single_conv_test_label18_end14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2996" st_id="296" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_13 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_13"/></StgValue>
</operation>

<operation id="2997" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="2998" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.14:1  %add_ln166_14 = add nsw i32 %count_5_14, 1

]]></Node>
<StgValue><ssdm name="add_ln166_14"/></StgValue>
</operation>

<operation id="2999" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.14:2  %sext_ln166_14 = sext i32 %count_5_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_14"/></StgValue>
</operation>

<operation id="3000" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:3  %img_addr_77 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_14

]]></Node>
<StgValue><ssdm name="img_addr_77"/></StgValue>
</operation>

<operation id="3001" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.14:4  %img_load_61 = load i32* %img_addr_77, align 4

]]></Node>
<StgValue><ssdm name="img_load_61"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3002" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.14:0  %out_4_14 = phi i32 [ %out_6_13, %213 ], [ %out_3_14, %212 ]

]]></Node>
<StgValue><ssdm name="out_4_14"/></StgValue>
</operation>

<operation id="3003" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.14:4  %img_load_61 = load i32* %img_addr_77, align 4

]]></Node>
<StgValue><ssdm name="img_load_61"/></StgValue>
</operation>

<operation id="3004" st_id="297" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.14:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_61)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3005" st_id="298" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.14:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_61)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="3006" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.14:6  br label %210

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3007" st_id="299" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_14 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_14"/></StgValue>
</operation>

<operation id="3008" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_14 = sext i32 %count_3_14_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_14"/></StgValue>
</operation>

<operation id="3009" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_74 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_14

]]></Node>
<StgValue><ssdm name="img_addr_74"/></StgValue>
</operation>

<operation id="3010" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_59 = load i32* %img_addr_74, align 4

]]></Node>
<StgValue><ssdm name="img_load_59"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3011" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_59 = load i32* %img_addr_74, align 4

]]></Node>
<StgValue><ssdm name="img_load_59"/></StgValue>
</operation>

<operation id="3012" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_59)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3013" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_59)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="3014" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label18_end14

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="3015" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="7" op_0_bw="3">
<![CDATA[
single_conv_test_label18_end14:1  %zext_ln171_45 = zext i3 %j5_0_14 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_45"/></StgValue>
</operation>

<operation id="3016" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label18_end14:2  %add_ln171_29 = add i7 %sub_ln171_14, %zext_ln171_45

]]></Node>
<StgValue><ssdm name="add_ln171_29"/></StgValue>
</operation>

<operation id="3017" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="7">
<![CDATA[
single_conv_test_label18_end14:3  %sext_ln171_14 = sext i7 %add_ln171_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_14"/></StgValue>
</operation>

<operation id="3018" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label18_end14:4  %conv_output_addr_15 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_14

]]></Node>
<StgValue><ssdm name="conv_output_addr_15"/></StgValue>
</operation>

<operation id="3019" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end14:5  %conv_output_load_14 = load i32* %conv_output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_14"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3020" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label18_end14:0  %out_5_14 = phi i32 [ %out_14, %209 ], [ %out_3_14, %single_conv_test_label18_end14.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_14"/></StgValue>
</operation>

<operation id="3021" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="6">
<![CDATA[
single_conv_test_label18_end14:5  %conv_output_load_14 = load i32* %conv_output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_14"/></StgValue>
</operation>

<operation id="3022" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label18_end14:6  %add_ln171_14 = add nsw i32 %out_5_14, %conv_output_load_14

]]></Node>
<StgValue><ssdm name="add_ln171_14"/></StgValue>
</operation>

<operation id="3023" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
single_conv_test_label18_end14:9  store i32 %out_5_14, i32* %out_1_14

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3024" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end14:7  store i32 %add_ln171_14, i32* %conv_output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3025" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end14:8  %empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="3026" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end14:10  br label %208

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3027" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %img_i_0_15 = phi i7 [ 0, %single_conv_test_label1114 ], [ %add_ln117_15, %221 ]

]]></Node>
<StgValue><ssdm name="img_i_0_15"/></StgValue>
</operation>

<operation id="3028" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln117_15 = icmp eq i7 %img_i_0_15, -64

]]></Node>
<StgValue><ssdm name="icmp_ln117_15"/></StgValue>
</operation>

<operation id="3029" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="3030" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln117_15 = add i7 %img_i_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln117_15"/></StgValue>
</operation>

<operation id="3031" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln117_15, label %.preheader3.15.preheader, label %221

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="3032" st_id="304" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %xor_ln118_3 = xor i7 %img_i_0_15, -64

]]></Node>
<StgValue><ssdm name="xor_ln118_3"/></StgValue>
</operation>

<operation id="3033" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="10" op_0_bw="7">
<![CDATA[
:2  %sext_ln118_6 = sext i7 %xor_ln118_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln118_6"/></StgValue>
</operation>

<operation id="3034" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln118_29 = zext i10 %sext_ln118_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_29"/></StgValue>
</operation>

<operation id="3035" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imgtotal_addr_15 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_29

]]></Node>
<StgValue><ssdm name="imgtotal_addr_15"/></StgValue>
</operation>

<operation id="3036" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_15 = load i32* %imgtotal_addr_15, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_15"/></StgValue>
</operation>

<operation id="3037" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.15.preheader:0  br label %.preheader3.15

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3038" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="3039" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="10">
<![CDATA[
:5  %imgtotal_load_15 = load i32* %imgtotal_addr_15, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_15"/></StgValue>
</operation>

<operation id="3040" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln118_30 = zext i7 %img_i_0_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_30"/></StgValue>
</operation>

<operation id="3041" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_addr_15 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_30

]]></Node>
<StgValue><ssdm name="img_addr_15"/></StgValue>
</operation>

<operation id="3042" st_id="305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %imgtotal_load_15, i32* %img_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="3043" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %220

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3044" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.15:0  %ker_i_0_15 = phi i4 [ %add_ln120_15, %219 ], [ 0, %.preheader3.15.preheader ]

]]></Node>
<StgValue><ssdm name="ker_i_0_15"/></StgValue>
</operation>

<operation id="3045" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.15:1  %icmp_ln120_15 = icmp eq i4 %ker_i_0_15, -7

]]></Node>
<StgValue><ssdm name="icmp_ln120_15"/></StgValue>
</operation>

<operation id="3046" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.15:2  %empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="3047" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3.15:3  %add_ln120_15 = add i4 %ker_i_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln120_15"/></StgValue>
</operation>

<operation id="3048" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.15:4  br i1 %icmp_ln120_15, label %.preheader2.15.preheader, label %219

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="3049" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln121_15 = zext i4 %ker_i_0_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_15"/></StgValue>
</operation>

<operation id="3050" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weitotal_addr_15 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_15

]]></Node>
<StgValue><ssdm name="weitotal_addr_15"/></StgValue>
</operation>

<operation id="3051" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_15 = load i32* %weitotal_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_15"/></StgValue>
</operation>

<operation id="3052" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.15.preheader:0  br label %.preheader2.15

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3053" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="3054" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="8">
<![CDATA[
:3  %weitotal_load_15 = load i32* %weitotal_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_15"/></StgValue>
</operation>

<operation id="3055" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_15 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_15

]]></Node>
<StgValue><ssdm name="kernel_addr_15"/></StgValue>
</operation>

<operation id="3056" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %weitotal_load_15, i32* %kernel_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="3057" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader3.15

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3058" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.15:0  %i1_0_15 = phi i2 [ %add_ln125_15, %single_conv_test_label14_end15 ], [ 0, %.preheader2.15.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_15"/></StgValue>
</operation>

<operation id="3059" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.15:1  %count_0_15 = phi i5 [ %add_ln127_15, %single_conv_test_label14_end15 ], [ 0, %.preheader2.15.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_15"/></StgValue>
</operation>

<operation id="3060" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.15:2  %icmp_ln125_15 = icmp eq i2 %i1_0_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln125_15"/></StgValue>
</operation>

<operation id="3061" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.15:3  %empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="3062" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.15:4  %add_ln125_15 = add i2 %i1_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln125_15"/></StgValue>
</operation>

<operation id="3063" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.15:5  br i1 %icmp_ln125_15, label %.preheader1.15.preheader, label %single_conv_test_label14_begin15

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="3064" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin15:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="3065" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label14_begin15:1  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="3066" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin15:2  %add_ln127_15 = add i5 %count_0_15, 8

]]></Node>
<StgValue><ssdm name="add_ln127_15"/></StgValue>
</operation>

<operation id="3067" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="5" op_0_bw="2">
<![CDATA[
single_conv_test_label14_begin15:3  %zext_ln132_60 = zext i2 %i1_0_15 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_60"/></StgValue>
</operation>

<operation id="3068" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
single_conv_test_label14_begin15:4  %tmp_126 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_15, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="3069" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="5" op_0_bw="4">
<![CDATA[
single_conv_test_label14_begin15:5  %zext_ln132_61 = zext i4 %tmp_126 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_61"/></StgValue>
</operation>

<operation id="3070" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label14_begin15:6  %sub_ln132_15 = sub i5 %zext_ln132_61, %zext_ln132_60

]]></Node>
<StgValue><ssdm name="sub_ln132_15"/></StgValue>
</operation>

<operation id="3071" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
single_conv_test_label14_begin15:7  %tmp_127 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_15, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3072" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="6" op_0_bw="5">
<![CDATA[
single_conv_test_label14_begin15:8  %zext_ln127_15 = zext i5 %tmp_127 to i6

]]></Node>
<StgValue><ssdm name="zext_ln127_15"/></StgValue>
</operation>

<operation id="3073" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_begin15:9  br label %215

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="3074" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.15.preheader:0  br label %.preheader1.15

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3075" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0_15 = phi i4 [ 0, %single_conv_test_label14_begin15 ], [ %add_ln127_31, %216 ]

]]></Node>
<StgValue><ssdm name="j2_0_15"/></StgValue>
</operation>

<operation id="3076" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %count_1_15 = phi i5 [ %count_0_15, %single_conv_test_label14_begin15 ], [ %add_ln129_15, %216 ]

]]></Node>
<StgValue><ssdm name="count_1_15"/></StgValue>
</operation>

<operation id="3077" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln127_15 = icmp eq i4 %j2_0_15, -8

]]></Node>
<StgValue><ssdm name="icmp_ln127_15"/></StgValue>
</operation>

<operation id="3078" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="3079" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln127_31 = add i4 %j2_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln127_31"/></StgValue>
</operation>

<operation id="3080" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln127_15, label %single_conv_test_label14_end15, label %218

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="3081" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln129_15 = add i5 %count_1_15, 1

]]></Node>
<StgValue><ssdm name="add_ln129_15"/></StgValue>
</operation>

<operation id="3082" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln129_15 = zext i5 %count_1_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_15"/></StgValue>
</operation>

<operation id="3083" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_76 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_15

]]></Node>
<StgValue><ssdm name="img_addr_76"/></StgValue>
</operation>

<operation id="3084" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_60 = load i32* %img_addr_76, align 4

]]></Node>
<StgValue><ssdm name="img_load_60"/></StgValue>
</operation>

<operation id="3085" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln130_15 = icmp ult i4 %j2_0_15, 3

]]></Node>
<StgValue><ssdm name="icmp_ln130_15"/></StgValue>
</operation>

<operation id="3086" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln132_62 = zext i4 %j2_0_15 to i6

]]></Node>
<StgValue><ssdm name="zext_ln132_62"/></StgValue>
</operation>

<operation id="3087" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="5" op_0_bw="4">
<![CDATA[
:7  %zext_ln132_63 = zext i4 %j2_0_15 to i5

]]></Node>
<StgValue><ssdm name="zext_ln132_63"/></StgValue>
</operation>

<operation id="3088" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %add_ln132_15 = add i5 %sub_ln132_15, %zext_ln132_63

]]></Node>
<StgValue><ssdm name="add_ln132_15"/></StgValue>
</operation>

<operation id="3089" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="5">
<![CDATA[
:9  %sext_ln132_15 = sext i5 %add_ln132_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln132_15"/></StgValue>
</operation>

<operation id="3090" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %cal_conv_addr_31 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_15

]]></Node>
<StgValue><ssdm name="cal_conv_addr_31"/></StgValue>
</operation>

<operation id="3091" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln133_15 = add i6 %zext_ln127_15, %zext_ln132_62

]]></Node>
<StgValue><ssdm name="add_ln133_15"/></StgValue>
</operation>

<operation id="3092" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln133_15 = zext i6 %add_ln133_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_15"/></StgValue>
</operation>

<operation id="3093" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_line_buffer_add_15 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_15

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_15"/></StgValue>
</operation>

<operation id="3094" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label14_end15:0  %empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="3095" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label14_end15:1  br label %.preheader2.15

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3096" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="3097" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_60 = load i32* %img_addr_76, align 4

]]></Node>
<StgValue><ssdm name="img_load_60"/></StgValue>
</operation>

<operation id="3098" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln130_15, label %217, label %216

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="3099" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_60, i32* %cal_conv_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="3100" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %216

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="3101" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %img_load_60, i32* %conv_line_buffer_add_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="3102" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %215

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3103" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.15:0  %i3_0_15 = phi i2 [ %add_ln143_15, %214 ], [ 0, %.preheader1.15.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0_15"/></StgValue>
</operation>

<operation id="3104" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.15:1  %count_2_15 = phi i5 [ %add_ln144_15, %214 ], [ -16, %.preheader1.15.preheader ]

]]></Node>
<StgValue><ssdm name="count_2_15"/></StgValue>
</operation>

<operation id="3105" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.15:2  %icmp_ln143_15 = icmp eq i2 %i3_0_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln143_15"/></StgValue>
</operation>

<operation id="3106" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.15:3  %empty_189 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="3107" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.15:4  %add_ln143_15 = add i2 %i3_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln143_15"/></StgValue>
</operation>

<operation id="3108" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.15:5  br i1 %icmp_ln143_15, label %.preheader.15.preheader, label %214

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="3109" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln144_15 = add i5 %count_2_15, 1

]]></Node>
<StgValue><ssdm name="add_ln144_15"/></StgValue>
</operation>

<operation id="3110" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln144_30 = zext i5 %count_2_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_30"/></StgValue>
</operation>

<operation id="3111" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_75 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_30

]]></Node>
<StgValue><ssdm name="img_addr_75"/></StgValue>
</operation>

<operation id="3112" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_15 = load i32* %img_addr_75, align 4

]]></Node>
<StgValue><ssdm name="img_load_15"/></StgValue>
</operation>

<operation id="3113" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32">
<![CDATA[
.preheader.15.preheader:0  %out_1_15 = alloca i32

]]></Node>
<StgValue><ssdm name="out_1_15"/></StgValue>
</operation>

<operation id="3114" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="32">
<![CDATA[
.preheader.15.preheader:1  %out_count_1_15 = alloca i32

]]></Node>
<StgValue><ssdm name="out_count_1_15"/></StgValue>
</operation>

<operation id="3115" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32">
<![CDATA[
.preheader.15.preheader:2  %count_3_15 = alloca i32

]]></Node>
<StgValue><ssdm name="count_3_15"/></StgValue>
</operation>

<operation id="3116" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15.preheader:3  store i32 19, i32* %count_3_15

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="3117" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15.preheader:4  store i32 0, i32* %out_count_1_15

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="3118" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15.preheader:5  store i32 %out_1_14_load, i32* %out_1_15

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="3119" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="0">
<![CDATA[
.preheader.15.preheader:6  br label %.preheader.15

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3120" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="3121" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_15 = load i32* %img_addr_75, align 4

]]></Node>
<StgValue><ssdm name="img_load_15"/></StgValue>
</operation>

<operation id="3122" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="4" op_0_bw="2">
<![CDATA[
:5  %zext_ln144_46 = zext i2 %i3_0_15 to i4

]]></Node>
<StgValue><ssdm name="zext_ln144_46"/></StgValue>
</operation>

<operation id="3123" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln144_31 = add i4 %zext_ln144_46, 6

]]></Node>
<StgValue><ssdm name="add_ln144_31"/></StgValue>
</operation>

<operation id="3124" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln144_47 = zext i4 %add_ln144_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_47"/></StgValue>
</operation>

<operation id="3125" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_15 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_47

]]></Node>
<StgValue><ssdm name="cal_conv_addr_15"/></StgValue>
</operation>

<operation id="3126" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %img_load_15, i32* %cal_conv_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="3127" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.15

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3128" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.15:0  %i4_0_15 = phi i3 [ %add_ln148_15, %single_conv_test_label17_end15 ], [ 0, %.preheader.15.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_15"/></StgValue>
</operation>

<operation id="3129" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="3">
<![CDATA[
.preheader.15:1  %trunc_ln148 = trunc i3 %i4_0_15 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="3130" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.15:2  %icmp_ln148_15 = icmp eq i3 %i4_0_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln148_15"/></StgValue>
</operation>

<operation id="3131" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.15:3  %empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="3132" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.15:4  %add_ln148_15 = add i3 1, %i4_0_15

]]></Node>
<StgValue><ssdm name="add_ln148_15"/></StgValue>
</operation>

<operation id="3133" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.15:5  br i1 %icmp_ln148_15, label %single_conv_test_label11_end, label %single_conv_test_label17_begin15

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="3134" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin15:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="3135" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label17_begin15:1  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="3136" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
single_conv_test_label17_begin15:2  %tmp_128 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_15, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3137" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="7" op_0_bw="6">
<![CDATA[
single_conv_test_label17_begin15:3  %zext_ln171_46 = zext i6 %tmp_128 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_46"/></StgValue>
</operation>

<operation id="3138" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
single_conv_test_label17_begin15:4  %tmp_129 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_15, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3139" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="7" op_0_bw="4">
<![CDATA[
single_conv_test_label17_begin15:5  %zext_ln171_47 = zext i4 %tmp_129 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_47"/></StgValue>
</operation>

<operation id="3140" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
single_conv_test_label17_begin15:6  %sub_ln171_15 = sub i7 %zext_ln171_46, %zext_ln171_47

]]></Node>
<StgValue><ssdm name="sub_ln171_15"/></StgValue>
</operation>

<operation id="3141" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label17_begin15:7  %icmp_ln175 = icmp eq i3 %i4_0_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="3142" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label17_begin15:8  %icmp_ln182 = icmp eq i3 %i4_0_15, 1

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="3143" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_begin15:9  br label %222

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="3144" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label11_end:0  %empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="3145" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="0">
<![CDATA[
single_conv_test_label11_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln201"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3146" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j5_0_15 = phi i3 [ 0, %single_conv_test_label17_begin15 ], [ %add_ln150_15, %single_conv_test_label18_end15 ]

]]></Node>
<StgValue><ssdm name="j5_0_15"/></StgValue>
</operation>

<operation id="3147" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %out_1_15_load = load i32* %out_1_15

]]></Node>
<StgValue><ssdm name="out_1_15_load"/></StgValue>
</operation>

<operation id="3148" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %count_3_15_load = load i32* %count_3_15

]]></Node>
<StgValue><ssdm name="count_3_15_load"/></StgValue>
</operation>

<operation id="3149" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="3">
<![CDATA[
:3  %trunc_ln150 = trunc i3 %j5_0_15 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="3150" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln150_15 = icmp eq i3 %j5_0_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln150_15"/></StgValue>
</operation>

<operation id="3151" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="3152" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %add_ln150_15 = add i3 1, %j5_0_15

]]></Node>
<StgValue><ssdm name="add_ln150_15"/></StgValue>
</operation>

<operation id="3153" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln150_15, label %single_conv_test_label17_end15, label %single_conv_test_label18_begin15

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="3154" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin15:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="3155" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label18_begin15:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="3156" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
single_conv_test_label18_begin15:2  %icmp_ln153_15 = icmp ult i3 %j5_0_15, -3

]]></Node>
<StgValue><ssdm name="icmp_ln153_15"/></StgValue>
</operation>

<operation id="3157" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label18_begin15:3  br i1 %icmp_ln153_15, label %223, label %225

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="3158" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln129_31 = add i32 %count_3_15_load, 3

]]></Node>
<StgValue><ssdm name="add_ln129_31"/></StgValue>
</operation>

<operation id="3159" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %224

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="3160" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_15 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_15"/></StgValue>
</operation>

<operation id="3161" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln156_15 = add nsw i32 %count_3_15_load, 1

]]></Node>
<StgValue><ssdm name="add_ln156_15"/></StgValue>
</operation>

<operation id="3162" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="0"/>
<literal name="icmp_ln153_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %add_ln156_15, i32* %count_3_15

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="3163" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label17_end15:0  %empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_62) nounwind

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="3164" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label17_end15:1  br label %.preheader.15

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3165" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %count_5_15 = phi i32 [ %count_3_15_load, %225 ], [ %add_ln166_15, %._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="count_5_15"/></StgValue>
</operation>

<operation id="3166" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %out_3_15 = phi i32 [ %out_1_15_load, %225 ], [ %out_4_15, %._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="out_3_15"/></StgValue>
</operation>

<operation id="3167" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %i17_0_15 = phi i2 [ 0, %225 ], [ %add_ln161_15, %._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="i17_0_15"/></StgValue>
</operation>

<operation id="3168" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln161_15 = icmp eq i2 %i17_0_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln161_15"/></StgValue>
</operation>

<operation id="3169" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_198 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="3170" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln161_15 = add i2 %i17_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln161_15"/></StgValue>
</operation>

<operation id="3171" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln161_15, label %.loopexit.15.loopexit, label %226

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="3172" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="3173" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln163_15 = icmp eq i2 %i17_0_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_15"/></StgValue>
</operation>

<operation id="3174" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln163_15, label %227, label %._crit_edge.15

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3175" st_id="315" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="0"/>
<literal name="icmp_ln163_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_14 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_14"/></StgValue>
</operation>

<operation id="3176" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.loopexit.15.loopexit:0  store i32 %add_ln129_31, i32* %count_3_15

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="3177" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.15.loopexit:1  br label %.loopexit.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3178" st_id="316" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_6_14 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_14"/></StgValue>
</operation>

<operation id="3179" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.15

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="3180" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.15:1  %add_ln166_15 = add nsw i32 %count_5_15, 1

]]></Node>
<StgValue><ssdm name="add_ln166_15"/></StgValue>
</operation>

<operation id="3181" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.15:2  %sext_ln166_15 = sext i32 %count_5_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln166_15"/></StgValue>
</operation>

<operation id="3182" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:3  %img_addr_79 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_15

]]></Node>
<StgValue><ssdm name="img_addr_79"/></StgValue>
</operation>

<operation id="3183" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.15:4  %img_load_63 = load i32* %img_addr_79, align 4

]]></Node>
<StgValue><ssdm name="img_load_63"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3184" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.15:0  %out_4_15 = phi i32 [ %out_6_14, %227 ], [ %out_3_15, %226 ]

]]></Node>
<StgValue><ssdm name="out_4_15"/></StgValue>
</operation>

<operation id="3185" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.15:4  %img_load_63 = load i32* %img_addr_79, align 4

]]></Node>
<StgValue><ssdm name="img_load_63"/></StgValue>
</operation>

<operation id="3186" st_id="317" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.15:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_63)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3187" st_id="318" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge.15:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_63)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="3188" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.15:6  br label %224

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3189" st_id="319" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %out_15 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_15"/></StgValue>
</operation>

<operation id="3190" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln156_15 = sext i32 %count_3_15_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_15"/></StgValue>
</operation>

<operation id="3191" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr_78 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_15

]]></Node>
<StgValue><ssdm name="img_addr_78"/></StgValue>
</operation>

<operation id="3192" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_62 = load i32* %img_addr_78, align 4

]]></Node>
<StgValue><ssdm name="img_load_62"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3193" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="6">
<![CDATA[
:4  %img_load_62 = load i32* %img_addr_78, align 4

]]></Node>
<StgValue><ssdm name="img_load_62"/></StgValue>
</operation>

<operation id="3194" st_id="320" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_62)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3195" st_id="321" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:5  call fastcc void @conv_line_buffer_shi(i32 %img_load_62)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="3196" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit.15

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="3197" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="7" op_0_bw="3">
<![CDATA[
.loopexit.15:2  %zext_ln171_48 = zext i3 %j5_0_15 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171_48"/></StgValue>
</operation>

<operation id="3198" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.15:3  %add_ln171_30 = add i7 %sub_ln171_15, %zext_ln171_48

]]></Node>
<StgValue><ssdm name="add_ln171_30"/></StgValue>
</operation>

<operation id="3199" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="64" op_0_bw="7">
<![CDATA[
.loopexit.15:4  %sext_ln171_15 = sext i7 %add_ln171_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln171_15"/></StgValue>
</operation>

<operation id="3200" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.15:5  %conv_output_addr_16 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_15

]]></Node>
<StgValue><ssdm name="conv_output_addr_16"/></StgValue>
</operation>

<operation id="3201" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="6">
<![CDATA[
.loopexit.15:6  %conv_output_load_15 = load i32* %conv_output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_15"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3202" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.15:0  %out_5_15 = phi i32 [ %out_15, %223 ], [ %out_3_15, %.loopexit.15.loopexit ]

]]></Node>
<StgValue><ssdm name="out_5_15"/></StgValue>
</operation>

<operation id="3203" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="6">
<![CDATA[
.loopexit.15:6  %conv_output_load_15 = load i32* %conv_output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv_output_load_15"/></StgValue>
</operation>

<operation id="3204" st_id="322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.15:7  %add_ln171_31 = add nsw i32 %out_5_15, %conv_output_load_15

]]></Node>
<StgValue><ssdm name="add_ln171_31"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3205" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="64" op_0_bw="3">
<![CDATA[
.loopexit.15:1  %zext_ln171_31 = zext i3 %j5_0_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln171_31"/></StgValue>
</operation>

<operation id="3206" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.loopexit.15:8  store i32 %add_ln171_31, i32* %conv_output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3207" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.15:9  %tmp_130 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %j5_0_15, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3208" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit.15:10  %icmp_ln177 = icmp eq i2 %tmp_130, 0

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="3209" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.15:11  br i1 %icmp_ln175, label %232, label %234

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="3210" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln182 = and i1 %icmp_ln182, %icmp_ln177

]]></Node>
<StgValue><ssdm name="and_ln182"/></StgValue>
</operation>

<operation id="3211" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %and_ln182, label %branch1, label %235

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="3212" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32">
<![CDATA[
:1  %cal_pool_0_1_load = load i32* @cal_pool_0_1, align 4

]]></Node>
<StgValue><ssdm name="cal_pool_0_1_load"/></StgValue>
</operation>

<operation id="3213" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %cal_pool_0_1_load, i32* @cal_pool_0_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="3214" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32">
<![CDATA[
:3  %pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa"/></StgValue>
</operation>

<operation id="3215" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1:0  br i1 %trunc_ln150, label %branch11, label %branch10

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="3216" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
<literal name="trunc_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store i32 %add_ln171_31, i32* @cal_pool_1_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="3217" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
<literal name="trunc_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch164

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="3218" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
<literal name="trunc_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  store i32 %add_ln171_31, i32* @cal_pool_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="3219" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
<literal name="trunc_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch164

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="3220" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="0">
<![CDATA[
branch164:0  br label %233

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="3221" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln177, label %branch2, label %._crit_edge5.15

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="3222" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch2:0  br i1 %trunc_ln150, label %branch5, label %branch4

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="3223" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="trunc_ln150" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store i32 %add_ln171_31, i32* @cal_pool_0_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="3224" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="trunc_ln150" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch253

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="3225" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="trunc_ln150" val="1"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store i32 %add_ln171_31, i32* @cal_pool_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="3226" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="trunc_ln150" val="1"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch253

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="3227" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="0">
<![CDATA[
branch253:0  br label %._crit_edge5.15

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="3228" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5.15:0  %pool_line_buffer_add = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln171_31

]]></Node>
<StgValue><ssdm name="pool_line_buffer_add"/></StgValue>
</operation>

<operation id="3229" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
._crit_edge5.15:1  store i32 %add_ln171_31, i32* %pool_line_buffer_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="3230" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.15:2  br label %231

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3231" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32">
<![CDATA[
:0  %go_up = load i32* @cal_pool_1_0, align 8

]]></Node>
<StgValue><ssdm name="go_up"/></StgValue>
</operation>

<operation id="3232" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32">
<![CDATA[
:3  %pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa"/></StgValue>
</operation>

<operation id="3233" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %pool_line_buffer_loa, i32* @cal_pool_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="3234" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32">
<![CDATA[
:5  %cal_pool_1_1_load = load i32* @cal_pool_1_1, align 4

]]></Node>
<StgValue><ssdm name="cal_pool_1_1_load"/></StgValue>
</operation>

<operation id="3235" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  store i32 %cal_pool_1_1_load, i32* @cal_pool_1_0, align 8

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="3236" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  store i32 %add_ln171_31, i32* @cal_pool_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="3237" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %236

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3238" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %235 ], [ %i_1, %237 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="3239" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln98 = icmp eq i3 %i_0_i, -3

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="3240" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_202 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="3241" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="3242" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln98, label %pool_line_buffer_shift_1_bit.exit, label %237

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="3243" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
<literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln99 = zext i3 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="3244" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
<literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pool_line_buffer_add_1 = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="pool_line_buffer_add_1"/></StgValue>
</operation>

<operation id="3245" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
<literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="3">
<![CDATA[
:3  %pool_line_buffer_loa_1 = load i32* %pool_line_buffer_add_1, align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_1"/></StgValue>
</operation>

<operation id="3246" st_id="325" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
pool_line_buffer_shift_1_bit.exit:0  store i32 %go_up, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="3247" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="0">
<![CDATA[
pool_line_buffer_shift_1_bit.exit:1  br label %233

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3248" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="0"/>
<literal name="and_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %231

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3249" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln188 = and i1 %trunc_ln148, %trunc_ln150

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="3250" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %and_ln188, label %228, label %single_conv_test_label18_end15

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="3251" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  %cal_pool_0_0_load = load i32* @cal_pool_0_0, align 4

]]></Node>
<StgValue><ssdm name="cal_pool_0_0_load"/></StgValue>
</operation>

<operation id="3252" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %cal_pool_0_1_load_1 = load i32* @cal_pool_0_1, align 4

]]></Node>
<StgValue><ssdm name="cal_pool_0_1_load_1"/></StgValue>
</operation>

<operation id="3253" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  %cal_pool_1_0_load = load i32* @cal_pool_1_0, align 4

]]></Node>
<StgValue><ssdm name="cal_pool_1_0_load"/></StgValue>
</operation>

<operation id="3254" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  %cal_pool_1_1_load_1 = load i32* @cal_pool_1_1, align 4

]]></Node>
<StgValue><ssdm name="cal_pool_1_1_load_1"/></StgValue>
</operation>

<operation id="3255" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="and_ln182" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %229

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3256" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="3257" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="3">
<![CDATA[
:3  %pool_line_buffer_loa_1 = load i32* %pool_line_buffer_add_1, align 4

]]></Node>
<StgValue><ssdm name="pool_line_buffer_loa_1"/></StgValue>
</operation>

<operation id="3258" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="3">
<![CDATA[
:4  %zext_ln99_1 = zext i3 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="3259" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pool_line_buffer_add_2 = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="pool_line_buffer_add_2"/></StgValue>
</operation>

<operation id="3260" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %pool_line_buffer_loa_1, i32* %pool_line_buffer_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="3261" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %236

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3262" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i2 [ 0, %228 ], [ %i_2, %single_pool_calculate_label2_end ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="3263" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %ans_0_i = phi i32 [ 0, %228 ], [ %ans_1_i, %single_pool_calculate_label2_end ]

]]></Node>
<StgValue><ssdm name="ans_0_i"/></StgValue>
</operation>

<operation id="3264" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln44 = icmp eq i2 %i_0_i1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="3265" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="3266" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %i_2 = add i2 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="3267" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln44, label %single_pool_calculate.exit, label %single_pool_calculate_label2_begin

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="3268" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_pool_calculate_label2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="3269" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_pool_calculate_label2_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3270" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="2">
<![CDATA[
single_pool_calculate_label2_begin:2  %trunc_ln48 = trunc i2 %i_0_i1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="3271" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="0">
<![CDATA[
single_pool_calculate_label2_begin:3  br label %230

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="3272" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_pool_calculate.exit:0  %out_count_1_15_load = load i32* %out_count_1_15

]]></Node>
<StgValue><ssdm name="out_count_1_15_load"/></StgValue>
</operation>

<operation id="3273" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_pool_calculate.exit:1  %add_ln191 = add nsw i32 %out_count_1_15_load, 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="3274" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="64" op_0_bw="32">
<![CDATA[
single_pool_calculate.exit:2  %sext_ln191 = sext i32 %out_count_1_15_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="3275" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_pool_calculate.exit:3  %outtotal_addr = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln191

]]></Node>
<StgValue><ssdm name="outtotal_addr"/></StgValue>
</operation>

<operation id="3276" st_id="327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
single_pool_calculate.exit:4  store i32 %ans_0_i, i32* %outtotal_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="3277" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_pool_calculate.exit:5  store i32 %add_ln191, i32* %out_count_1_15

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="3278" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="0">
<![CDATA[
single_pool_calculate.exit:6  br label %single_conv_test_label18_end15

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="3279" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label18_end15:0  %empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_63) nounwind

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="3280" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
single_conv_test_label18_end15:1  store i32 %out_5_15, i32* %out_1_15

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="3281" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label18_end15:2  br label %222

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3282" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j_0_i = phi i2 [ 0, %single_pool_calculate_label2_begin ], [ %j_1, %_ifconv.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="3283" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %ans_1_i = phi i32 [ %ans_0_i, %single_pool_calculate_label2_begin ], [ %ans, %_ifconv.i ]

]]></Node>
<StgValue><ssdm name="ans_1_i"/></StgValue>
</operation>

<operation id="3284" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln46 = icmp eq i2 %j_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="3285" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_200 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="3286" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_1 = add i2 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="3287" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln46, label %single_pool_calculate_label2_end, label %_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="3288" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv.i:0  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="3289" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="2">
<![CDATA[
_ifconv.i:1  %trunc_ln48_1 = trunc i2 %j_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="3290" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:2  %select_ln48 = select i1 %trunc_ln48_1, i32 %cal_pool_1_1_load_1, i32 %cal_pool_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="3291" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:3  %select_ln48_1 = select i1 %trunc_ln48_1, i32 %cal_pool_0_1_load_1, i32 %cal_pool_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="3292" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:4  %select_ln48_2 = select i1 %trunc_ln48, i32 %select_ln48, i32 %select_ln48_1

]]></Node>
<StgValue><ssdm name="select_ln48_2"/></StgValue>
</operation>

<operation id="3293" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %icmp_ln48 = icmp sgt i32 %ans_1_i, %select_ln48_2

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="3294" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:6  %ans = select i1 %icmp_ln48, i32 %ans_1_i, i32 %select_ln48_2

]]></Node>
<StgValue><ssdm name="ans"/></StgValue>
</operation>

<operation id="3295" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:7  br label %230

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="3296" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_pool_calculate_label2_end:0  %empty_201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="3297" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0">
<![CDATA[
single_pool_calculate_label2_end:1  br label %229

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
