Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 10:58:10 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_drc -file fnd_controller_drc_opted.rpt -pb fnd_controller_drc_opted.pb -rpx fnd_controller_drc_opted.rpx
| Design       : fnd_controller
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_clk_div_10hz/r_counter[23]_i_2 is driving clock pin of 25 cells. This could lead to large hold time violations. Involved cells are:
u_clk_div_10hz/r_clk_10hz_reg, u_clk_div_10hz/r_counter_reg[0],
u_clk_div_10hz/r_counter_reg[10], u_clk_div_10hz/r_counter_reg[11],
u_clk_div_10hz/r_counter_reg[12], u_clk_div_10hz/r_counter_reg[13],
u_clk_div_10hz/r_counter_reg[14], u_clk_div_10hz/r_counter_reg[15],
u_clk_div_10hz/r_counter_reg[16], u_clk_div_10hz/r_counter_reg[17],
u_clk_div_10hz/r_counter_reg[18], u_clk_div_10hz/r_counter_reg[19],
u_clk_div_10hz/r_counter_reg[1], u_clk_div_10hz/r_counter_reg[20],
u_clk_div_10hz/r_counter_reg[21] (the first 15 of 25 listed)
Related violations: <none>


