// Seed: 3117654077
module module_0 (
    output tri id_0,
    output supply0 id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    output wor id_0
    , id_18,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    output logic id_4,
    output uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    output logic id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wire id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply0 id_16
);
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_10 = 1 & 1;
    end else begin : LABEL_2
      id_4 <= !id_9;
    end
  end
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
