lbl_8063990C:
/* 8063990C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80639910  7C 08 02 A6 */	mflr r0
/* 80639914  2C 05 00 03 */	cmpwi r5, 3
/* 80639918  90 01 00 14 */	stw r0, 0x14(r1)
/* 8063991C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80639920  93 C1 00 08 */	stw r30, 8(r1)
/* 80639924  40 82 00 50 */	bne lbl_80639974
/* 80639928  83 C3 00 00 */	lwz r30, 0(r3)
/* 8063992C  3C 80 DA 38 */	lis r4, 0xDA38 /* 0xDA380003@ha */
/* 80639930  38 04 00 03 */	addi r0, r4, 0x0003 /* 0xDA380003@l */
/* 80639934  83 FE 02 D0 */	lwz r31, 0x2d0(r30)
/* 80639938  38 9F 00 08 */	addi r4, r31, 8
/* 8063993C  90 9E 02 D0 */	stw r4, 0x2d0(r30)
/* 80639940  90 1F 00 00 */	stw r0, 0(r31)
/* 80639944  80 63 00 00 */	lwz r3, 0(r3)
/* 80639948  4B DD 3A 8D */	bl _Matrix_to_Mtx_new
/* 8063994C  90 7F 00 04 */	stw r3, 4(r31)
/* 80639950  3C 60 81 07 */	lis r3, int_sum_mezaclock_short_model@ha /* 0x81075ED0@ha */
/* 80639954  3C 80 DE 00 */	lis r4, 0xde00
/* 80639958  80 BE 02 D0 */	lwz r5, 0x2d0(r30)
/* 8063995C  38 03 5E D0 */	addi r0, r3, int_sum_mezaclock_short_model@l /* 0x81075ED0@l */
/* 80639960  38 65 00 08 */	addi r3, r5, 8
/* 80639964  90 7E 02 D0 */	stw r3, 0x2d0(r30)
/* 80639968  90 85 00 00 */	stw r4, 0(r5)
/* 8063996C  90 05 00 04 */	stw r0, 4(r5)
/* 80639970  48 00 00 54 */	b lbl_806399C4
lbl_80639974:
/* 80639974  2C 05 00 04 */	cmpwi r5, 4
/* 80639978  40 82 00 4C */	bne lbl_806399C4
/* 8063997C  83 C3 00 00 */	lwz r30, 0(r3)
/* 80639980  3C 80 DA 38 */	lis r4, 0xDA38 /* 0xDA380003@ha */
/* 80639984  38 04 00 03 */	addi r0, r4, 0x0003 /* 0xDA380003@l */
/* 80639988  83 FE 02 D0 */	lwz r31, 0x2d0(r30)
/* 8063998C  38 9F 00 08 */	addi r4, r31, 8
/* 80639990  90 9E 02 D0 */	stw r4, 0x2d0(r30)
/* 80639994  90 1F 00 00 */	stw r0, 0(r31)
/* 80639998  80 63 00 00 */	lwz r3, 0(r3)
/* 8063999C  4B DD 3A 39 */	bl _Matrix_to_Mtx_new
/* 806399A0  90 7F 00 04 */	stw r3, 4(r31)
/* 806399A4  3C 60 81 07 */	lis r3, int_sum_mezaclock_long_model@ha /* 0x81075D00@ha */
/* 806399A8  3C 80 DE 00 */	lis r4, 0xde00
/* 806399AC  80 BE 02 D0 */	lwz r5, 0x2d0(r30)
/* 806399B0  38 03 5D 00 */	addi r0, r3, int_sum_mezaclock_long_model@l /* 0x81075D00@l */
/* 806399B4  38 65 00 08 */	addi r3, r5, 8
/* 806399B8  90 7E 02 D0 */	stw r3, 0x2d0(r30)
/* 806399BC  90 85 00 00 */	stw r4, 0(r5)
/* 806399C0  90 05 00 04 */	stw r0, 4(r5)
lbl_806399C4:
/* 806399C4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 806399C8  38 60 00 01 */	li r3, 1
/* 806399CC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 806399D0  83 C1 00 08 */	lwz r30, 8(r1)
/* 806399D4  7C 08 03 A6 */	mtlr r0
/* 806399D8  38 21 00 10 */	addi r1, r1, 0x10
/* 806399DC  4E 80 00 20 */	blr 
