

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_210_21'
================================================================
* Date:           Sun Feb  5 16:58:08 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  5.366 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  3.840 us|  3.840 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_210_21  |       62|       62|        13|         10|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     9|        -|       -|    -|
|Expression           |        -|     -|        0|   20371|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      62|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     234|    -|
|Register             |        -|     -|      484|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     9|      484|   20667|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_8ns_10ns_17_1_1_U2394  |mul_8ns_10ns_17_1_1  |        0|   0|  0|  62|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   0|  0|  62|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U2395  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2397  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2398  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2399  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2400  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2401  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2402  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2403  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U2396   |mul_mul_9ns_10ns_19_4_1   |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln210_fu_244_p2     |         +|   0|  0|    10|           3|           1|
    |add_ln212_1_fu_270_p2   |         +|   0|  0|    16|           9|           9|
    |add_ln212_2_fu_344_p2   |         +|   0|  0|    15|           8|           8|
    |add_ln212_3_fu_471_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln212_4_fu_386_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln212_5_fu_505_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln212_6_fu_310_p2   |         +|   0|  0|    15|           8|           8|
    |add_ln212_7_fu_380_p2   |         +|   0|  0|    18|           9|           8|
    |add_ln212_fu_280_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln213_1_fu_714_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln213_2_fu_720_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln213_3_fu_413_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln213_4_fu_751_p2   |         +|   0|  0|    18|           9|           8|
    |add_ln213_5_fu_764_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln213_6_fu_666_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln213_7_fu_660_p2   |         +|   0|  0|    18|           9|           8|
    |add_ln213_fu_592_p2     |         +|   0|  0|    13|           6|           6|
    |add_ln214_2_fu_576_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln214_3_fu_948_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln214_4_fu_953_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln214_5_fu_924_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln214_6_fu_858_p2   |         +|   0|  0|    18|           9|           8|
    |add_ln214_7_fu_912_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln214_8_fu_918_p2   |         +|   0|  0|    18|           9|           8|
    |add_ln214_fu_459_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln215_1_fu_1199_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln215_2_fu_1204_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln215_3_fu_841_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln215_4_fu_1169_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln215_5_fu_1184_p2  |         +|   0|  0|    17|          10|          10|
    |add_ln215_6_fu_1174_p2  |         +|   0|  0|    18|           9|           8|
    |add_ln215_fu_681_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln216_1_fu_1265_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln216_2_fu_1319_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln216_3_fu_1063_p2  |         +|   0|  0|    17|          10|          10|
    |add_ln216_4_fu_1418_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln216_5_fu_1433_p2  |         +|   0|  0|    17|          10|          10|
    |add_ln216_6_fu_1423_p2  |         +|   0|  0|    18|           9|           8|
    |add_ln216_fu_939_p2     |         +|   0|  0|    20|          13|          13|
    |sub_ln212_1_fu_374_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln212_fu_499_p2     |         -|   0|  0|    17|          11|          11|
    |sub_ln213_1_fu_654_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln213_fu_708_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln214_1_fu_906_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln214_fu_835_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln215_1_fu_1157_p2  |         -|   0|  0|    18|          10|          10|
    |sub_ln215_2_fu_1163_p2  |         -|   0|  0|    18|           9|           9|
    |sub_ln215_fu_1057_p2    |         -|   0|  0|    17|          10|          10|
    |sub_ln216_1_fu_1406_p2  |         -|   0|  0|    18|          10|          10|
    |sub_ln216_2_fu_1412_p2  |         -|   0|  0|    18|           9|           9|
    |sub_ln216_fu_1313_p2    |         -|   0|  0|    17|          10|          10|
    |icmp_ln210_fu_238_p2    |      icmp|   0|  0|     8|           3|           3|
    |lshr_ln212_fu_527_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln213_fu_741_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln214_fu_974_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln215_fu_1225_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln216_fu_1463_p2   |      lshr|   0|  0|  1865|         448|         448|
    |shl_ln212_1_fu_560_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln212_fu_396_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln213_1_fu_785_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln213_fu_675_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln214_1_fu_1007_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln214_fu_933_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln215_1_fu_1258_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln215_fu_1193_p2    |       shl|   0|  0|   165|           8|          56|
    |shl_ln216_1_fu_1496_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln216_fu_1442_p2    |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 20371|        5015|        5247|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_172       |   9|          2|    3|          6|
    |epnp_address0                |  59|         11|    8|         88|
    |epnp_d0                      |  31|          6|  448|       2688|
    |epnp_we0                     |  31|          6|   56|        336|
    |i_fu_146                     |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 234|         46|  523|       3143|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln212_1_reg_1597         |   5|   0|    9|          4|
    |add_ln212_2_reg_1628         |   8|   0|    8|          0|
    |add_ln212_4_reg_1633         |   6|   0|    9|          3|
    |add_ln212_6_reg_1615         |   5|   0|    8|          3|
    |add_ln213_reg_1700           |   6|   0|    6|          0|
    |add_ln214_7_reg_1765         |   6|   0|    9|          3|
    |add_ln215_3_reg_1745         |   7|   0|   10|          3|
    |add_ln215_4_reg_1810         |   7|   0|   10|          3|
    |add_ln216_2_reg_1825         |   7|   0|   10|          3|
    |add_ln216_3_reg_1790         |   7|   0|   10|          3|
    |add_ln216_4_reg_1840         |   7|   0|   10|          3|
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_146                     |   3|   0|    3|          0|
    |icmp_ln210_reg_1593          |   1|   0|    1|          0|
    |shl_ln212_reg_1638           |  56|   0|   56|          0|
    |shl_ln213_reg_1725           |  56|   0|   56|          0|
    |shl_ln214_reg_1770           |  56|   0|   56|          0|
    |shl_ln215_reg_1815           |  56|   0|   56|          0|
    |shl_ln216_reg_1845           |  56|   0|   56|          0|
    |sub_ln213_1_reg_1720         |   6|   0|    9|          3|
    |sub_ln214_reg_1740           |   7|   0|   10|          3|
    |sub_ln215_reg_1785           |   7|   0|   10|          3|
    |tmp_1295_reg_1715            |   8|   0|    8|          0|
    |tmp_1296_reg_1735            |   8|   0|    8|          0|
    |tmp_1297_reg_1760            |   8|   0|    8|          0|
    |tmp_1298_reg_1780            |   8|   0|    8|          0|
    |tmp_1299_reg_1805            |   8|   0|    8|          0|
    |tmp_1300_reg_1820            |   8|   0|    8|          0|
    |tmp_1301_reg_1835            |   8|   0|    8|          0|
    |tmp_2215_reg_1672            |   7|   0|    7|          0|
    |tmp_s_reg_1667               |   5|   0|    5|          0|
    |trunc_ln213_3_reg_1690       |   4|   0|    4|          0|
    |trunc_ln213_reg_1710         |   4|   0|    4|          0|
    |zext_ln212_10_reg_1620       |   5|   0|    9|          4|
    |zext_ln212_2_reg_1682        |   5|   0|   10|          5|
    |zext_ln212_3_reg_1603        |   5|   0|   13|          8|
    |zext_ln212_9_reg_1648        |   5|   0|   10|          5|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 484|   0|  543|         59|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_210_21|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_210_21|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_210_21|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_210_21|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_210_21|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_210_21|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                  epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                  epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                  epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                  epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                  epnp|         array|
+---------------+-----+-----+------------+--------------------------------------+--------------+

