
SW_mind.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007424  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  080075f4  080075f4  000175f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007990  08007990  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007990  08007990  00017990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007998  08007998  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007998  08007998  00017998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800799c  0800799c  0001799c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080079a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b08  20000078  08007a18  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004b80  08007a18  00024b80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f4e  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a2a  00000000  00000000  00037ff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b0  00000000  00000000  0003ba20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001128  00000000  00000000  0003ccd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024edd  00000000  00000000  0003ddf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000178fe  00000000  00000000  00062cd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e05ef  00000000  00000000  0007a5d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015abc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fc8  00000000  00000000  0015ac14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080075dc 	.word	0x080075dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	080075dc 	.word	0x080075dc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <SPI_Send>:
};

const uint8_t sep[8]={0x00,0x00,0x40,0x00,0x00,0x40,0x00,0x00};

void SPI_Send(struct Conf C,uint8_t address, uint8_t D)
{
 80005b4:	b084      	sub	sp, #16
 80005b6:	b580      	push	{r7, lr}
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	f107 0c08 	add.w	ip, r7, #8
 80005be:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_SPI_Transmit(&C.hspi, &address, 1, 100);
 80005c2:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80005c6:	2364      	movs	r3, #100	; 0x64
 80005c8:	2201      	movs	r2, #1
 80005ca:	f107 0008 	add.w	r0, r7, #8
 80005ce:	f002 fe9a 	bl	8003306 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&C.hspi, &D, 1, 100); //  write data
 80005d2:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 80005d6:	2364      	movs	r3, #100	; 0x64
 80005d8:	2201      	movs	r2, #1
 80005da:	f107 0008 	add.w	r0, r7, #8
 80005de:	f002 fe92 	bl	8003306 <HAL_SPI_Transmit>
}
 80005e2:	bf00      	nop
 80005e4:	46bd      	mov	sp, r7
 80005e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005ea:	b004      	add	sp, #16
 80005ec:	4770      	bx	lr

080005ee <Disp_Init>:

void Disp_Init(struct Conf C,uint8_t brightness)
{ 	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 80005ee:	b084      	sub	sp, #16
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b096      	sub	sp, #88	; 0x58
 80005f4:	af16      	add	r7, sp, #88	; 0x58
 80005f6:	f107 0c08 	add.w	ip, r7, #8
 80005fa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80005fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000600:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8000604:	2200      	movs	r2, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f001 fff2 	bl	80025f0 <HAL_GPIO_WritePin>
	SPI_Send(C,0x0c, 0x00);       //  power down =0，normal mode = 1
 800060c:	2300      	movs	r3, #0
 800060e:	9315      	str	r3, [sp, #84]	; 0x54
 8000610:	230c      	movs	r3, #12
 8000612:	9314      	str	r3, [sp, #80]	; 0x50
 8000614:	4668      	mov	r0, sp
 8000616:	f107 0318 	add.w	r3, r7, #24
 800061a:	2250      	movs	r2, #80	; 0x50
 800061c:	4619      	mov	r1, r3
 800061e:	f006 fb67 	bl	8006cf0 <memcpy>
 8000622:	f107 0308 	add.w	r3, r7, #8
 8000626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000628:	f7ff ffc4 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0c, 0x00);
 800062c:	2300      	movs	r3, #0
 800062e:	9315      	str	r3, [sp, #84]	; 0x54
 8000630:	230c      	movs	r3, #12
 8000632:	9314      	str	r3, [sp, #80]	; 0x50
 8000634:	4668      	mov	r0, sp
 8000636:	f107 0318 	add.w	r3, r7, #24
 800063a:	2250      	movs	r2, #80	; 0x50
 800063c:	4619      	mov	r1, r3
 800063e:	f006 fb57 	bl	8006cf0 <memcpy>
 8000642:	f107 0308 	add.w	r3, r7, #8
 8000646:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000648:	f7ff ffb4 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0c, 0x00);
 800064c:	2300      	movs	r3, #0
 800064e:	9315      	str	r3, [sp, #84]	; 0x54
 8000650:	230c      	movs	r3, #12
 8000652:	9314      	str	r3, [sp, #80]	; 0x50
 8000654:	4668      	mov	r0, sp
 8000656:	f107 0318 	add.w	r3, r7, #24
 800065a:	2250      	movs	r2, #80	; 0x50
 800065c:	4619      	mov	r1, r3
 800065e:	f006 fb47 	bl	8006cf0 <memcpy>
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000668:	f7ff ffa4 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0c, 0x00);
 800066c:	2300      	movs	r3, #0
 800066e:	9315      	str	r3, [sp, #84]	; 0x54
 8000670:	230c      	movs	r3, #12
 8000672:	9314      	str	r3, [sp, #80]	; 0x50
 8000674:	4668      	mov	r0, sp
 8000676:	f107 0318 	add.w	r3, r7, #24
 800067a:	2250      	movs	r2, #80	; 0x50
 800067c:	4619      	mov	r1, r3
 800067e:	f006 fb37 	bl	8006cf0 <memcpy>
 8000682:	f107 0308 	add.w	r3, r7, #8
 8000686:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000688:	f7ff ff94 	bl	80005b4 <SPI_Send>
	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 800068c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800068e:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8000692:	2201      	movs	r2, #1
 8000694:	4618      	mov	r0, r3
 8000696:	f001 ffab 	bl	80025f0 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 800069a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800069c:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80006a0:	2200      	movs	r2, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 ffa4 	bl	80025f0 <HAL_GPIO_WritePin>
	SPI_Send(C,0x0f, 0x00);//  no test display
 80006a8:	2300      	movs	r3, #0
 80006aa:	9315      	str	r3, [sp, #84]	; 0x54
 80006ac:	230f      	movs	r3, #15
 80006ae:	9314      	str	r3, [sp, #80]	; 0x50
 80006b0:	4668      	mov	r0, sp
 80006b2:	f107 0318 	add.w	r3, r7, #24
 80006b6:	2250      	movs	r2, #80	; 0x50
 80006b8:	4619      	mov	r1, r3
 80006ba:	f006 fb19 	bl	8006cf0 <memcpy>
 80006be:	f107 0308 	add.w	r3, r7, #8
 80006c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006c4:	f7ff ff76 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0f, 0x00);//  no test display
 80006c8:	2300      	movs	r3, #0
 80006ca:	9315      	str	r3, [sp, #84]	; 0x54
 80006cc:	230f      	movs	r3, #15
 80006ce:	9314      	str	r3, [sp, #80]	; 0x50
 80006d0:	4668      	mov	r0, sp
 80006d2:	f107 0318 	add.w	r3, r7, #24
 80006d6:	2250      	movs	r2, #80	; 0x50
 80006d8:	4619      	mov	r1, r3
 80006da:	f006 fb09 	bl	8006cf0 <memcpy>
 80006de:	f107 0308 	add.w	r3, r7, #8
 80006e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006e4:	f7ff ff66 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0f, 0x00);//  no test display
 80006e8:	2300      	movs	r3, #0
 80006ea:	9315      	str	r3, [sp, #84]	; 0x54
 80006ec:	230f      	movs	r3, #15
 80006ee:	9314      	str	r3, [sp, #80]	; 0x50
 80006f0:	4668      	mov	r0, sp
 80006f2:	f107 0318 	add.w	r3, r7, #24
 80006f6:	2250      	movs	r2, #80	; 0x50
 80006f8:	4619      	mov	r1, r3
 80006fa:	f006 faf9 	bl	8006cf0 <memcpy>
 80006fe:	f107 0308 	add.w	r3, r7, #8
 8000702:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000704:	f7ff ff56 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0f, 0x00);//  no test display
 8000708:	2300      	movs	r3, #0
 800070a:	9315      	str	r3, [sp, #84]	; 0x54
 800070c:	230f      	movs	r3, #15
 800070e:	9314      	str	r3, [sp, #80]	; 0x50
 8000710:	4668      	mov	r0, sp
 8000712:	f107 0318 	add.w	r3, r7, #24
 8000716:	2250      	movs	r2, #80	; 0x50
 8000718:	4619      	mov	r1, r3
 800071a:	f006 fae9 	bl	8006cf0 <memcpy>
 800071e:	f107 0308 	add.w	r3, r7, #8
 8000722:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000724:	f7ff ff46 	bl	80005b4 <SPI_Send>
	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 8000728:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800072a:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 800072e:	2201      	movs	r2, #1
 8000730:	4618      	mov	r0, r3
 8000732:	f001 ff5d 	bl	80025f0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 8000736:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000738:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 800073c:	2200      	movs	r2, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f001 ff56 	bl	80025f0 <HAL_GPIO_WritePin>
	SPI_Send(C,0x09, 0x00);       //  no decoding
 8000744:	2300      	movs	r3, #0
 8000746:	9315      	str	r3, [sp, #84]	; 0x54
 8000748:	2309      	movs	r3, #9
 800074a:	9314      	str	r3, [sp, #80]	; 0x50
 800074c:	4668      	mov	r0, sp
 800074e:	f107 0318 	add.w	r3, r7, #24
 8000752:	2250      	movs	r2, #80	; 0x50
 8000754:	4619      	mov	r1, r3
 8000756:	f006 facb 	bl	8006cf0 <memcpy>
 800075a:	f107 0308 	add.w	r3, r7, #8
 800075e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000760:	f7ff ff28 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x09, 0x00);       //  no decoding
 8000764:	2300      	movs	r3, #0
 8000766:	9315      	str	r3, [sp, #84]	; 0x54
 8000768:	2309      	movs	r3, #9
 800076a:	9314      	str	r3, [sp, #80]	; 0x50
 800076c:	4668      	mov	r0, sp
 800076e:	f107 0318 	add.w	r3, r7, #24
 8000772:	2250      	movs	r2, #80	; 0x50
 8000774:	4619      	mov	r1, r3
 8000776:	f006 fabb 	bl	8006cf0 <memcpy>
 800077a:	f107 0308 	add.w	r3, r7, #8
 800077e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000780:	f7ff ff18 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x09, 0x00);       //  no decoding
 8000784:	2300      	movs	r3, #0
 8000786:	9315      	str	r3, [sp, #84]	; 0x54
 8000788:	2309      	movs	r3, #9
 800078a:	9314      	str	r3, [sp, #80]	; 0x50
 800078c:	4668      	mov	r0, sp
 800078e:	f107 0318 	add.w	r3, r7, #24
 8000792:	2250      	movs	r2, #80	; 0x50
 8000794:	4619      	mov	r1, r3
 8000796:	f006 faab 	bl	8006cf0 <memcpy>
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007a0:	f7ff ff08 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x09, 0x00);       //  no decoding
 80007a4:	2300      	movs	r3, #0
 80007a6:	9315      	str	r3, [sp, #84]	; 0x54
 80007a8:	2309      	movs	r3, #9
 80007aa:	9314      	str	r3, [sp, #80]	; 0x50
 80007ac:	4668      	mov	r0, sp
 80007ae:	f107 0318 	add.w	r3, r7, #24
 80007b2:	2250      	movs	r2, #80	; 0x50
 80007b4:	4619      	mov	r1, r3
 80007b6:	f006 fa9b 	bl	8006cf0 <memcpy>
 80007ba:	f107 0308 	add.w	r3, r7, #8
 80007be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007c0:	f7ff fef8 	bl	80005b4 <SPI_Send>
	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 80007c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007c6:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80007ca:	2201      	movs	r2, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f001 ff0f 	bl	80025f0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 80007d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007d4:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80007d8:	2200      	movs	r2, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 ff08 	bl	80025f0 <HAL_GPIO_WritePin>
	SPI_Send(C,0x0a, brightness);       //  brightness intensity
 80007e0:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80007e4:	9315      	str	r3, [sp, #84]	; 0x54
 80007e6:	230a      	movs	r3, #10
 80007e8:	9314      	str	r3, [sp, #80]	; 0x50
 80007ea:	4668      	mov	r0, sp
 80007ec:	f107 0318 	add.w	r3, r7, #24
 80007f0:	2250      	movs	r2, #80	; 0x50
 80007f2:	4619      	mov	r1, r3
 80007f4:	f006 fa7c 	bl	8006cf0 <memcpy>
 80007f8:	f107 0308 	add.w	r3, r7, #8
 80007fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007fe:	f7ff fed9 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0a, brightness);       //  brightness intensity
 8000802:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8000806:	9315      	str	r3, [sp, #84]	; 0x54
 8000808:	230a      	movs	r3, #10
 800080a:	9314      	str	r3, [sp, #80]	; 0x50
 800080c:	4668      	mov	r0, sp
 800080e:	f107 0318 	add.w	r3, r7, #24
 8000812:	2250      	movs	r2, #80	; 0x50
 8000814:	4619      	mov	r1, r3
 8000816:	f006 fa6b 	bl	8006cf0 <memcpy>
 800081a:	f107 0308 	add.w	r3, r7, #8
 800081e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000820:	f7ff fec8 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0a, brightness);       //  brightness intensity
 8000824:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8000828:	9315      	str	r3, [sp, #84]	; 0x54
 800082a:	230a      	movs	r3, #10
 800082c:	9314      	str	r3, [sp, #80]	; 0x50
 800082e:	4668      	mov	r0, sp
 8000830:	f107 0318 	add.w	r3, r7, #24
 8000834:	2250      	movs	r2, #80	; 0x50
 8000836:	4619      	mov	r1, r3
 8000838:	f006 fa5a 	bl	8006cf0 <memcpy>
 800083c:	f107 0308 	add.w	r3, r7, #8
 8000840:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000842:	f7ff feb7 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0a, brightness);       //  brightness intensity
 8000846:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 800084a:	9315      	str	r3, [sp, #84]	; 0x54
 800084c:	230a      	movs	r3, #10
 800084e:	9314      	str	r3, [sp, #80]	; 0x50
 8000850:	4668      	mov	r0, sp
 8000852:	f107 0318 	add.w	r3, r7, #24
 8000856:	2250      	movs	r2, #80	; 0x50
 8000858:	4619      	mov	r1, r3
 800085a:	f006 fa49 	bl	8006cf0 <memcpy>
 800085e:	f107 0308 	add.w	r3, r7, #8
 8000862:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000864:	f7ff fea6 	bl	80005b4 <SPI_Send>
	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 8000868:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800086a:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 800086e:	2201      	movs	r2, #1
 8000870:	4618      	mov	r0, r3
 8000872:	f001 febd 	bl	80025f0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 8000876:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000878:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 800087c:	2200      	movs	r2, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f001 feb6 	bl	80025f0 <HAL_GPIO_WritePin>
	SPI_Send(C,0x0b, 0x07);       //  scan limit = 8 LEDs
 8000884:	2307      	movs	r3, #7
 8000886:	9315      	str	r3, [sp, #84]	; 0x54
 8000888:	230b      	movs	r3, #11
 800088a:	9314      	str	r3, [sp, #80]	; 0x50
 800088c:	4668      	mov	r0, sp
 800088e:	f107 0318 	add.w	r3, r7, #24
 8000892:	2250      	movs	r2, #80	; 0x50
 8000894:	4619      	mov	r1, r3
 8000896:	f006 fa2b 	bl	8006cf0 <memcpy>
 800089a:	f107 0308 	add.w	r3, r7, #8
 800089e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008a0:	f7ff fe88 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0b, 0x07);       //  scan limit = 8 LEDs
 80008a4:	2307      	movs	r3, #7
 80008a6:	9315      	str	r3, [sp, #84]	; 0x54
 80008a8:	230b      	movs	r3, #11
 80008aa:	9314      	str	r3, [sp, #80]	; 0x50
 80008ac:	4668      	mov	r0, sp
 80008ae:	f107 0318 	add.w	r3, r7, #24
 80008b2:	2250      	movs	r2, #80	; 0x50
 80008b4:	4619      	mov	r1, r3
 80008b6:	f006 fa1b 	bl	8006cf0 <memcpy>
 80008ba:	f107 0308 	add.w	r3, r7, #8
 80008be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008c0:	f7ff fe78 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0b, 0x07);       //  scan limit = 8 LEDs
 80008c4:	2307      	movs	r3, #7
 80008c6:	9315      	str	r3, [sp, #84]	; 0x54
 80008c8:	230b      	movs	r3, #11
 80008ca:	9314      	str	r3, [sp, #80]	; 0x50
 80008cc:	4668      	mov	r0, sp
 80008ce:	f107 0318 	add.w	r3, r7, #24
 80008d2:	2250      	movs	r2, #80	; 0x50
 80008d4:	4619      	mov	r1, r3
 80008d6:	f006 fa0b 	bl	8006cf0 <memcpy>
 80008da:	f107 0308 	add.w	r3, r7, #8
 80008de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008e0:	f7ff fe68 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0b, 0x07);       //  scan limit = 8 LEDs
 80008e4:	2307      	movs	r3, #7
 80008e6:	9315      	str	r3, [sp, #84]	; 0x54
 80008e8:	230b      	movs	r3, #11
 80008ea:	9314      	str	r3, [sp, #80]	; 0x50
 80008ec:	4668      	mov	r0, sp
 80008ee:	f107 0318 	add.w	r3, r7, #24
 80008f2:	2250      	movs	r2, #80	; 0x50
 80008f4:	4619      	mov	r1, r3
 80008f6:	f006 f9fb 	bl	8006cf0 <memcpy>
 80008fa:	f107 0308 	add.w	r3, r7, #8
 80008fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000900:	f7ff fe58 	bl	80005b4 <SPI_Send>
	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 8000904:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000906:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 800090a:	2201      	movs	r2, #1
 800090c:	4618      	mov	r0, r3
 800090e:	f001 fe6f 	bl	80025f0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 8000912:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000914:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8000918:	2200      	movs	r2, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f001 fe68 	bl	80025f0 <HAL_GPIO_WritePin>
	SPI_Send(C,0x0c, 0x01);       //  power down =0，normal mode = 1
 8000920:	2301      	movs	r3, #1
 8000922:	9315      	str	r3, [sp, #84]	; 0x54
 8000924:	230c      	movs	r3, #12
 8000926:	9314      	str	r3, [sp, #80]	; 0x50
 8000928:	4668      	mov	r0, sp
 800092a:	f107 0318 	add.w	r3, r7, #24
 800092e:	2250      	movs	r2, #80	; 0x50
 8000930:	4619      	mov	r1, r3
 8000932:	f006 f9dd 	bl	8006cf0 <memcpy>
 8000936:	f107 0308 	add.w	r3, r7, #8
 800093a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800093c:	f7ff fe3a 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0c, 0x01);       //  power down =0，normal mode = 1
 8000940:	2301      	movs	r3, #1
 8000942:	9315      	str	r3, [sp, #84]	; 0x54
 8000944:	230c      	movs	r3, #12
 8000946:	9314      	str	r3, [sp, #80]	; 0x50
 8000948:	4668      	mov	r0, sp
 800094a:	f107 0318 	add.w	r3, r7, #24
 800094e:	2250      	movs	r2, #80	; 0x50
 8000950:	4619      	mov	r1, r3
 8000952:	f006 f9cd 	bl	8006cf0 <memcpy>
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800095c:	f7ff fe2a 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0c, 0x01);       //  power down =0，normal mode = 1
 8000960:	2301      	movs	r3, #1
 8000962:	9315      	str	r3, [sp, #84]	; 0x54
 8000964:	230c      	movs	r3, #12
 8000966:	9314      	str	r3, [sp, #80]	; 0x50
 8000968:	4668      	mov	r0, sp
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	2250      	movs	r2, #80	; 0x50
 8000970:	4619      	mov	r1, r3
 8000972:	f006 f9bd 	bl	8006cf0 <memcpy>
 8000976:	f107 0308 	add.w	r3, r7, #8
 800097a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800097c:	f7ff fe1a 	bl	80005b4 <SPI_Send>
	SPI_Send(C,0x0c, 0x01);       //  power down =0，normal mode = 1
 8000980:	2301      	movs	r3, #1
 8000982:	9315      	str	r3, [sp, #84]	; 0x54
 8000984:	230c      	movs	r3, #12
 8000986:	9314      	str	r3, [sp, #80]	; 0x50
 8000988:	4668      	mov	r0, sp
 800098a:	f107 0318 	add.w	r3, r7, #24
 800098e:	2250      	movs	r2, #80	; 0x50
 8000990:	4619      	mov	r1, r3
 8000992:	f006 f9ad 	bl	8006cf0 <memcpy>
 8000996:	f107 0308 	add.w	r3, r7, #8
 800099a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800099c:	f7ff fe0a 	bl	80005b4 <SPI_Send>
	HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 80009a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009a2:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80009a6:	2201      	movs	r2, #1
 80009a8:	4618      	mov	r0, r3
 80009aa:	f001 fe21 	bl	80025f0 <HAL_GPIO_WritePin>


}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80009b6:	b004      	add	sp, #16
 80009b8:	4770      	bx	lr

080009ba <Disp_Write>:

void Disp_Write(struct Conf C,uint8_t address, uint8_t *D) /**Write  col on all display*/
{
 80009ba:	b084      	sub	sp, #16
 80009bc:	b580      	push	{r7, lr}
 80009be:	b098      	sub	sp, #96	; 0x60
 80009c0:	af16      	add	r7, sp, #88	; 0x58
 80009c2:	f107 0c10 	add.w	ip, r7, #16
 80009c6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}


HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 80009ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80009cc:	f8b7 106c 	ldrh.w	r1, [r7, #108]	; 0x6c
 80009d0:	2200      	movs	r2, #0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 fe0c 	bl	80025f0 <HAL_GPIO_WritePin>
	for (uint8_t j=0;j<4;j++)
 80009d8:	2300      	movs	r3, #0
 80009da:	71fb      	strb	r3, [r7, #7]
 80009dc:	e016      	b.n	8000a0c <Disp_Write+0x52>
	{
		SPI_Send(C,address,D[j]);
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	9315      	str	r3, [sp, #84]	; 0x54
 80009e8:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 80009ec:	9314      	str	r3, [sp, #80]	; 0x50
 80009ee:	4668      	mov	r0, sp
 80009f0:	f107 0320 	add.w	r3, r7, #32
 80009f4:	2250      	movs	r2, #80	; 0x50
 80009f6:	4619      	mov	r1, r3
 80009f8:	f006 f97a 	bl	8006cf0 <memcpy>
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a02:	f7ff fdd7 	bl	80005b4 <SPI_Send>
	for (uint8_t j=0;j<4;j++)
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	71fb      	strb	r3, [r7, #7]
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	2b03      	cmp	r3, #3
 8000a10:	d9e5      	bls.n	80009de <Disp_Write+0x24>
	}
HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);  // pull the CS HIGH
 8000a12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a14:	f8b7 106c 	ldrh.w	r1, [r7, #108]	; 0x6c
 8000a18:	2201      	movs	r2, #1
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f001 fde8 	bl	80025f0 <HAL_GPIO_WritePin>

}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a2a:	b004      	add	sp, #16
 8000a2c:	4770      	bx	lr

08000a2e <Disp_Clear>:

void Disp_Clear(struct Conf C)	/**Clear  Displays*/
{
 8000a2e:	b084      	sub	sp, #16
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b098      	sub	sp, #96	; 0x60
 8000a34:	af16      	add	r7, sp, #88	; 0x58
 8000a36:	f107 0c10 	add.w	ip, r7, #16
 8000a3a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	for(int i=1;i<=8;i++)
 8000a3e:	2301      	movs	r3, #1
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	e054      	b.n	8000aee <Disp_Clear+0xc0>
			{
			HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_RESET);
 8000a44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a46:	f8b7 106c 	ldrh.w	r1, [r7, #108]	; 0x6c
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f001 fdcf 	bl	80025f0 <HAL_GPIO_WritePin>
			SPI_Send(C,i,0x00);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	2200      	movs	r2, #0
 8000a58:	9215      	str	r2, [sp, #84]	; 0x54
 8000a5a:	9314      	str	r3, [sp, #80]	; 0x50
 8000a5c:	4668      	mov	r0, sp
 8000a5e:	f107 0320 	add.w	r3, r7, #32
 8000a62:	2250      	movs	r2, #80	; 0x50
 8000a64:	4619      	mov	r1, r3
 8000a66:	f006 f943 	bl	8006cf0 <memcpy>
 8000a6a:	f107 0310 	add.w	r3, r7, #16
 8000a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a70:	f7ff fda0 	bl	80005b4 <SPI_Send>
			SPI_Send(C,i,0x00);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2200      	movs	r2, #0
 8000a7a:	9215      	str	r2, [sp, #84]	; 0x54
 8000a7c:	9314      	str	r3, [sp, #80]	; 0x50
 8000a7e:	4668      	mov	r0, sp
 8000a80:	f107 0320 	add.w	r3, r7, #32
 8000a84:	2250      	movs	r2, #80	; 0x50
 8000a86:	4619      	mov	r1, r3
 8000a88:	f006 f932 	bl	8006cf0 <memcpy>
 8000a8c:	f107 0310 	add.w	r3, r7, #16
 8000a90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a92:	f7ff fd8f 	bl	80005b4 <SPI_Send>
			SPI_Send(C,i,0x00);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	9215      	str	r2, [sp, #84]	; 0x54
 8000a9e:	9314      	str	r3, [sp, #80]	; 0x50
 8000aa0:	4668      	mov	r0, sp
 8000aa2:	f107 0320 	add.w	r3, r7, #32
 8000aa6:	2250      	movs	r2, #80	; 0x50
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	f006 f921 	bl	8006cf0 <memcpy>
 8000aae:	f107 0310 	add.w	r3, r7, #16
 8000ab2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ab4:	f7ff fd7e 	bl	80005b4 <SPI_Send>
			SPI_Send(C,i,0x00);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	2200      	movs	r2, #0
 8000abe:	9215      	str	r2, [sp, #84]	; 0x54
 8000ac0:	9314      	str	r3, [sp, #80]	; 0x50
 8000ac2:	4668      	mov	r0, sp
 8000ac4:	f107 0320 	add.w	r3, r7, #32
 8000ac8:	2250      	movs	r2, #80	; 0x50
 8000aca:	4619      	mov	r1, r3
 8000acc:	f006 f910 	bl	8006cf0 <memcpy>
 8000ad0:	f107 0310 	add.w	r3, r7, #16
 8000ad4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ad6:	f7ff fd6d 	bl	80005b4 <SPI_Send>
			HAL_GPIO_WritePin(C.GPIOx, C.GPIO_Pin, GPIO_PIN_SET);
 8000ada:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000adc:	f8b7 106c 	ldrh.w	r1, [r7, #108]	; 0x6c
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 fd84 	bl	80025f0 <HAL_GPIO_WritePin>
	for(int i=1;i<=8;i++)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3301      	adds	r3, #1
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2b08      	cmp	r3, #8
 8000af2:	dda7      	ble.n	8000a44 <Disp_Clear+0x16>
			}

}
 8000af4:	bf00      	nop
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b00:	b004      	add	sp, #16
 8000b02:	4770      	bx	lr

08000b04 <Disp_Write_Word>:

void Disp_Write_Word(struct Conf C, char *D, uint8_t size)
{
 8000b04:	b084      	sub	sp, #16
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b098      	sub	sp, #96	; 0x60
 8000b0a:	af16      	add	r7, sp, #88	; 0x58
 8000b0c:	f107 0c10 	add.w	ip, r7, #16
 8000b10:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t data[4];
	for (uint8_t i=0;i<8;i++)//przepisanie danych z pamięci na poszczególne wartości liczbowe do wyświetlenia
 8000b14:	2300      	movs	r3, #0
 8000b16:	71fb      	strb	r3, [r7, #7]
 8000b18:	e03b      	b.n	8000b92 <Disp_Write_Word+0x8e>
		{
			for (uint8_t j=0;j<4;j++)
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	71bb      	strb	r3, [r7, #6]
 8000b1e:	e020      	b.n	8000b62 <Disp_Write_Word+0x5e>
			{
				data[j] = (digits[D[j]-32][i]);
 8000b20:	79bb      	ldrb	r3, [r7, #6]
 8000b22:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000b24:	4413      	add	r3, r2
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	f1a3 0120 	sub.w	r1, r3, #32
 8000b2c:	79fa      	ldrb	r2, [r7, #7]
 8000b2e:	79bb      	ldrb	r3, [r7, #6]
 8000b30:	481d      	ldr	r0, [pc, #116]	; (8000ba8 <Disp_Write_Word+0xa4>)
 8000b32:	00c9      	lsls	r1, r1, #3
 8000b34:	4401      	add	r1, r0
 8000b36:	440a      	add	r2, r1
 8000b38:	7812      	ldrb	r2, [r2, #0]
 8000b3a:	3308      	adds	r3, #8
 8000b3c:	443b      	add	r3, r7
 8000b3e:	f803 2c08 	strb.w	r2, [r3, #-8]
				if(j>size-1) data[j] = (digits[0][i]);
 8000b42:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d807      	bhi.n	8000b5c <Disp_Write_Word+0x58>
 8000b4c:	79fa      	ldrb	r2, [r7, #7]
 8000b4e:	79bb      	ldrb	r3, [r7, #6]
 8000b50:	4915      	ldr	r1, [pc, #84]	; (8000ba8 <Disp_Write_Word+0xa4>)
 8000b52:	5c8a      	ldrb	r2, [r1, r2]
 8000b54:	3308      	adds	r3, #8
 8000b56:	443b      	add	r3, r7
 8000b58:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (uint8_t j=0;j<4;j++)
 8000b5c:	79bb      	ldrb	r3, [r7, #6]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	71bb      	strb	r3, [r7, #6]
 8000b62:	79bb      	ldrb	r3, [r7, #6]
 8000b64:	2b03      	cmp	r3, #3
 8000b66:	d9db      	bls.n	8000b20 <Disp_Write_Word+0x1c>
			}

			Disp_Write(C,i+1,data);
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	463a      	mov	r2, r7
 8000b70:	9215      	str	r2, [sp, #84]	; 0x54
 8000b72:	9314      	str	r3, [sp, #80]	; 0x50
 8000b74:	4668      	mov	r0, sp
 8000b76:	f107 0320 	add.w	r3, r7, #32
 8000b7a:	2250      	movs	r2, #80	; 0x50
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	f006 f8b7 	bl	8006cf0 <memcpy>
 8000b82:	f107 0310 	add.w	r3, r7, #16
 8000b86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b88:	f7ff ff17 	bl	80009ba <Disp_Write>
	for (uint8_t i=0;i<8;i++)//przepisanie danych z pamięci na poszczególne wartości liczbowe do wyświetlenia
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	71fb      	strb	r3, [r7, #7]
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	2b07      	cmp	r3, #7
 8000b96:	d9c0      	bls.n	8000b1a <Disp_Write_Word+0x16>
		}
}
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr
 8000ba8:	08007654 	.word	0x08007654

08000bac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000bbe:	4b22      	ldr	r3, [pc, #136]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bc0:	4a22      	ldr	r2, [pc, #136]	; (8000c4c <MX_ADC1_Init+0xa0>)
 8000bc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bc4:	4b20      	ldr	r3, [pc, #128]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bc6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000bca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000bd2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bda:	4b1b      	ldr	r3, [pc, #108]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000be0:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be8:	4b17      	ldr	r3, [pc, #92]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bee:	4b16      	ldr	r3, [pc, #88]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bf0:	4a17      	ldr	r2, [pc, #92]	; (8000c50 <MX_ADC1_Init+0xa4>)
 8000bf2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c0e:	480e      	ldr	r0, [pc, #56]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000c10:	f000 ff0a 	bl	8001a28 <HAL_ADC_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000c1a:	f000 fcdb 	bl	80015d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000c22:	2301      	movs	r3, #1
 8000c24:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c26:	2300      	movs	r3, #0
 8000c28:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4806      	ldr	r0, [pc, #24]	; (8000c48 <MX_ADC1_Init+0x9c>)
 8000c30:	f001 f81e 	bl	8001c70 <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000c3a:	f000 fccb 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000094 	.word	0x20000094
 8000c4c:	40012000 	.word	0x40012000
 8000c50:	0f000001 	.word	0x0f000001

08000c54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08a      	sub	sp, #40	; 0x28
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0314 	add.w	r3, r7, #20
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a17      	ldr	r2, [pc, #92]	; (8000cd0 <HAL_ADC_MspInit+0x7c>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d127      	bne.n	8000cc6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	613b      	str	r3, [r7, #16]
 8000c7a:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7e:	4a15      	ldr	r2, [pc, #84]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c84:	6453      	str	r3, [r2, #68]	; 0x44
 8000c86:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c8e:	613b      	str	r3, [r7, #16]
 8000c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	4a0e      	ldr	r2, [pc, #56]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	f003 0301 	and.w	r3, r3, #1
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cba:	f107 0314 	add.w	r3, r7, #20
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <HAL_ADC_MspInit+0x84>)
 8000cc2:	f001 fae9 	bl	8002298 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	3728      	adds	r7, #40	; 0x28
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40012000 	.word	0x40012000
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020000 	.word	0x40020000

08000cdc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  */

/**
  * @}
  */
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
	...

08000cec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	; 0x28
 8000cf0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
 8000d00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b3b      	ldr	r3, [pc, #236]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a3a      	ldr	r2, [pc, #232]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d0c:	f043 0304 	orr.w	r3, r3, #4
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b38      	ldr	r3, [pc, #224]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f003 0304 	and.w	r3, r3, #4
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b34      	ldr	r3, [pc, #208]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a33      	ldr	r2, [pc, #204]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b31      	ldr	r3, [pc, #196]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
 8000d3e:	4b2d      	ldr	r3, [pc, #180]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d42:	4a2c      	ldr	r2, [pc, #176]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	4a25      	ldr	r2, [pc, #148]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	6313      	str	r3, [r2, #48]	; 0x30
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000d72:	2200      	movs	r2, #0
 8000d74:	f24e 0142 	movw	r1, #57410	; 0xe042
 8000d78:	481f      	ldr	r0, [pc, #124]	; (8000df8 <MX_GPIO_Init+0x10c>)
 8000d7a:	f001 fc39 	bl	80025f0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d84:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	4819      	ldr	r0, [pc, #100]	; (8000dfc <MX_GPIO_Init+0x110>)
 8000d96:	f001 fa7f 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 PB14 PB15
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000d9a:	f24e 0342 	movw	r3, #57410	; 0xe042
 8000d9e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da0:	2301      	movs	r3, #1
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4619      	mov	r1, r3
 8000db2:	4811      	ldr	r0, [pc, #68]	; (8000df8 <MX_GPIO_Init+0x10c>)
 8000db4:	f001 fa70 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 8000db8:	f241 0304 	movw	r3, #4100	; 0x1004
 8000dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	480a      	ldr	r0, [pc, #40]	; (8000df8 <MX_GPIO_Init+0x10c>)
 8000dce:	f001 fa63 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000dd2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	4619      	mov	r1, r3
 8000de6:	4806      	ldr	r0, [pc, #24]	; (8000e00 <MX_GPIO_Init+0x114>)
 8000de8:	f001 fa56 	bl	8002298 <HAL_GPIO_Init>

}
 8000dec:	bf00      	nop
 8000dee:	3728      	adds	r7, #40	; 0x28
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020400 	.word	0x40020400
 8000dfc:	40020800 	.word	0x40020800
 8000e00:	40020000 	.word	0x40020000

08000e04 <scanRows>:

volatile uint8_t wyj = 0b00000001;
volatile uint32_t counter = 0;
volatile uint8_t wej = 0;

uint8_t scanRows(){
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0

	if(wej == 0)
 8000e08:	4b5b      	ldr	r3, [pc, #364]	; (8000f78 <scanRows+0x174>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d11c      	bne.n	8000e4c <scanRows+0x48>
	{
	        if(counter == 10000)
 8000e12:	4b5a      	ldr	r3, [pc, #360]	; (8000f7c <scanRows+0x178>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d111      	bne.n	8000e42 <scanRows+0x3e>
	        {
	            counter = 0;
 8000e1e:	4b57      	ldr	r3, [pc, #348]	; (8000f7c <scanRows+0x178>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
	            wyj = wyj * 2;
 8000e24:	4b56      	ldr	r3, [pc, #344]	; (8000f80 <scanRows+0x17c>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	4b54      	ldr	r3, [pc, #336]	; (8000f80 <scanRows+0x17c>)
 8000e30:	701a      	strb	r2, [r3, #0]
	            if(wyj > 8)
 8000e32:	4b53      	ldr	r3, [pc, #332]	; (8000f80 <scanRows+0x17c>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	2b08      	cmp	r3, #8
 8000e3a:	d902      	bls.n	8000e42 <scanRows+0x3e>
	            {
	                wyj = 1;
 8000e3c:	4b50      	ldr	r3, [pc, #320]	; (8000f80 <scanRows+0x17c>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	701a      	strb	r2, [r3, #0]
	            }
	        }
	        counter = counter + 1;
 8000e42:	4b4e      	ldr	r3, [pc, #312]	; (8000f7c <scanRows+0x178>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	3301      	adds	r3, #1
 8000e48:	4a4c      	ldr	r2, [pc, #304]	; (8000f7c <scanRows+0x178>)
 8000e4a:	6013      	str	r3, [r2, #0]
	}

	switch(wyj) {
 8000e4c:	4b4c      	ldr	r3, [pc, #304]	; (8000f80 <scanRows+0x17c>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	3b01      	subs	r3, #1
 8000e54:	2b07      	cmp	r3, #7
 8000e56:	d873      	bhi.n	8000f40 <scanRows+0x13c>
 8000e58:	a201      	add	r2, pc, #4	; (adr r2, 8000e60 <scanRows+0x5c>)
 8000e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5e:	bf00      	nop
 8000e60:	08000e81 	.word	0x08000e81
 8000e64:	08000eb1 	.word	0x08000eb1
 8000e68:	08000f41 	.word	0x08000f41
 8000e6c:	08000ee1 	.word	0x08000ee1
 8000e70:	08000f41 	.word	0x08000f41
 8000e74:	08000f41 	.word	0x08000f41
 8000e78:	08000f41 	.word	0x08000f41
 8000e7c:	08000f11 	.word	0x08000f11
	  case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2102      	movs	r1, #2
 8000e84:	483f      	ldr	r0, [pc, #252]	; (8000f84 <scanRows+0x180>)
 8000e86:	f001 fbb3 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e90:	483c      	ldr	r0, [pc, #240]	; (8000f84 <scanRows+0x180>)
 8000e92:	f001 fbad 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e9c:	4839      	ldr	r0, [pc, #228]	; (8000f84 <scanRows+0x180>)
 8000e9e:	f001 fba7 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ea8:	4836      	ldr	r0, [pc, #216]	; (8000f84 <scanRows+0x180>)
 8000eaa:	f001 fba1 	bl	80025f0 <HAL_GPIO_WritePin>
	    break;
 8000eae:	e05e      	b.n	8000f6e <scanRows+0x16a>
	  case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2102      	movs	r1, #2
 8000eb4:	4833      	ldr	r0, [pc, #204]	; (8000f84 <scanRows+0x180>)
 8000eb6:	f001 fb9b 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ec0:	4830      	ldr	r0, [pc, #192]	; (8000f84 <scanRows+0x180>)
 8000ec2:	f001 fb95 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ecc:	482d      	ldr	r0, [pc, #180]	; (8000f84 <scanRows+0x180>)
 8000ece:	f001 fb8f 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ed8:	482a      	ldr	r0, [pc, #168]	; (8000f84 <scanRows+0x180>)
 8000eda:	f001 fb89 	bl	80025f0 <HAL_GPIO_WritePin>
	    break;
 8000ede:	e046      	b.n	8000f6e <scanRows+0x16a>
	  case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2102      	movs	r1, #2
 8000ee4:	4827      	ldr	r0, [pc, #156]	; (8000f84 <scanRows+0x180>)
 8000ee6:	f001 fb83 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ef0:	4824      	ldr	r0, [pc, #144]	; (8000f84 <scanRows+0x180>)
 8000ef2:	f001 fb7d 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000efc:	4821      	ldr	r0, [pc, #132]	; (8000f84 <scanRows+0x180>)
 8000efe:	f001 fb77 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f08:	481e      	ldr	r0, [pc, #120]	; (8000f84 <scanRows+0x180>)
 8000f0a:	f001 fb71 	bl	80025f0 <HAL_GPIO_WritePin>
	    break;
 8000f0e:	e02e      	b.n	8000f6e <scanRows+0x16a>
	  case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2102      	movs	r1, #2
 8000f14:	481b      	ldr	r0, [pc, #108]	; (8000f84 <scanRows+0x180>)
 8000f16:	f001 fb6b 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f20:	4818      	ldr	r0, [pc, #96]	; (8000f84 <scanRows+0x180>)
 8000f22:	f001 fb65 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f26:	2200      	movs	r2, #0
 8000f28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f2c:	4815      	ldr	r0, [pc, #84]	; (8000f84 <scanRows+0x180>)
 8000f2e:	f001 fb5f 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000f32:	2201      	movs	r2, #1
 8000f34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f38:	4812      	ldr	r0, [pc, #72]	; (8000f84 <scanRows+0x180>)
 8000f3a:	f001 fb59 	bl	80025f0 <HAL_GPIO_WritePin>
	    break;
 8000f3e:	e016      	b.n	8000f6e <scanRows+0x16a>

	  default:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2102      	movs	r1, #2
 8000f44:	480f      	ldr	r0, [pc, #60]	; (8000f84 <scanRows+0x180>)
 8000f46:	f001 fb53 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f50:	480c      	ldr	r0, [pc, #48]	; (8000f84 <scanRows+0x180>)
 8000f52:	f001 fb4d 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f5c:	4809      	ldr	r0, [pc, #36]	; (8000f84 <scanRows+0x180>)
 8000f5e:	f001 fb47 	bl	80025f0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f62:	2200      	movs	r2, #0
 8000f64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f68:	4806      	ldr	r0, [pc, #24]	; (8000f84 <scanRows+0x180>)
 8000f6a:	f001 fb41 	bl	80025f0 <HAL_GPIO_WritePin>
	}
	return wyj;
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <scanRows+0x17c>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	200000e0 	.word	0x200000e0
 8000f7c:	200000dc 	.word	0x200000dc
 8000f80:	20000000 	.word	0x20000000
 8000f84:	40020400 	.word	0x40020400

08000f88 <readCols>:

uint8_t readCols(){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 8000f8c:	2104      	movs	r1, #4
 8000f8e:	481c      	ldr	r0, [pc, #112]	; (8001000 <readCols+0x78>)
 8000f90:	f001 fb16 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d004      	beq.n	8000fa4 <readCols+0x1c>
		wej = 1;
 8000f9a:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <readCols+0x7c>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	701a      	strb	r2, [r3, #0]
		return 0b0001;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e02a      	b.n	8000ffa <readCols+0x72>
	}
	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)) {
 8000fa4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa8:	4815      	ldr	r0, [pc, #84]	; (8001000 <readCols+0x78>)
 8000faa:	f001 fb09 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d004      	beq.n	8000fbe <readCols+0x36>
		wej = 2;
 8000fb4:	4b13      	ldr	r3, [pc, #76]	; (8001004 <readCols+0x7c>)
 8000fb6:	2202      	movs	r2, #2
 8000fb8:	701a      	strb	r2, [r3, #0]
		return 0b0010;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	e01d      	b.n	8000ffa <readCols+0x72>
	}
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11)) {
 8000fbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fc2:	4811      	ldr	r0, [pc, #68]	; (8001008 <readCols+0x80>)
 8000fc4:	f001 fafc 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d004      	beq.n	8000fd8 <readCols+0x50>
		wej = 4;
 8000fce:	4b0d      	ldr	r3, [pc, #52]	; (8001004 <readCols+0x7c>)
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	701a      	strb	r2, [r3, #0]
		return 0b0100;
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	e010      	b.n	8000ffa <readCols+0x72>
	}
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12)) {
 8000fd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fdc:	480a      	ldr	r0, [pc, #40]	; (8001008 <readCols+0x80>)
 8000fde:	f001 faef 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d004      	beq.n	8000ff2 <readCols+0x6a>
		wej = 8;
 8000fe8:	4b06      	ldr	r3, [pc, #24]	; (8001004 <readCols+0x7c>)
 8000fea:	2208      	movs	r2, #8
 8000fec:	701a      	strb	r2, [r3, #0]
		return 0b1000;
 8000fee:	2308      	movs	r3, #8
 8000ff0:	e003      	b.n	8000ffa <readCols+0x72>
	}
	wej = 0;
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <readCols+0x7c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
	return 0;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40020400 	.word	0x40020400
 8001004:	200000e0 	.word	0x200000e0
 8001008:	40020000 	.word	0x40020000

0800100c <decode>:

uint8_t decode(){
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
	scanRows();
 8001012:	f7ff fef7 	bl	8000e04 <scanRows>
	uint8_t cols = readCols();
 8001016:	f7ff ffb7 	bl	8000f88 <readCols>
 800101a:	4603      	mov	r3, r0
 800101c:	717b      	strb	r3, [r7, #5]
	uint8_t rows = wyj;
 800101e:	4b30      	ldr	r3, [pc, #192]	; (80010e0 <decode+0xd4>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	713b      	strb	r3, [r7, #4]
	uint8_t rejMS = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	71fb      	strb	r3, [r7, #7]
	uint8_t rejLS = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	71bb      	strb	r3, [r7, #6]

	if(cols != 0)
 800102c:	797b      	ldrb	r3, [r7, #5]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d051      	beq.n	80010d6 <decode+0xca>
	{
	        switch(rows){
 8001032:	793b      	ldrb	r3, [r7, #4]
 8001034:	3b01      	subs	r3, #1
 8001036:	2b07      	cmp	r3, #7
 8001038:	d81e      	bhi.n	8001078 <decode+0x6c>
 800103a:	a201      	add	r2, pc, #4	; (adr r2, 8001040 <decode+0x34>)
 800103c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001040:	08001061 	.word	0x08001061
 8001044:	08001067 	.word	0x08001067
 8001048:	08001079 	.word	0x08001079
 800104c:	0800106d 	.word	0x0800106d
 8001050:	08001079 	.word	0x08001079
 8001054:	08001079 	.word	0x08001079
 8001058:	08001079 	.word	0x08001079
 800105c:	08001073 	.word	0x08001073
				case 1 :
					rejMS = 0b0000;
 8001060:	2300      	movs	r3, #0
 8001062:	71fb      	strb	r3, [r7, #7]
					break;
 8001064:	e00a      	b.n	800107c <decode+0x70>
				case 2 :
					rejMS = 0b0100;
 8001066:	2304      	movs	r3, #4
 8001068:	71fb      	strb	r3, [r7, #7]
					break;
 800106a:	e007      	b.n	800107c <decode+0x70>
				case 4 :
					rejMS = 0b1000;
 800106c:	2308      	movs	r3, #8
 800106e:	71fb      	strb	r3, [r7, #7]
					break;
 8001070:	e004      	b.n	800107c <decode+0x70>
				case 8 :
					rejMS = 0b1100;
 8001072:	230c      	movs	r3, #12
 8001074:	71fb      	strb	r3, [r7, #7]
					break;
 8001076:	e001      	b.n	800107c <decode+0x70>
				default: rejMS = 0b00;
 8001078:	2300      	movs	r3, #0
 800107a:	71fb      	strb	r3, [r7, #7]
	        }

	        switch(cols){
 800107c:	797b      	ldrb	r3, [r7, #5]
 800107e:	3b01      	subs	r3, #1
 8001080:	2b07      	cmp	r3, #7
 8001082:	d81f      	bhi.n	80010c4 <decode+0xb8>
 8001084:	a201      	add	r2, pc, #4	; (adr r2, 800108c <decode+0x80>)
 8001086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108a:	bf00      	nop
 800108c:	080010ad 	.word	0x080010ad
 8001090:	080010b3 	.word	0x080010b3
 8001094:	080010c5 	.word	0x080010c5
 8001098:	080010b9 	.word	0x080010b9
 800109c:	080010c5 	.word	0x080010c5
 80010a0:	080010c5 	.word	0x080010c5
 80010a4:	080010c5 	.word	0x080010c5
 80010a8:	080010bf 	.word	0x080010bf
				case 1 :
					rejLS = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	71bb      	strb	r3, [r7, #6]
					break;
 80010b0:	e00a      	b.n	80010c8 <decode+0xbc>
				case 2 :
					rejLS = 1;
 80010b2:	2301      	movs	r3, #1
 80010b4:	71bb      	strb	r3, [r7, #6]
					break;
 80010b6:	e007      	b.n	80010c8 <decode+0xbc>
				case 4 :
					rejLS = 0b10;
 80010b8:	2302      	movs	r3, #2
 80010ba:	71bb      	strb	r3, [r7, #6]
					break;
 80010bc:	e004      	b.n	80010c8 <decode+0xbc>
				case 8 :
					rejLS = 0b11;
 80010be:	2303      	movs	r3, #3
 80010c0:	71bb      	strb	r3, [r7, #6]
					break;
 80010c2:	e001      	b.n	80010c8 <decode+0xbc>
				default: rejLS = 0b00;
 80010c4:	2300      	movs	r3, #0
 80010c6:	71bb      	strb	r3, [r7, #6]
	        }
		return rejMS + rejLS + 1;
 80010c8:	79fa      	ldrb	r2, [r7, #7]
 80010ca:	79bb      	ldrb	r3, [r7, #6]
 80010cc:	4413      	add	r3, r2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	3301      	adds	r3, #1
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	e000      	b.n	80010d8 <decode+0xcc>
	}

	return 0;
 80010d6:	2300      	movs	r3, #0

}
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000000 	.word	0x20000000

080010e4 <KeyLOGIC>:
/* USER CODE BEGIN 0 */



void KeyLOGIC( void * pvParameters )
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	uint8_t keycode = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]
	uint16_t counter = 10000;
 80010f0:	f242 7310 	movw	r3, #10000	; 0x2710
 80010f4:	82fb      	strh	r3, [r7, #22]
	uint8_t flag = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	757b      	strb	r3, [r7, #21]
	char *code = '0';
 80010fa:	2330      	movs	r3, #48	; 0x30
 80010fc:	613b      	str	r3, [r7, #16]
	{
		//if( readKeypadSemaphore != NULL )
		//{


					keycode = decode();
 80010fe:	f7ff ff85 	bl	800100c <decode>
 8001102:	4603      	mov	r3, r0
 8001104:	b2db      	uxtb	r3, r3
 8001106:	73fb      	strb	r3, [r7, #15]

					if (keycode > 0 && keycode < 11 && flag != 0)
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d01d      	beq.n	800114a <KeyLOGIC+0x66>
 800110e:	7bfb      	ldrb	r3, [r7, #15]
 8001110:	2b0a      	cmp	r3, #10
 8001112:	d81a      	bhi.n	800114a <KeyLOGIC+0x66>
 8001114:	7d7b      	ldrb	r3, [r7, #21]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d017      	beq.n	800114a <KeyLOGIC+0x66>
					{
						--keycode;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	3b01      	subs	r3, #1
 800111e:	b2db      	uxtb	r3, r3
 8001120:	73fb      	strb	r3, [r7, #15]
						if( xSemaphoreTake( readKeypadSemaphore, ( TickType_t ) 10 ) == pdTRUE )
 8001122:	4b13      	ldr	r3, [pc, #76]	; (8001170 <KeyLOGIC+0x8c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	210a      	movs	r1, #10
 8001128:	4618      	mov	r0, r3
 800112a:	f003 fbd3 	bl	80048d4 <xQueueSemaphoreTake>
 800112e:	4603      	mov	r3, r0
 8001130:	2b01      	cmp	r3, #1
 8001132:	d107      	bne.n	8001144 <KeyLOGIC+0x60>
						{
							if(xQueueSendToBack(keypadQueue, (void*)&keycode, (TickType_t)10) == pdPASS)
 8001134:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <KeyLOGIC+0x90>)
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	f107 010f 	add.w	r1, r7, #15
 800113c:	2300      	movs	r3, #0
 800113e:	220a      	movs	r2, #10
 8001140:	f003 f94e 	bl	80043e0 <xQueueGenericSend>
								//sprintf(&code, "%01d", keycode);
								//HAL_UART_Transmit(&huart2, &code, 2, 10);
								//xSemaphoreGive( keyPressedSemaphore );
							}
						}
					flag = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	757b      	strb	r3, [r7, #21]
 8001148:	e010      	b.n	800116c <KeyLOGIC+0x88>
					}
					else if(!keycode && !flag)
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1d6      	bne.n	80010fe <KeyLOGIC+0x1a>
 8001150:	7d7b      	ldrb	r3, [r7, #21]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1d3      	bne.n	80010fe <KeyLOGIC+0x1a>
					{
						if(!counter)
 8001156:	8afb      	ldrh	r3, [r7, #22]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d104      	bne.n	8001166 <KeyLOGIC+0x82>
						{
							counter = 10000;
 800115c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001160:	82fb      	strh	r3, [r7, #22]
							flag = 1;
 8001162:	2301      	movs	r3, #1
 8001164:	757b      	strb	r3, [r7, #21]
						}
					counter--;
 8001166:	8afb      	ldrh	r3, [r7, #22]
 8001168:	3b01      	subs	r3, #1
 800116a:	82fb      	strh	r3, [r7, #22]
	{
 800116c:	e7c7      	b.n	80010fe <KeyLOGIC+0x1a>
 800116e:	bf00      	nop
 8001170:	2000014c 	.word	0x2000014c
 8001174:	20000144 	.word	0x20000144

08001178 <DispLOGIC>:

}


void DispLOGIC( void * pvParameters )
{
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b09f      	sub	sp, #124	; 0x7c
 800117c:	af16      	add	r7, sp, #88	; 0x58
 800117e:	6078      	str	r0, [r7, #4]
	uint8_t digits[10] = {0};
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	f107 0318 	add.w	r3, r7, #24
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	809a      	strh	r2, [r3, #4]
	uint8_t buffer = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	74fb      	strb	r3, [r7, #19]
	char *code =  '0';
 8001192:	2330      	movs	r3, #48	; 0x30
 8001194:	60fb      	str	r3, [r7, #12]
	uint8_t counter = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	77fb      	strb	r3, [r7, #31]

	while(1)
	{
	   if(dispQueue != NULL)
 800119a:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <DispLOGIC+0xdc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0fb      	beq.n	800119a <DispLOGIC+0x22>
	   {
		  //digits[counter] = 0;
	      if(xQueueReceive(dispQueue, &(buffer), (TickType_t)10) == pdPASS )
 80011a2:	4b2c      	ldr	r3, [pc, #176]	; (8001254 <DispLOGIC+0xdc>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f107 0113 	add.w	r1, r7, #19
 80011aa:	220a      	movs	r2, #10
 80011ac:	4618      	mov	r0, r3
 80011ae:	f003 fab1 	bl	8004714 <xQueueReceive>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d1f0      	bne.n	800119a <DispLOGIC+0x22>
	      {
	    	  	digits[counter] = buffer;
 80011b8:	7ffb      	ldrb	r3, [r7, #31]
 80011ba:	7cfa      	ldrb	r2, [r7, #19]
 80011bc:	3320      	adds	r3, #32
 80011be:	443b      	add	r3, r7
 80011c0:	f803 2c0c 	strb.w	r2, [r3, #-12]
				sprintf(&code, "%1d%1d%1d%1d", digits[counter], digits[counter-1], digits[counter-2], digits[counter-3]);
 80011c4:	7ffb      	ldrb	r3, [r7, #31]
 80011c6:	3320      	adds	r3, #32
 80011c8:	443b      	add	r3, r7
 80011ca:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80011ce:	4619      	mov	r1, r3
 80011d0:	7ffb      	ldrb	r3, [r7, #31]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	3320      	adds	r3, #32
 80011d6:	443b      	add	r3, r7
 80011d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80011dc:	461c      	mov	r4, r3
 80011de:	7ffb      	ldrb	r3, [r7, #31]
 80011e0:	3b02      	subs	r3, #2
 80011e2:	3320      	adds	r3, #32
 80011e4:	443b      	add	r3, r7
 80011e6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80011ea:	461a      	mov	r2, r3
 80011ec:	7ffb      	ldrb	r3, [r7, #31]
 80011ee:	3b03      	subs	r3, #3
 80011f0:	3320      	adds	r3, #32
 80011f2:	443b      	add	r3, r7
 80011f4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80011f8:	f107 000c 	add.w	r0, r7, #12
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	9200      	str	r2, [sp, #0]
 8001200:	4623      	mov	r3, r4
 8001202:	460a      	mov	r2, r1
 8001204:	4914      	ldr	r1, [pc, #80]	; (8001258 <DispLOGIC+0xe0>)
 8001206:	f005 fd89 	bl	8006d1c <siprintf>
				HAL_UART_Transmit(&huart2, &code, 4, 10);
 800120a:	f107 010c 	add.w	r1, r7, #12
 800120e:	230a      	movs	r3, #10
 8001210:	2204      	movs	r2, #4
 8001212:	4812      	ldr	r0, [pc, #72]	; (800125c <DispLOGIC+0xe4>)
 8001214:	f002 facb 	bl	80037ae <HAL_UART_Transmit>
				Disp_Write_Word(Conf1, &code, counter+1);
 8001218:	7ffb      	ldrb	r3, [r7, #31]
 800121a:	3301      	adds	r3, #1
 800121c:	b2db      	uxtb	r3, r3
 800121e:	4c10      	ldr	r4, [pc, #64]	; (8001260 <DispLOGIC+0xe8>)
 8001220:	9315      	str	r3, [sp, #84]	; 0x54
 8001222:	f107 030c 	add.w	r3, r7, #12
 8001226:	9314      	str	r3, [sp, #80]	; 0x50
 8001228:	4668      	mov	r0, sp
 800122a:	f104 0310 	add.w	r3, r4, #16
 800122e:	2250      	movs	r2, #80	; 0x50
 8001230:	4619      	mov	r1, r3
 8001232:	f005 fd5d 	bl	8006cf0 <memcpy>
 8001236:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800123a:	f7ff fc63 	bl	8000b04 <Disp_Write_Word>
				//code = ' ';
				if(counter < 9) counter++;
 800123e:	7ffb      	ldrb	r3, [r7, #31]
 8001240:	2b08      	cmp	r3, #8
 8001242:	d803      	bhi.n	800124c <DispLOGIC+0xd4>
 8001244:	7ffb      	ldrb	r3, [r7, #31]
 8001246:	3301      	adds	r3, #1
 8001248:	77fb      	strb	r3, [r7, #31]
 800124a:	e7a6      	b.n	800119a <DispLOGIC+0x22>
				else counter = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	77fb      	strb	r3, [r7, #31]
	   if(dispQueue != NULL)
 8001250:	e7a3      	b.n	800119a <DispLOGIC+0x22>
 8001252:	bf00      	nop
 8001254:	20000148 	.word	0x20000148
 8001258:	080075f4 	.word	0x080075f4
 800125c:	200001d8 	.word	0x200001d8
 8001260:	200000e4 	.word	0x200000e4

08001264 <generateRandArray>:
	   }
	}
}

int * generateRandArray()
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
	char *code = '0';
 800126a:	2330      	movs	r3, #48	; 0x30
 800126c:	603b      	str	r3, [r7, #0]
	static int tab[10];
	int i = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, "generate", 8, 10);
 8001272:	230a      	movs	r3, #10
 8001274:	2208      	movs	r2, #8
 8001276:	491b      	ldr	r1, [pc, #108]	; (80012e4 <generateRandArray+0x80>)
 8001278:	481b      	ldr	r0, [pc, #108]	; (80012e8 <generateRandArray+0x84>)
 800127a:	f002 fa98 	bl	80037ae <HAL_UART_Transmit>
	for(i=0; i<10;i++){
 800127e:	2300      	movs	r3, #0
 8001280:	607b      	str	r3, [r7, #4]
 8001282:	e026      	b.n	80012d2 <generateRandArray+0x6e>
		HAL_ADC_Start(&hadc1);
 8001284:	4819      	ldr	r0, [pc, #100]	; (80012ec <generateRandArray+0x88>)
 8001286:	f000 fc13 	bl	8001ab0 <HAL_ADC_Start>
		tab[i] = HAL_ADC_GetValue(&hadc1)%10;
 800128a:	4818      	ldr	r0, [pc, #96]	; (80012ec <generateRandArray+0x88>)
 800128c:	f000 fce2 	bl	8001c54 <HAL_ADC_GetValue>
 8001290:	4601      	mov	r1, r0
 8001292:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <generateRandArray+0x8c>)
 8001294:	fba3 2301 	umull	r2, r3, r3, r1
 8001298:	08da      	lsrs	r2, r3, #3
 800129a:	4613      	mov	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	1aca      	subs	r2, r1, r3
 80012a4:	4611      	mov	r1, r2
 80012a6:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <generateRandArray+0x90>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		sprintf(&code, "%1d", tab[i]);
 80012ae:	4a11      	ldr	r2, [pc, #68]	; (80012f4 <generateRandArray+0x90>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012b6:	463b      	mov	r3, r7
 80012b8:	490f      	ldr	r1, [pc, #60]	; (80012f8 <generateRandArray+0x94>)
 80012ba:	4618      	mov	r0, r3
 80012bc:	f005 fd2e 	bl	8006d1c <siprintf>
		HAL_UART_Transmit(&huart2, &code, 1, 10);
 80012c0:	4639      	mov	r1, r7
 80012c2:	230a      	movs	r3, #10
 80012c4:	2201      	movs	r2, #1
 80012c6:	4808      	ldr	r0, [pc, #32]	; (80012e8 <generateRandArray+0x84>)
 80012c8:	f002 fa71 	bl	80037ae <HAL_UART_Transmit>
	for(i=0; i<10;i++){
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3301      	adds	r3, #1
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2b09      	cmp	r3, #9
 80012d6:	ddd5      	ble.n	8001284 <generateRandArray+0x20>
	}
	return tab;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <generateRandArray+0x90>)
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	08007604 	.word	0x08007604
 80012e8:	200001d8 	.word	0x200001d8
 80012ec:	20000094 	.word	0x20000094
 80012f0:	cccccccd 	.word	0xcccccccd
 80012f4:	20000154 	.word	0x20000154
 80012f8:	08007610 	.word	0x08007610

080012fc <mainLOGIC>:

void mainLOGIC( void * pvParameters )
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	; 0x28
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

	uint8_t buffer = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	char *code = '0';
 800130a:	2330      	movs	r3, #48	; 0x30
 800130c:	61bb      	str	r3, [r7, #24]
	uint8_t randomlyGeneratedArray[10];
	int *pointerTorandomlyGeneratedArray;
	pointerTorandomlyGeneratedArray = generateRandArray();
 800130e:	f7ff ffa9 	bl	8001264 <generateRandArray>
 8001312:	61f8      	str	r0, [r7, #28]
	int i = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_UART_Transmit(&huart2, "copied", 6, 10);
 8001318:	230a      	movs	r3, #10
 800131a:	2206      	movs	r2, #6
 800131c:	4916      	ldr	r1, [pc, #88]	; (8001378 <mainLOGIC+0x7c>)
 800131e:	4817      	ldr	r0, [pc, #92]	; (800137c <mainLOGIC+0x80>)
 8001320:	f002 fa45 	bl	80037ae <HAL_UART_Transmit>
	for ( i = 0; i < 10; i++ ) {
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
 8001328:	e021      	b.n	800136e <mainLOGIC+0x72>
		randomlyGeneratedArray[i] = *(pointerTorandomlyGeneratedArray+i);
 800132a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	69fa      	ldr	r2, [r7, #28]
 8001330:	4413      	add	r3, r2
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	b2d9      	uxtb	r1, r3
 8001336:	f107 020c 	add.w	r2, r7, #12
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	4413      	add	r3, r2
 800133e:	460a      	mov	r2, r1
 8001340:	701a      	strb	r2, [r3, #0]
		sprintf(&code, "%1d", randomlyGeneratedArray[i]);
 8001342:	f107 020c 	add.w	r2, r7, #12
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	4413      	add	r3, r2
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	f107 0318 	add.w	r3, r7, #24
 8001352:	490b      	ldr	r1, [pc, #44]	; (8001380 <mainLOGIC+0x84>)
 8001354:	4618      	mov	r0, r3
 8001356:	f005 fce1 	bl	8006d1c <siprintf>
		HAL_UART_Transmit(&huart2, &code, 1, 10);
 800135a:	f107 0118 	add.w	r1, r7, #24
 800135e:	230a      	movs	r3, #10
 8001360:	2201      	movs	r2, #1
 8001362:	4806      	ldr	r0, [pc, #24]	; (800137c <mainLOGIC+0x80>)
 8001364:	f002 fa23 	bl	80037ae <HAL_UART_Transmit>
	for ( i = 0; i < 10; i++ ) {
 8001368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136a:	3301      	adds	r3, #1
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
 800136e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001370:	2b09      	cmp	r3, #9
 8001372:	ddda      	ble.n	800132a <mainLOGIC+0x2e>
	}

	while(1)
 8001374:	e7fe      	b.n	8001374 <mainLOGIC+0x78>
 8001376:	bf00      	nop
 8001378:	08007614 	.word	0x08007614
 800137c:	200001d8 	.word	0x200001d8
 8001380:	08007610 	.word	0x08007610

08001384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b097      	sub	sp, #92	; 0x5c
 8001388:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800138a:	f000 fadb 	bl	8001944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800138e:	f000 f8b3 	bl	80014f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001392:	f7ff fcab 	bl	8000cec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001396:	f000 fa39 	bl	800180c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800139a:	f000 f921 	bl	80015e0 <MX_SPI1_Init>
  MX_ADC1_Init();
 800139e:	f7ff fc05 	bl	8000bac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  Conf1.GPIO_Pin=GPIO_PIN_6;
 80013a2:	4b46      	ldr	r3, [pc, #280]	; (80014bc <main+0x138>)
 80013a4:	2240      	movs	r2, #64	; 0x40
 80013a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  Conf1.GPIOx=GPIOB;
 80013aa:	4b44      	ldr	r3, [pc, #272]	; (80014bc <main+0x138>)
 80013ac:	4a44      	ldr	r2, [pc, #272]	; (80014c0 <main+0x13c>)
 80013ae:	659a      	str	r2, [r3, #88]	; 0x58
  Conf1.hspi=hspi1;
 80013b0:	4a42      	ldr	r2, [pc, #264]	; (80014bc <main+0x138>)
 80013b2:	4b44      	ldr	r3, [pc, #272]	; (80014c4 <main+0x140>)
 80013b4:	4610      	mov	r0, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	2358      	movs	r3, #88	; 0x58
 80013ba:	461a      	mov	r2, r3
 80013bc:	f005 fc98 	bl	8006cf0 <memcpy>
  Disp_Init(Conf1, 0x01);
 80013c0:	4c3e      	ldr	r4, [pc, #248]	; (80014bc <main+0x138>)
 80013c2:	2301      	movs	r3, #1
 80013c4:	9314      	str	r3, [sp, #80]	; 0x50
 80013c6:	4668      	mov	r0, sp
 80013c8:	f104 0310 	add.w	r3, r4, #16
 80013cc:	2250      	movs	r2, #80	; 0x50
 80013ce:	4619      	mov	r1, r3
 80013d0:	f005 fc8e 	bl	8006cf0 <memcpy>
 80013d4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013d8:	f7ff f909 	bl	80005ee <Disp_Init>

  xTaskCreate(
 80013dc:	2300      	movs	r3, #0
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	2301      	movs	r3, #1
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	2300      	movs	r3, #0
 80013e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013ea:	4937      	ldr	r1, [pc, #220]	; (80014c8 <main+0x144>)
 80013ec:	4837      	ldr	r0, [pc, #220]	; (80014cc <main+0x148>)
 80013ee:	f003 fd60 	bl	8004eb2 <xTaskCreate>
                      1000,      /* Stack size in words, not bytes. */
                      NULL,    /* Parameter passed into the task. */
                      1,/* Priority at which the task is created. */
                      NULL );      /* Used to pass out the created task's handle. */

  xTaskCreate(
 80013f2:	2300      	movs	r3, #0
 80013f4:	9301      	str	r3, [sp, #4]
 80013f6:	2301      	movs	r3, #1
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	2300      	movs	r3, #0
 80013fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001400:	4933      	ldr	r1, [pc, #204]	; (80014d0 <main+0x14c>)
 8001402:	4834      	ldr	r0, [pc, #208]	; (80014d4 <main+0x150>)
 8001404:	f003 fd55 	bl	8004eb2 <xTaskCreate>
                      1000,      /* Stack size in words, not bytes. */
                      NULL,    /* Parameter passed into the task. */
                      1,/* Priority at which the task is created. */
                      NULL );      /* Used to pass out the created task's handle. */

  xTaskCreate(
 8001408:	2300      	movs	r3, #0
 800140a:	9301      	str	r3, [sp, #4]
 800140c:	2301      	movs	r3, #1
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	2300      	movs	r3, #0
 8001412:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001416:	4930      	ldr	r1, [pc, #192]	; (80014d8 <main+0x154>)
 8001418:	4830      	ldr	r0, [pc, #192]	; (80014dc <main+0x158>)
 800141a:	f003 fd4a 	bl	8004eb2 <xTaskCreate>
                      NULL );      /* Used to pass out the created task's handle. */




  keypadQueue = xQueueCreate( 10, sizeof(uint8_t));
 800141e:	2200      	movs	r2, #0
 8001420:	2101      	movs	r1, #1
 8001422:	200a      	movs	r0, #10
 8001424:	f002 ff7e 	bl	8004324 <xQueueGenericCreate>
 8001428:	4603      	mov	r3, r0
 800142a:	4a2d      	ldr	r2, [pc, #180]	; (80014e0 <main+0x15c>)
 800142c:	6013      	str	r3, [r2, #0]
  if(keypadQueue == 0) HAL_UART_Transmit(&huart2, "Err_queue", 9, 10);
 800142e:	4b2c      	ldr	r3, [pc, #176]	; (80014e0 <main+0x15c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d105      	bne.n	8001442 <main+0xbe>
 8001436:	230a      	movs	r3, #10
 8001438:	2209      	movs	r2, #9
 800143a:	492a      	ldr	r1, [pc, #168]	; (80014e4 <main+0x160>)
 800143c:	482a      	ldr	r0, [pc, #168]	; (80014e8 <main+0x164>)
 800143e:	f002 f9b6 	bl	80037ae <HAL_UART_Transmit>
  dispQueue = xQueueCreate( 10, sizeof(uint8_t));
 8001442:	2200      	movs	r2, #0
 8001444:	2101      	movs	r1, #1
 8001446:	200a      	movs	r0, #10
 8001448:	f002 ff6c 	bl	8004324 <xQueueGenericCreate>
 800144c:	4603      	mov	r3, r0
 800144e:	4a27      	ldr	r2, [pc, #156]	; (80014ec <main+0x168>)
 8001450:	6013      	str	r3, [r2, #0]
  if(dispQueue == 0) HAL_UART_Transmit(&huart2, "Err_queue", 9, 10);
 8001452:	4b26      	ldr	r3, [pc, #152]	; (80014ec <main+0x168>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d105      	bne.n	8001466 <main+0xe2>
 800145a:	230a      	movs	r3, #10
 800145c:	2209      	movs	r2, #9
 800145e:	4921      	ldr	r1, [pc, #132]	; (80014e4 <main+0x160>)
 8001460:	4821      	ldr	r0, [pc, #132]	; (80014e8 <main+0x164>)
 8001462:	f002 f9a4 	bl	80037ae <HAL_UART_Transmit>

  readKeypadSemaphore = xSemaphoreCreateBinary();
 8001466:	2203      	movs	r2, #3
 8001468:	2100      	movs	r1, #0
 800146a:	2001      	movs	r0, #1
 800146c:	f002 ff5a 	bl	8004324 <xQueueGenericCreate>
 8001470:	4603      	mov	r3, r0
 8001472:	4a1f      	ldr	r2, [pc, #124]	; (80014f0 <main+0x16c>)
 8001474:	6013      	str	r3, [r2, #0]
  keyPressedSemaphore = xSemaphoreCreateBinary();
 8001476:	2203      	movs	r2, #3
 8001478:	2100      	movs	r1, #0
 800147a:	2001      	movs	r0, #1
 800147c:	f002 ff52 	bl	8004324 <xQueueGenericCreate>
 8001480:	4603      	mov	r3, r0
 8001482:	4a1c      	ldr	r2, [pc, #112]	; (80014f4 <main+0x170>)
 8001484:	6013      	str	r3, [r2, #0]

  xSemaphoreGive( readKeypadSemaphore );
 8001486:	4b1a      	ldr	r3, [pc, #104]	; (80014f0 <main+0x16c>)
 8001488:	6818      	ldr	r0, [r3, #0]
 800148a:	2300      	movs	r3, #0
 800148c:	2200      	movs	r2, #0
 800148e:	2100      	movs	r1, #0
 8001490:	f002 ffa6 	bl	80043e0 <xQueueGenericSend>

  Disp_Clear(Conf1);
 8001494:	4c09      	ldr	r4, [pc, #36]	; (80014bc <main+0x138>)
 8001496:	4668      	mov	r0, sp
 8001498:	f104 0310 	add.w	r3, r4, #16
 800149c:	2250      	movs	r2, #80	; 0x50
 800149e:	4619      	mov	r1, r3
 80014a0:	f005 fc26 	bl	8006cf0 <memcpy>
 80014a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014a8:	f7ff fac1 	bl	8000a2e <Disp_Clear>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80014ac:	f002 fd28 	bl	8003f00 <osKernelInitialize>
  MX_FREERTOS_Init();
 80014b0:	f7ff fc14 	bl	8000cdc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014b4:	f002 fd48 	bl	8003f48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <main+0x134>
 80014ba:	bf00      	nop
 80014bc:	200000e4 	.word	0x200000e4
 80014c0:	40020400 	.word	0x40020400
 80014c4:	2000017c 	.word	0x2000017c
 80014c8:	0800761c 	.word	0x0800761c
 80014cc:	080012fd 	.word	0x080012fd
 80014d0:	08007624 	.word	0x08007624
 80014d4:	080010e5 	.word	0x080010e5
 80014d8:	08007628 	.word	0x08007628
 80014dc:	08001179 	.word	0x08001179
 80014e0:	20000144 	.word	0x20000144
 80014e4:	08007630 	.word	0x08007630
 80014e8:	200001d8 	.word	0x200001d8
 80014ec:	20000148 	.word	0x20000148
 80014f0:	2000014c 	.word	0x2000014c
 80014f4:	20000150 	.word	0x20000150

080014f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b094      	sub	sp, #80	; 0x50
 80014fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	f107 031c 	add.w	r3, r7, #28
 8001502:	2234      	movs	r2, #52	; 0x34
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f005 fc00 	bl	8006d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800151c:	2300      	movs	r3, #0
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <SystemClock_Config+0xd4>)
 8001522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001524:	4a29      	ldr	r2, [pc, #164]	; (80015cc <SystemClock_Config+0xd4>)
 8001526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152a:	6413      	str	r3, [r2, #64]	; 0x40
 800152c:	4b27      	ldr	r3, [pc, #156]	; (80015cc <SystemClock_Config+0xd4>)
 800152e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001538:	2300      	movs	r3, #0
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	4b24      	ldr	r3, [pc, #144]	; (80015d0 <SystemClock_Config+0xd8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001544:	4a22      	ldr	r2, [pc, #136]	; (80015d0 <SystemClock_Config+0xd8>)
 8001546:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800154a:	6013      	str	r3, [r2, #0]
 800154c:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <SystemClock_Config+0xd8>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001558:	2302      	movs	r3, #2
 800155a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800155c:	2301      	movs	r3, #1
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001560:	2310      	movs	r3, #16
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001564:	2302      	movs	r3, #2
 8001566:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001568:	2300      	movs	r3, #0
 800156a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800156c:	2310      	movs	r3, #16
 800156e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001570:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001574:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001576:	2304      	movs	r3, #4
 8001578:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800157a:	2302      	movs	r3, #2
 800157c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800157e:	2302      	movs	r3, #2
 8001580:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001582:	f107 031c 	add.w	r3, r7, #28
 8001586:	4618      	mov	r0, r3
 8001588:	f001 fb96 	bl	8002cb8 <HAL_RCC_OscConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001592:	f000 f81f 	bl	80015d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	230f      	movs	r3, #15
 8001598:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159a:	2302      	movs	r3, #2
 800159c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	2102      	movs	r1, #2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f001 f836 	bl	8002624 <HAL_RCC_ClockConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80015be:	f000 f809 	bl	80015d4 <Error_Handler>
  }
}
 80015c2:	bf00      	nop
 80015c4:	3750      	adds	r7, #80	; 0x50
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40007000 	.word	0x40007000

080015d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d8:	b672      	cpsid	i
}
 80015da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015dc:	e7fe      	b.n	80015dc <Error_Handler+0x8>
	...

080015e0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015e4:	4b17      	ldr	r3, [pc, #92]	; (8001644 <MX_SPI1_Init+0x64>)
 80015e6:	4a18      	ldr	r2, [pc, #96]	; (8001648 <MX_SPI1_Init+0x68>)
 80015e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015ea:	4b16      	ldr	r3, [pc, #88]	; (8001644 <MX_SPI1_Init+0x64>)
 80015ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015f2:	4b14      	ldr	r3, [pc, #80]	; (8001644 <MX_SPI1_Init+0x64>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <MX_SPI1_Init+0x64>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_SPI1_Init+0x64>)
 8001600:	2200      	movs	r2, #0
 8001602:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_SPI1_Init+0x64>)
 8001606:	2200      	movs	r2, #0
 8001608:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_SPI1_Init+0x64>)
 800160c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001610:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_SPI1_Init+0x64>)
 8001614:	2228      	movs	r2, #40	; 0x28
 8001616:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <MX_SPI1_Init+0x64>)
 800161a:	2200      	movs	r2, #0
 800161c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_SPI1_Init+0x64>)
 8001620:	2200      	movs	r2, #0
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <MX_SPI1_Init+0x64>)
 8001626:	2200      	movs	r2, #0
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_SPI1_Init+0x64>)
 800162c:	220a      	movs	r2, #10
 800162e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <MX_SPI1_Init+0x64>)
 8001632:	f001 fddf 	bl	80031f4 <HAL_SPI_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800163c:	f7ff ffca 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2000017c 	.word	0x2000017c
 8001648:	40013000 	.word	0x40013000

0800164c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	; 0x28
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a19      	ldr	r2, [pc, #100]	; (80016d0 <HAL_SPI_MspInit+0x84>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d12b      	bne.n	80016c6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <HAL_SPI_MspInit+0x88>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001676:	4a17      	ldr	r2, [pc, #92]	; (80016d4 <HAL_SPI_MspInit+0x88>)
 8001678:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800167c:	6453      	str	r3, [r2, #68]	; 0x44
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <HAL_SPI_MspInit+0x88>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <HAL_SPI_MspInit+0x88>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a10      	ldr	r2, [pc, #64]	; (80016d4 <HAL_SPI_MspInit+0x88>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <HAL_SPI_MspInit+0x88>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016a6:	23e0      	movs	r3, #224	; 0xe0
 80016a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b2:	2303      	movs	r3, #3
 80016b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016b6:	2305      	movs	r3, #5
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4619      	mov	r1, r3
 80016c0:	4805      	ldr	r0, [pc, #20]	; (80016d8 <HAL_SPI_MspInit+0x8c>)
 80016c2:	f000 fde9 	bl	8002298 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80016c6:	bf00      	nop
 80016c8:	3728      	adds	r7, #40	; 0x28
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40013000 	.word	0x40013000
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40020000 	.word	0x40020000

080016dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_MspInit+0x54>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ea:	4a11      	ldr	r2, [pc, #68]	; (8001730 <HAL_MspInit+0x54>)
 80016ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016f0:	6453      	str	r3, [r2, #68]	; 0x44
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <HAL_MspInit+0x54>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	603b      	str	r3, [r7, #0]
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <HAL_MspInit+0x54>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001706:	4a0a      	ldr	r2, [pc, #40]	; (8001730 <HAL_MspInit+0x54>)
 8001708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170c:	6413      	str	r3, [r2, #64]	; 0x40
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_MspInit+0x54>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	210f      	movs	r1, #15
 800171e:	f06f 0001 	mvn.w	r0, #1
 8001722:	f000 fd90 	bl	8002246 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800

08001734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <NMI_Handler+0x4>

0800173a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <HardFault_Handler+0x4>

08001740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <MemManage_Handler+0x4>

08001746 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800174a:	e7fe      	b.n	800174a <BusFault_Handler+0x4>

0800174c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <UsageFault_Handler+0x4>

08001752 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001764:	f000 f940 	bl	80019e8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001768:	f004 f930 	bl	80059cc <xTaskGetSchedulerState>
 800176c:	4603      	mov	r3, r0
 800176e:	2b01      	cmp	r3, #1
 8001770:	d001      	beq.n	8001776 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001772:	f005 f819 	bl	80067a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001784:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <_sbrk+0x5c>)
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <_sbrk+0x60>)
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001790:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <_sbrk+0x64>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d102      	bne.n	800179e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001798:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <_sbrk+0x64>)
 800179a:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <_sbrk+0x68>)
 800179c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <_sbrk+0x64>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d207      	bcs.n	80017bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017ac:	f005 fa76 	bl	8006c9c <__errno>
 80017b0:	4603      	mov	r3, r0
 80017b2:	220c      	movs	r2, #12
 80017b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ba:	e009      	b.n	80017d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <_sbrk+0x64>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017c2:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	4a05      	ldr	r2, [pc, #20]	; (80017e0 <_sbrk+0x64>)
 80017cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ce:	68fb      	ldr	r3, [r7, #12]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20020000 	.word	0x20020000
 80017dc:	00000400 	.word	0x00000400
 80017e0:	200001d4 	.word	0x200001d4
 80017e4:	20004b80 	.word	0x20004b80

080017e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <SystemInit+0x20>)
 80017ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017f2:	4a05      	ldr	r2, [pc, #20]	; (8001808 <SystemInit+0x20>)
 80017f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_USART2_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001818:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800181c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001844:	f001 ff66 	bl	8003714 <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f7ff fec1 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200001d8 	.word	0x200001d8
 800185c:	40004400 	.word	0x40004400

08001860 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	; 0x28
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a19      	ldr	r2, [pc, #100]	; (80018e4 <HAL_UART_MspInit+0x84>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d12b      	bne.n	80018da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	4b18      	ldr	r3, [pc, #96]	; (80018e8 <HAL_UART_MspInit+0x88>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	4a17      	ldr	r2, [pc, #92]	; (80018e8 <HAL_UART_MspInit+0x88>)
 800188c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001890:	6413      	str	r3, [r2, #64]	; 0x40
 8001892:	4b15      	ldr	r3, [pc, #84]	; (80018e8 <HAL_UART_MspInit+0x88>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <HAL_UART_MspInit+0x88>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a10      	ldr	r2, [pc, #64]	; (80018e8 <HAL_UART_MspInit+0x88>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <HAL_UART_MspInit+0x88>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018ba:	230c      	movs	r3, #12
 80018bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018ca:	2307      	movs	r3, #7
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	; (80018ec <HAL_UART_MspInit+0x8c>)
 80018d6:	f000 fcdf 	bl	8002298 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018da:	bf00      	nop
 80018dc:	3728      	adds	r7, #40	; 0x28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40004400 	.word	0x40004400
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40020000 	.word	0x40020000

080018f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001928 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f4:	480d      	ldr	r0, [pc, #52]	; (800192c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018f6:	490e      	ldr	r1, [pc, #56]	; (8001930 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018f8:	4a0e      	ldr	r2, [pc, #56]	; (8001934 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018fc:	e002      	b.n	8001904 <LoopCopyDataInit>

080018fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001902:	3304      	adds	r3, #4

08001904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001908:	d3f9      	bcc.n	80018fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800190c:	4c0b      	ldr	r4, [pc, #44]	; (800193c <LoopFillZerobss+0x26>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001910:	e001      	b.n	8001916 <LoopFillZerobss>

08001912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001914:	3204      	adds	r2, #4

08001916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001918:	d3fb      	bcc.n	8001912 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800191a:	f7ff ff65 	bl	80017e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800191e:	f005 f9c3 	bl	8006ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001922:	f7ff fd2f 	bl	8001384 <main>
  bx  lr    
 8001926:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001928:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001934:	080079a0 	.word	0x080079a0
  ldr r2, =_sbss
 8001938:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800193c:	20004b80 	.word	0x20004b80

08001940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC_IRQHandler>
	...

08001944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001948:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <HAL_Init+0x40>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0d      	ldr	r2, [pc, #52]	; (8001984 <HAL_Init+0x40>)
 800194e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001954:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <HAL_Init+0x40>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0a      	ldr	r2, [pc, #40]	; (8001984 <HAL_Init+0x40>)
 800195a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800195e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001960:	4b08      	ldr	r3, [pc, #32]	; (8001984 <HAL_Init+0x40>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a07      	ldr	r2, [pc, #28]	; (8001984 <HAL_Init+0x40>)
 8001966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800196c:	2003      	movs	r0, #3
 800196e:	f000 fc5f 	bl	8002230 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001972:	200f      	movs	r0, #15
 8001974:	f000 f808 	bl	8001988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001978:	f7ff feb0 	bl	80016dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023c00 	.word	0x40023c00

08001988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001990:	4b12      	ldr	r3, [pc, #72]	; (80019dc <HAL_InitTick+0x54>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <HAL_InitTick+0x58>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4619      	mov	r1, r3
 800199a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800199e:	fbb3 f3f1 	udiv	r3, r3, r1
 80019a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 fc69 	bl	800227e <HAL_SYSTICK_Config>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e00e      	b.n	80019d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b0f      	cmp	r3, #15
 80019ba:	d80a      	bhi.n	80019d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019bc:	2200      	movs	r2, #0
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295
 80019c4:	f000 fc3f 	bl	8002246 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019c8:	4a06      	ldr	r2, [pc, #24]	; (80019e4 <HAL_InitTick+0x5c>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
 80019d0:	e000      	b.n	80019d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000004 	.word	0x20000004
 80019e0:	2000000c 	.word	0x2000000c
 80019e4:	20000008 	.word	0x20000008

080019e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <HAL_IncTick+0x20>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <HAL_IncTick+0x24>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <HAL_IncTick+0x24>)
 80019fa:	6013      	str	r3, [r2, #0]
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	2000000c 	.word	0x2000000c
 8001a0c:	2000021c 	.word	0x2000021c

08001a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return uwTick;
 8001a14:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <HAL_GetTick+0x14>)
 8001a16:	681b      	ldr	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	2000021c 	.word	0x2000021c

08001a28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a30:	2300      	movs	r3, #0
 8001a32:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e033      	b.n	8001aa6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d109      	bne.n	8001a5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff f904 	bl	8000c54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	f003 0310 	and.w	r3, r3, #16
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d118      	bne.n	8001a98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a6e:	f023 0302 	bic.w	r3, r3, #2
 8001a72:	f043 0202 	orr.w	r2, r3, #2
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 fa2a 	bl	8001ed4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f023 0303 	bic.w	r3, r3, #3
 8001a8e:	f043 0201 	orr.w	r2, r3, #1
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	641a      	str	r2, [r3, #64]	; 0x40
 8001a96:	e001      	b.n	8001a9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
	...

08001ab0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d101      	bne.n	8001aca <HAL_ADC_Start+0x1a>
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e0b2      	b.n	8001c30 <HAL_ADC_Start+0x180>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d018      	beq.n	8001b12 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f042 0201 	orr.w	r2, r2, #1
 8001aee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001af0:	4b52      	ldr	r3, [pc, #328]	; (8001c3c <HAL_ADC_Start+0x18c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a52      	ldr	r2, [pc, #328]	; (8001c40 <HAL_ADC_Start+0x190>)
 8001af6:	fba2 2303 	umull	r2, r3, r2, r3
 8001afa:	0c9a      	lsrs	r2, r3, #18
 8001afc:	4613      	mov	r3, r2
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	4413      	add	r3, r2
 8001b02:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b04:	e002      	b.n	8001b0c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f9      	bne.n	8001b06 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d17a      	bne.n	8001c16 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b24:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b28:	f023 0301 	bic.w	r3, r3, #1
 8001b2c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d007      	beq.n	8001b52 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b4a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b5e:	d106      	bne.n	8001b6e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b64:	f023 0206 	bic.w	r2, r3, #6
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	645a      	str	r2, [r3, #68]	; 0x44
 8001b6c:	e002      	b.n	8001b74 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b7c:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_ADC_Start+0x194>)
 8001b7e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001b88:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 031f 	and.w	r3, r3, #31
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d12a      	bne.n	8001bec <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a2b      	ldr	r2, [pc, #172]	; (8001c48 <HAL_ADC_Start+0x198>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d015      	beq.n	8001bcc <HAL_ADC_Start+0x11c>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a29      	ldr	r2, [pc, #164]	; (8001c4c <HAL_ADC_Start+0x19c>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d105      	bne.n	8001bb6 <HAL_ADC_Start+0x106>
 8001baa:	4b26      	ldr	r3, [pc, #152]	; (8001c44 <HAL_ADC_Start+0x194>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 031f 	and.w	r3, r3, #31
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00a      	beq.n	8001bcc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a25      	ldr	r2, [pc, #148]	; (8001c50 <HAL_ADC_Start+0x1a0>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d136      	bne.n	8001c2e <HAL_ADC_Start+0x17e>
 8001bc0:	4b20      	ldr	r3, [pc, #128]	; (8001c44 <HAL_ADC_Start+0x194>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0310 	and.w	r3, r3, #16
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d130      	bne.n	8001c2e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d129      	bne.n	8001c2e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	e020      	b.n	8001c2e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a15      	ldr	r2, [pc, #84]	; (8001c48 <HAL_ADC_Start+0x198>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d11b      	bne.n	8001c2e <HAL_ADC_Start+0x17e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d114      	bne.n	8001c2e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	e00b      	b.n	8001c2e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	f043 0210 	orr.w	r2, r3, #16
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c26:	f043 0201 	orr.w	r2, r3, #1
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	20000004 	.word	0x20000004
 8001c40:	431bde83 	.word	0x431bde83
 8001c44:	40012300 	.word	0x40012300
 8001c48:	40012000 	.word	0x40012000
 8001c4c:	40012100 	.word	0x40012100
 8001c50:	40012200 	.word	0x40012200

08001c54 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d101      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x1c>
 8001c88:	2302      	movs	r3, #2
 8001c8a:	e113      	b.n	8001eb4 <HAL_ADC_ConfigChannel+0x244>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b09      	cmp	r3, #9
 8001c9a:	d925      	bls.n	8001ce8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68d9      	ldr	r1, [r3, #12]
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4613      	mov	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	4413      	add	r3, r2
 8001cb0:	3b1e      	subs	r3, #30
 8001cb2:	2207      	movs	r2, #7
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43da      	mvns	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68d9      	ldr	r1, [r3, #12]
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4403      	add	r3, r0
 8001cda:	3b1e      	subs	r3, #30
 8001cdc:	409a      	lsls	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	e022      	b.n	8001d2e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6919      	ldr	r1, [r3, #16]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	2207      	movs	r2, #7
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	400a      	ands	r2, r1
 8001d0a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6919      	ldr	r1, [r3, #16]
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	4603      	mov	r3, r0
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	4403      	add	r3, r0
 8001d24:	409a      	lsls	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b06      	cmp	r3, #6
 8001d34:	d824      	bhi.n	8001d80 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	4613      	mov	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	3b05      	subs	r3, #5
 8001d48:	221f      	movs	r2, #31
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43da      	mvns	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	400a      	ands	r2, r1
 8001d56:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	4618      	mov	r0, r3
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	3b05      	subs	r3, #5
 8001d72:	fa00 f203 	lsl.w	r2, r0, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d7e:	e04c      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d824      	bhi.n	8001dd2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	3b23      	subs	r3, #35	; 0x23
 8001d9a:	221f      	movs	r2, #31
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43da      	mvns	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	400a      	ands	r2, r1
 8001da8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	4618      	mov	r0, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3b23      	subs	r3, #35	; 0x23
 8001dc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	631a      	str	r2, [r3, #48]	; 0x30
 8001dd0:	e023      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	3b41      	subs	r3, #65	; 0x41
 8001de4:	221f      	movs	r2, #31
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43da      	mvns	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	400a      	ands	r2, r1
 8001df2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	4618      	mov	r0, r3
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	4613      	mov	r3, r2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3b41      	subs	r3, #65	; 0x41
 8001e0e:	fa00 f203 	lsl.w	r2, r0, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e1a:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <HAL_ADC_ConfigChannel+0x250>)
 8001e1c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a28      	ldr	r2, [pc, #160]	; (8001ec4 <HAL_ADC_ConfigChannel+0x254>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d10f      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x1d8>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b12      	cmp	r3, #18
 8001e2e:	d10b      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a1d      	ldr	r2, [pc, #116]	; (8001ec4 <HAL_ADC_ConfigChannel+0x254>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d12b      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x23a>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a1c      	ldr	r2, [pc, #112]	; (8001ec8 <HAL_ADC_ConfigChannel+0x258>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d003      	beq.n	8001e64 <HAL_ADC_ConfigChannel+0x1f4>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b11      	cmp	r3, #17
 8001e62:	d122      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a11      	ldr	r2, [pc, #68]	; (8001ec8 <HAL_ADC_ConfigChannel+0x258>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d111      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e86:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <HAL_ADC_ConfigChannel+0x25c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a11      	ldr	r2, [pc, #68]	; (8001ed0 <HAL_ADC_ConfigChannel+0x260>)
 8001e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e90:	0c9a      	lsrs	r2, r3, #18
 8001e92:	4613      	mov	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e9c:	e002      	b.n	8001ea4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f9      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	40012300 	.word	0x40012300
 8001ec4:	40012000 	.word	0x40012000
 8001ec8:	10000012 	.word	0x10000012
 8001ecc:	20000004 	.word	0x20000004
 8001ed0:	431bde83 	.word	0x431bde83

08001ed4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001edc:	4b79      	ldr	r3, [pc, #484]	; (80020c4 <ADC_Init+0x1f0>)
 8001ede:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6859      	ldr	r1, [r3, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	021a      	lsls	r2, r3, #8
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001f2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6859      	ldr	r1, [r3, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6899      	ldr	r1, [r3, #8]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f66:	4a58      	ldr	r2, [pc, #352]	; (80020c8 <ADC_Init+0x1f4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d022      	beq.n	8001fb2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f7a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6899      	ldr	r1, [r3, #8]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6899      	ldr	r1, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	e00f      	b.n	8001fd2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fd0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0202 	bic.w	r2, r2, #2
 8001fe0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6899      	ldr	r1, [r3, #8]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	7e1b      	ldrb	r3, [r3, #24]
 8001fec:	005a      	lsls	r2, r3, #1
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d01b      	beq.n	8002038 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800200e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800201e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6859      	ldr	r1, [r3, #4]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202a:	3b01      	subs	r3, #1
 800202c:	035a      	lsls	r2, r3, #13
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	e007      	b.n	8002048 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002046:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002056:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	3b01      	subs	r3, #1
 8002064:	051a      	lsls	r2, r3, #20
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	430a      	orrs	r2, r1
 800206c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800207c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6899      	ldr	r1, [r3, #8]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800208a:	025a      	lsls	r2, r3, #9
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6899      	ldr	r1, [r3, #8]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	029a      	lsls	r2, r3, #10
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	609a      	str	r2, [r3, #8]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	40012300 	.word	0x40012300
 80020c8:	0f000001 	.word	0x0f000001

080020cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020dc:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <__NVIC_SetPriorityGrouping+0x44>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020e2:	68ba      	ldr	r2, [r7, #8]
 80020e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020e8:	4013      	ands	r3, r2
 80020ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020fe:	4a04      	ldr	r2, [pc, #16]	; (8002110 <__NVIC_SetPriorityGrouping+0x44>)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	60d3      	str	r3, [r2, #12]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002118:	4b04      	ldr	r3, [pc, #16]	; (800212c <__NVIC_GetPriorityGrouping+0x18>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	0a1b      	lsrs	r3, r3, #8
 800211e:	f003 0307 	and.w	r3, r3, #7
}
 8002122:	4618      	mov	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000ed00 	.word	0xe000ed00

08002130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	6039      	str	r1, [r7, #0]
 800213a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800213c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002140:	2b00      	cmp	r3, #0
 8002142:	db0a      	blt.n	800215a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	490c      	ldr	r1, [pc, #48]	; (800217c <__NVIC_SetPriority+0x4c>)
 800214a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214e:	0112      	lsls	r2, r2, #4
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	440b      	add	r3, r1
 8002154:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002158:	e00a      	b.n	8002170 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	b2da      	uxtb	r2, r3
 800215e:	4908      	ldr	r1, [pc, #32]	; (8002180 <__NVIC_SetPriority+0x50>)
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	3b04      	subs	r3, #4
 8002168:	0112      	lsls	r2, r2, #4
 800216a:	b2d2      	uxtb	r2, r2
 800216c:	440b      	add	r3, r1
 800216e:	761a      	strb	r2, [r3, #24]
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000e100 	.word	0xe000e100
 8002180:	e000ed00 	.word	0xe000ed00

08002184 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002184:	b480      	push	{r7}
 8002186:	b089      	sub	sp, #36	; 0x24
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	f1c3 0307 	rsb	r3, r3, #7
 800219e:	2b04      	cmp	r3, #4
 80021a0:	bf28      	it	cs
 80021a2:	2304      	movcs	r3, #4
 80021a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3304      	adds	r3, #4
 80021aa:	2b06      	cmp	r3, #6
 80021ac:	d902      	bls.n	80021b4 <NVIC_EncodePriority+0x30>
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3b03      	subs	r3, #3
 80021b2:	e000      	b.n	80021b6 <NVIC_EncodePriority+0x32>
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b8:	f04f 32ff 	mov.w	r2, #4294967295
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43da      	mvns	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	401a      	ands	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021cc:	f04f 31ff 	mov.w	r1, #4294967295
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	fa01 f303 	lsl.w	r3, r1, r3
 80021d6:	43d9      	mvns	r1, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021dc:	4313      	orrs	r3, r2
         );
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3724      	adds	r7, #36	; 0x24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3b01      	subs	r3, #1
 80021f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021fc:	d301      	bcc.n	8002202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021fe:	2301      	movs	r3, #1
 8002200:	e00f      	b.n	8002222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002202:	4a0a      	ldr	r2, [pc, #40]	; (800222c <SysTick_Config+0x40>)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3b01      	subs	r3, #1
 8002208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800220a:	210f      	movs	r1, #15
 800220c:	f04f 30ff 	mov.w	r0, #4294967295
 8002210:	f7ff ff8e 	bl	8002130 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002214:	4b05      	ldr	r3, [pc, #20]	; (800222c <SysTick_Config+0x40>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800221a:	4b04      	ldr	r3, [pc, #16]	; (800222c <SysTick_Config+0x40>)
 800221c:	2207      	movs	r2, #7
 800221e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	e000e010 	.word	0xe000e010

08002230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f7ff ff47 	bl	80020cc <__NVIC_SetPriorityGrouping>
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002246:	b580      	push	{r7, lr}
 8002248:	b086      	sub	sp, #24
 800224a:	af00      	add	r7, sp, #0
 800224c:	4603      	mov	r3, r0
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
 8002252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002258:	f7ff ff5c 	bl	8002114 <__NVIC_GetPriorityGrouping>
 800225c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	68b9      	ldr	r1, [r7, #8]
 8002262:	6978      	ldr	r0, [r7, #20]
 8002264:	f7ff ff8e 	bl	8002184 <NVIC_EncodePriority>
 8002268:	4602      	mov	r2, r0
 800226a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff ff5d 	bl	8002130 <__NVIC_SetPriority>
}
 8002276:	bf00      	nop
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff ffb0 	bl	80021ec <SysTick_Config>
 800228c:	4603      	mov	r3, r0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
	...

08002298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002298:	b480      	push	{r7}
 800229a:	b089      	sub	sp, #36	; 0x24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	e165      	b.n	8002580 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b4:	2201      	movs	r2, #1
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	4013      	ands	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	f040 8154 	bne.w	800257a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d005      	beq.n	80022ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d130      	bne.n	800234c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	2203      	movs	r2, #3
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4013      	ands	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002320:	2201      	movs	r2, #1
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	091b      	lsrs	r3, r3, #4
 8002336:	f003 0201 	and.w	r2, r3, #1
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 0303 	and.w	r3, r3, #3
 8002354:	2b03      	cmp	r3, #3
 8002356:	d017      	beq.n	8002388 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	2203      	movs	r2, #3
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d123      	bne.n	80023dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	08da      	lsrs	r2, r3, #3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3208      	adds	r2, #8
 800239c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	220f      	movs	r2, #15
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	08da      	lsrs	r2, r3, #3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3208      	adds	r2, #8
 80023d6:	69b9      	ldr	r1, [r7, #24]
 80023d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	2203      	movs	r2, #3
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	4013      	ands	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 0203 	and.w	r2, r3, #3
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4313      	orrs	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80ae 	beq.w	800257a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	4b5d      	ldr	r3, [pc, #372]	; (8002598 <HAL_GPIO_Init+0x300>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002426:	4a5c      	ldr	r2, [pc, #368]	; (8002598 <HAL_GPIO_Init+0x300>)
 8002428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800242c:	6453      	str	r3, [r2, #68]	; 0x44
 800242e:	4b5a      	ldr	r3, [pc, #360]	; (8002598 <HAL_GPIO_Init+0x300>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243a:	4a58      	ldr	r2, [pc, #352]	; (800259c <HAL_GPIO_Init+0x304>)
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	3302      	adds	r3, #2
 8002442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	220f      	movs	r2, #15
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a4f      	ldr	r2, [pc, #316]	; (80025a0 <HAL_GPIO_Init+0x308>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d025      	beq.n	80024b2 <HAL_GPIO_Init+0x21a>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a4e      	ldr	r2, [pc, #312]	; (80025a4 <HAL_GPIO_Init+0x30c>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d01f      	beq.n	80024ae <HAL_GPIO_Init+0x216>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a4d      	ldr	r2, [pc, #308]	; (80025a8 <HAL_GPIO_Init+0x310>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d019      	beq.n	80024aa <HAL_GPIO_Init+0x212>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a4c      	ldr	r2, [pc, #304]	; (80025ac <HAL_GPIO_Init+0x314>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d013      	beq.n	80024a6 <HAL_GPIO_Init+0x20e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a4b      	ldr	r2, [pc, #300]	; (80025b0 <HAL_GPIO_Init+0x318>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d00d      	beq.n	80024a2 <HAL_GPIO_Init+0x20a>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a4a      	ldr	r2, [pc, #296]	; (80025b4 <HAL_GPIO_Init+0x31c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d007      	beq.n	800249e <HAL_GPIO_Init+0x206>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a49      	ldr	r2, [pc, #292]	; (80025b8 <HAL_GPIO_Init+0x320>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d101      	bne.n	800249a <HAL_GPIO_Init+0x202>
 8002496:	2306      	movs	r3, #6
 8002498:	e00c      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 800249a:	2307      	movs	r3, #7
 800249c:	e00a      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 800249e:	2305      	movs	r3, #5
 80024a0:	e008      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 80024a2:	2304      	movs	r3, #4
 80024a4:	e006      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 80024a6:	2303      	movs	r3, #3
 80024a8:	e004      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e002      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <HAL_GPIO_Init+0x21c>
 80024b2:	2300      	movs	r3, #0
 80024b4:	69fa      	ldr	r2, [r7, #28]
 80024b6:	f002 0203 	and.w	r2, r2, #3
 80024ba:	0092      	lsls	r2, r2, #2
 80024bc:	4093      	lsls	r3, r2
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024c4:	4935      	ldr	r1, [pc, #212]	; (800259c <HAL_GPIO_Init+0x304>)
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	3302      	adds	r3, #2
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024d2:	4b3a      	ldr	r3, [pc, #232]	; (80025bc <HAL_GPIO_Init+0x324>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	43db      	mvns	r3, r3
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	4013      	ands	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024f6:	4a31      	ldr	r2, [pc, #196]	; (80025bc <HAL_GPIO_Init+0x324>)
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024fc:	4b2f      	ldr	r3, [pc, #188]	; (80025bc <HAL_GPIO_Init+0x324>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002520:	4a26      	ldr	r2, [pc, #152]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002526:	4b25      	ldr	r3, [pc, #148]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	43db      	mvns	r3, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4013      	ands	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800254a:	4a1c      	ldr	r2, [pc, #112]	; (80025bc <HAL_GPIO_Init+0x324>)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002550:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002574:	4a11      	ldr	r2, [pc, #68]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3301      	adds	r3, #1
 800257e:	61fb      	str	r3, [r7, #28]
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	2b0f      	cmp	r3, #15
 8002584:	f67f ae96 	bls.w	80022b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002588:	bf00      	nop
 800258a:	bf00      	nop
 800258c:	3724      	adds	r7, #36	; 0x24
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	40023800 	.word	0x40023800
 800259c:	40013800 	.word	0x40013800
 80025a0:	40020000 	.word	0x40020000
 80025a4:	40020400 	.word	0x40020400
 80025a8:	40020800 	.word	0x40020800
 80025ac:	40020c00 	.word	0x40020c00
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40021400 	.word	0x40021400
 80025b8:	40021800 	.word	0x40021800
 80025bc:	40013c00 	.word	0x40013c00

080025c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	887b      	ldrh	r3, [r7, #2]
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
 80025dc:	e001      	b.n	80025e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	807b      	strh	r3, [r7, #2]
 80025fc:	4613      	mov	r3, r2
 80025fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002600:	787b      	ldrb	r3, [r7, #1]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800260c:	e003      	b.n	8002616 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800260e:	887b      	ldrh	r3, [r7, #2]
 8002610:	041a      	lsls	r2, r3, #16
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	619a      	str	r2, [r3, #24]
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e0cc      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002638:	4b68      	ldr	r3, [pc, #416]	; (80027dc <HAL_RCC_ClockConfig+0x1b8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	429a      	cmp	r2, r3
 8002644:	d90c      	bls.n	8002660 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002646:	4b65      	ldr	r3, [pc, #404]	; (80027dc <HAL_RCC_ClockConfig+0x1b8>)
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800264e:	4b63      	ldr	r3, [pc, #396]	; (80027dc <HAL_RCC_ClockConfig+0x1b8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 030f 	and.w	r3, r3, #15
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d001      	beq.n	8002660 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0b8      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d020      	beq.n	80026ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002678:	4b59      	ldr	r3, [pc, #356]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	4a58      	ldr	r2, [pc, #352]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 800267e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002682:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0308 	and.w	r3, r3, #8
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002690:	4b53      	ldr	r3, [pc, #332]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	4a52      	ldr	r2, [pc, #328]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800269a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800269c:	4b50      	ldr	r3, [pc, #320]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	494d      	ldr	r1, [pc, #308]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d044      	beq.n	8002744 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d107      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c2:	4b47      	ldr	r3, [pc, #284]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d119      	bne.n	8002702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e07f      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d003      	beq.n	80026e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026de:	2b03      	cmp	r3, #3
 80026e0:	d107      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e2:	4b3f      	ldr	r3, [pc, #252]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d109      	bne.n	8002702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e06f      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f2:	4b3b      	ldr	r3, [pc, #236]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e067      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002702:	4b37      	ldr	r3, [pc, #220]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f023 0203 	bic.w	r2, r3, #3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	4934      	ldr	r1, [pc, #208]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002710:	4313      	orrs	r3, r2
 8002712:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002714:	f7ff f97c 	bl	8001a10 <HAL_GetTick>
 8002718:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800271a:	e00a      	b.n	8002732 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800271c:	f7ff f978 	bl	8001a10 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f241 3288 	movw	r2, #5000	; 0x1388
 800272a:	4293      	cmp	r3, r2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e04f      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002732:	4b2b      	ldr	r3, [pc, #172]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 020c 	and.w	r2, r3, #12
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	429a      	cmp	r2, r3
 8002742:	d1eb      	bne.n	800271c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002744:	4b25      	ldr	r3, [pc, #148]	; (80027dc <HAL_RCC_ClockConfig+0x1b8>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 030f 	and.w	r3, r3, #15
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	d20c      	bcs.n	800276c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002752:	4b22      	ldr	r3, [pc, #136]	; (80027dc <HAL_RCC_ClockConfig+0x1b8>)
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b20      	ldr	r3, [pc, #128]	; (80027dc <HAL_RCC_ClockConfig+0x1b8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e032      	b.n	80027d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	2b00      	cmp	r3, #0
 8002776:	d008      	beq.n	800278a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002778:	4b19      	ldr	r3, [pc, #100]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	4916      	ldr	r1, [pc, #88]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	4313      	orrs	r3, r2
 8002788:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b00      	cmp	r3, #0
 8002794:	d009      	beq.n	80027aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002796:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	490e      	ldr	r1, [pc, #56]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027aa:	f000 f855 	bl	8002858 <HAL_RCC_GetSysClockFreq>
 80027ae:	4602      	mov	r2, r0
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	091b      	lsrs	r3, r3, #4
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	490a      	ldr	r1, [pc, #40]	; (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 80027bc:	5ccb      	ldrb	r3, [r1, r3]
 80027be:	fa22 f303 	lsr.w	r3, r2, r3
 80027c2:	4a09      	ldr	r2, [pc, #36]	; (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <HAL_RCC_ClockConfig+0x1c8>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff f8dc 	bl	8001988 <HAL_InitTick>

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40023c00 	.word	0x40023c00
 80027e0:	40023800 	.word	0x40023800
 80027e4:	08007944 	.word	0x08007944
 80027e8:	20000004 	.word	0x20000004
 80027ec:	20000008 	.word	0x20000008

080027f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027f4:	4b03      	ldr	r3, [pc, #12]	; (8002804 <HAL_RCC_GetHCLKFreq+0x14>)
 80027f6:	681b      	ldr	r3, [r3, #0]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	20000004 	.word	0x20000004

08002808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800280c:	f7ff fff0 	bl	80027f0 <HAL_RCC_GetHCLKFreq>
 8002810:	4602      	mov	r2, r0
 8002812:	4b05      	ldr	r3, [pc, #20]	; (8002828 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	0a9b      	lsrs	r3, r3, #10
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	4903      	ldr	r1, [pc, #12]	; (800282c <HAL_RCC_GetPCLK1Freq+0x24>)
 800281e:	5ccb      	ldrb	r3, [r1, r3]
 8002820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002824:	4618      	mov	r0, r3
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40023800 	.word	0x40023800
 800282c:	08007954 	.word	0x08007954

08002830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002834:	f7ff ffdc 	bl	80027f0 <HAL_RCC_GetHCLKFreq>
 8002838:	4602      	mov	r2, r0
 800283a:	4b05      	ldr	r3, [pc, #20]	; (8002850 <HAL_RCC_GetPCLK2Freq+0x20>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	0b5b      	lsrs	r3, r3, #13
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	4903      	ldr	r1, [pc, #12]	; (8002854 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002846:	5ccb      	ldrb	r3, [r1, r3]
 8002848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800284c:	4618      	mov	r0, r3
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40023800 	.word	0x40023800
 8002854:	08007954 	.word	0x08007954

08002858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800285c:	b0ae      	sub	sp, #184	; 0xb8
 800285e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002860:	2300      	movs	r3, #0
 8002862:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800286c:	2300      	movs	r3, #0
 800286e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002872:	2300      	movs	r3, #0
 8002874:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002878:	2300      	movs	r3, #0
 800287a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800287e:	4bcb      	ldr	r3, [pc, #812]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 030c 	and.w	r3, r3, #12
 8002886:	2b0c      	cmp	r3, #12
 8002888:	f200 8206 	bhi.w	8002c98 <HAL_RCC_GetSysClockFreq+0x440>
 800288c:	a201      	add	r2, pc, #4	; (adr r2, 8002894 <HAL_RCC_GetSysClockFreq+0x3c>)
 800288e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002892:	bf00      	nop
 8002894:	080028c9 	.word	0x080028c9
 8002898:	08002c99 	.word	0x08002c99
 800289c:	08002c99 	.word	0x08002c99
 80028a0:	08002c99 	.word	0x08002c99
 80028a4:	080028d1 	.word	0x080028d1
 80028a8:	08002c99 	.word	0x08002c99
 80028ac:	08002c99 	.word	0x08002c99
 80028b0:	08002c99 	.word	0x08002c99
 80028b4:	080028d9 	.word	0x080028d9
 80028b8:	08002c99 	.word	0x08002c99
 80028bc:	08002c99 	.word	0x08002c99
 80028c0:	08002c99 	.word	0x08002c99
 80028c4:	08002ac9 	.word	0x08002ac9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028c8:	4bb9      	ldr	r3, [pc, #740]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x358>)
 80028ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80028ce:	e1e7      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028d0:	4bb8      	ldr	r3, [pc, #736]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80028d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80028d6:	e1e3      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028d8:	4bb4      	ldr	r3, [pc, #720]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028e4:	4bb1      	ldr	r3, [pc, #708]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d071      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028f0:	4bae      	ldr	r3, [pc, #696]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	099b      	lsrs	r3, r3, #6
 80028f6:	2200      	movs	r2, #0
 80028f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80028fc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002900:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002908:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800290c:	2300      	movs	r3, #0
 800290e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002912:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002916:	4622      	mov	r2, r4
 8002918:	462b      	mov	r3, r5
 800291a:	f04f 0000 	mov.w	r0, #0
 800291e:	f04f 0100 	mov.w	r1, #0
 8002922:	0159      	lsls	r1, r3, #5
 8002924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002928:	0150      	lsls	r0, r2, #5
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	4621      	mov	r1, r4
 8002930:	1a51      	subs	r1, r2, r1
 8002932:	6439      	str	r1, [r7, #64]	; 0x40
 8002934:	4629      	mov	r1, r5
 8002936:	eb63 0301 	sbc.w	r3, r3, r1
 800293a:	647b      	str	r3, [r7, #68]	; 0x44
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002948:	4649      	mov	r1, r9
 800294a:	018b      	lsls	r3, r1, #6
 800294c:	4641      	mov	r1, r8
 800294e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002952:	4641      	mov	r1, r8
 8002954:	018a      	lsls	r2, r1, #6
 8002956:	4641      	mov	r1, r8
 8002958:	1a51      	subs	r1, r2, r1
 800295a:	63b9      	str	r1, [r7, #56]	; 0x38
 800295c:	4649      	mov	r1, r9
 800295e:	eb63 0301 	sbc.w	r3, r3, r1
 8002962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002970:	4649      	mov	r1, r9
 8002972:	00cb      	lsls	r3, r1, #3
 8002974:	4641      	mov	r1, r8
 8002976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800297a:	4641      	mov	r1, r8
 800297c:	00ca      	lsls	r2, r1, #3
 800297e:	4610      	mov	r0, r2
 8002980:	4619      	mov	r1, r3
 8002982:	4603      	mov	r3, r0
 8002984:	4622      	mov	r2, r4
 8002986:	189b      	adds	r3, r3, r2
 8002988:	633b      	str	r3, [r7, #48]	; 0x30
 800298a:	462b      	mov	r3, r5
 800298c:	460a      	mov	r2, r1
 800298e:	eb42 0303 	adc.w	r3, r2, r3
 8002992:	637b      	str	r3, [r7, #52]	; 0x34
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80029a0:	4629      	mov	r1, r5
 80029a2:	024b      	lsls	r3, r1, #9
 80029a4:	4621      	mov	r1, r4
 80029a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80029aa:	4621      	mov	r1, r4
 80029ac:	024a      	lsls	r2, r1, #9
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029b6:	2200      	movs	r2, #0
 80029b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80029bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80029c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80029c4:	f7fd fc74 	bl	80002b0 <__aeabi_uldivmod>
 80029c8:	4602      	mov	r2, r0
 80029ca:	460b      	mov	r3, r1
 80029cc:	4613      	mov	r3, r2
 80029ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80029d2:	e067      	b.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029d4:	4b75      	ldr	r3, [pc, #468]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	099b      	lsrs	r3, r3, #6
 80029da:	2200      	movs	r2, #0
 80029dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80029e0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80029e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80029e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80029ee:	2300      	movs	r3, #0
 80029f0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80029f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80029f6:	4622      	mov	r2, r4
 80029f8:	462b      	mov	r3, r5
 80029fa:	f04f 0000 	mov.w	r0, #0
 80029fe:	f04f 0100 	mov.w	r1, #0
 8002a02:	0159      	lsls	r1, r3, #5
 8002a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a08:	0150      	lsls	r0, r2, #5
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4621      	mov	r1, r4
 8002a10:	1a51      	subs	r1, r2, r1
 8002a12:	62b9      	str	r1, [r7, #40]	; 0x28
 8002a14:	4629      	mov	r1, r5
 8002a16:	eb63 0301 	sbc.w	r3, r3, r1
 8002a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a1c:	f04f 0200 	mov.w	r2, #0
 8002a20:	f04f 0300 	mov.w	r3, #0
 8002a24:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002a28:	4649      	mov	r1, r9
 8002a2a:	018b      	lsls	r3, r1, #6
 8002a2c:	4641      	mov	r1, r8
 8002a2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a32:	4641      	mov	r1, r8
 8002a34:	018a      	lsls	r2, r1, #6
 8002a36:	4641      	mov	r1, r8
 8002a38:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a3c:	4649      	mov	r1, r9
 8002a3e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a42:	f04f 0200 	mov.w	r2, #0
 8002a46:	f04f 0300 	mov.w	r3, #0
 8002a4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a4e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a56:	4692      	mov	sl, r2
 8002a58:	469b      	mov	fp, r3
 8002a5a:	4623      	mov	r3, r4
 8002a5c:	eb1a 0303 	adds.w	r3, sl, r3
 8002a60:	623b      	str	r3, [r7, #32]
 8002a62:	462b      	mov	r3, r5
 8002a64:	eb4b 0303 	adc.w	r3, fp, r3
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002a76:	4629      	mov	r1, r5
 8002a78:	028b      	lsls	r3, r1, #10
 8002a7a:	4621      	mov	r1, r4
 8002a7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a80:	4621      	mov	r1, r4
 8002a82:	028a      	lsls	r2, r1, #10
 8002a84:	4610      	mov	r0, r2
 8002a86:	4619      	mov	r1, r3
 8002a88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	673b      	str	r3, [r7, #112]	; 0x70
 8002a90:	677a      	str	r2, [r7, #116]	; 0x74
 8002a92:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002a96:	f7fd fc0b 	bl	80002b0 <__aeabi_uldivmod>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002aa4:	4b41      	ldr	r3, [pc, #260]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	0c1b      	lsrs	r3, r3, #16
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	3301      	adds	r3, #1
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002aba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002ac6:	e0eb      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ac8:	4b38      	ldr	r3, [pc, #224]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ad0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ad4:	4b35      	ldr	r3, [pc, #212]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d06b      	beq.n	8002bb8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ae0:	4b32      	ldr	r3, [pc, #200]	; (8002bac <HAL_RCC_GetSysClockFreq+0x354>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	099b      	lsrs	r3, r3, #6
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	66bb      	str	r3, [r7, #104]	; 0x68
 8002aea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002aec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002af2:	663b      	str	r3, [r7, #96]	; 0x60
 8002af4:	2300      	movs	r3, #0
 8002af6:	667b      	str	r3, [r7, #100]	; 0x64
 8002af8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002afc:	4622      	mov	r2, r4
 8002afe:	462b      	mov	r3, r5
 8002b00:	f04f 0000 	mov.w	r0, #0
 8002b04:	f04f 0100 	mov.w	r1, #0
 8002b08:	0159      	lsls	r1, r3, #5
 8002b0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b0e:	0150      	lsls	r0, r2, #5
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	4621      	mov	r1, r4
 8002b16:	1a51      	subs	r1, r2, r1
 8002b18:	61b9      	str	r1, [r7, #24]
 8002b1a:	4629      	mov	r1, r5
 8002b1c:	eb63 0301 	sbc.w	r3, r3, r1
 8002b20:	61fb      	str	r3, [r7, #28]
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002b2e:	4659      	mov	r1, fp
 8002b30:	018b      	lsls	r3, r1, #6
 8002b32:	4651      	mov	r1, sl
 8002b34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b38:	4651      	mov	r1, sl
 8002b3a:	018a      	lsls	r2, r1, #6
 8002b3c:	4651      	mov	r1, sl
 8002b3e:	ebb2 0801 	subs.w	r8, r2, r1
 8002b42:	4659      	mov	r1, fp
 8002b44:	eb63 0901 	sbc.w	r9, r3, r1
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	f04f 0300 	mov.w	r3, #0
 8002b50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b5c:	4690      	mov	r8, r2
 8002b5e:	4699      	mov	r9, r3
 8002b60:	4623      	mov	r3, r4
 8002b62:	eb18 0303 	adds.w	r3, r8, r3
 8002b66:	613b      	str	r3, [r7, #16]
 8002b68:	462b      	mov	r3, r5
 8002b6a:	eb49 0303 	adc.w	r3, r9, r3
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002b7c:	4629      	mov	r1, r5
 8002b7e:	024b      	lsls	r3, r1, #9
 8002b80:	4621      	mov	r1, r4
 8002b82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b86:	4621      	mov	r1, r4
 8002b88:	024a      	lsls	r2, r1, #9
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b92:	2200      	movs	r2, #0
 8002b94:	65bb      	str	r3, [r7, #88]	; 0x58
 8002b96:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002b98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002b9c:	f7fd fb88 	bl	80002b0 <__aeabi_uldivmod>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002baa:	e065      	b.n	8002c78 <HAL_RCC_GetSysClockFreq+0x420>
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	00f42400 	.word	0x00f42400
 8002bb4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb8:	4b3d      	ldr	r3, [pc, #244]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x458>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	099b      	lsrs	r3, r3, #6
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	4611      	mov	r1, r2
 8002bc4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002bc8:	653b      	str	r3, [r7, #80]	; 0x50
 8002bca:	2300      	movs	r3, #0
 8002bcc:	657b      	str	r3, [r7, #84]	; 0x54
 8002bce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002bd2:	4642      	mov	r2, r8
 8002bd4:	464b      	mov	r3, r9
 8002bd6:	f04f 0000 	mov.w	r0, #0
 8002bda:	f04f 0100 	mov.w	r1, #0
 8002bde:	0159      	lsls	r1, r3, #5
 8002be0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002be4:	0150      	lsls	r0, r2, #5
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	4641      	mov	r1, r8
 8002bec:	1a51      	subs	r1, r2, r1
 8002bee:	60b9      	str	r1, [r7, #8]
 8002bf0:	4649      	mov	r1, r9
 8002bf2:	eb63 0301 	sbc.w	r3, r3, r1
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	f04f 0200 	mov.w	r2, #0
 8002bfc:	f04f 0300 	mov.w	r3, #0
 8002c00:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002c04:	4659      	mov	r1, fp
 8002c06:	018b      	lsls	r3, r1, #6
 8002c08:	4651      	mov	r1, sl
 8002c0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c0e:	4651      	mov	r1, sl
 8002c10:	018a      	lsls	r2, r1, #6
 8002c12:	4651      	mov	r1, sl
 8002c14:	1a54      	subs	r4, r2, r1
 8002c16:	4659      	mov	r1, fp
 8002c18:	eb63 0501 	sbc.w	r5, r3, r1
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	00eb      	lsls	r3, r5, #3
 8002c26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c2a:	00e2      	lsls	r2, r4, #3
 8002c2c:	4614      	mov	r4, r2
 8002c2e:	461d      	mov	r5, r3
 8002c30:	4643      	mov	r3, r8
 8002c32:	18e3      	adds	r3, r4, r3
 8002c34:	603b      	str	r3, [r7, #0]
 8002c36:	464b      	mov	r3, r9
 8002c38:	eb45 0303 	adc.w	r3, r5, r3
 8002c3c:	607b      	str	r3, [r7, #4]
 8002c3e:	f04f 0200 	mov.w	r2, #0
 8002c42:	f04f 0300 	mov.w	r3, #0
 8002c46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c4a:	4629      	mov	r1, r5
 8002c4c:	028b      	lsls	r3, r1, #10
 8002c4e:	4621      	mov	r1, r4
 8002c50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c54:	4621      	mov	r1, r4
 8002c56:	028a      	lsls	r2, r1, #10
 8002c58:	4610      	mov	r0, r2
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c60:	2200      	movs	r2, #0
 8002c62:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c64:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002c66:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002c6a:	f7fd fb21 	bl	80002b0 <__aeabi_uldivmod>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	460b      	mov	r3, r1
 8002c72:	4613      	mov	r3, r2
 8002c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x458>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	0f1b      	lsrs	r3, r3, #28
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002c86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002c8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002c96:	e003      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002c9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ca0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	37b8      	adds	r7, #184	; 0xb8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	00f42400 	.word	0x00f42400

08002cb8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e28d      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 8083 	beq.w	8002dde <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002cd8:	4b94      	ldr	r3, [pc, #592]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 030c 	and.w	r3, r3, #12
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d019      	beq.n	8002d18 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002ce4:	4b91      	ldr	r3, [pc, #580]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d106      	bne.n	8002cfe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002cf0:	4b8e      	ldr	r3, [pc, #568]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cfc:	d00c      	beq.n	8002d18 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cfe:	4b8b      	ldr	r3, [pc, #556]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d06:	2b0c      	cmp	r3, #12
 8002d08:	d112      	bne.n	8002d30 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d0a:	4b88      	ldr	r3, [pc, #544]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d16:	d10b      	bne.n	8002d30 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d18:	4b84      	ldr	r3, [pc, #528]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d05b      	beq.n	8002ddc <HAL_RCC_OscConfig+0x124>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d157      	bne.n	8002ddc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e25a      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d38:	d106      	bne.n	8002d48 <HAL_RCC_OscConfig+0x90>
 8002d3a:	4b7c      	ldr	r3, [pc, #496]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a7b      	ldr	r2, [pc, #492]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d44:	6013      	str	r3, [r2, #0]
 8002d46:	e01d      	b.n	8002d84 <HAL_RCC_OscConfig+0xcc>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d50:	d10c      	bne.n	8002d6c <HAL_RCC_OscConfig+0xb4>
 8002d52:	4b76      	ldr	r3, [pc, #472]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a75      	ldr	r2, [pc, #468]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	4b73      	ldr	r3, [pc, #460]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a72      	ldr	r2, [pc, #456]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d68:	6013      	str	r3, [r2, #0]
 8002d6a:	e00b      	b.n	8002d84 <HAL_RCC_OscConfig+0xcc>
 8002d6c:	4b6f      	ldr	r3, [pc, #444]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a6e      	ldr	r2, [pc, #440]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d76:	6013      	str	r3, [r2, #0]
 8002d78:	4b6c      	ldr	r3, [pc, #432]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a6b      	ldr	r2, [pc, #428]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002d7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d013      	beq.n	8002db4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8c:	f7fe fe40 	bl	8001a10 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d94:	f7fe fe3c 	bl	8001a10 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b64      	cmp	r3, #100	; 0x64
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e21f      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da6:	4b61      	ldr	r3, [pc, #388]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0xdc>
 8002db2:	e014      	b.n	8002dde <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db4:	f7fe fe2c 	bl	8001a10 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dbc:	f7fe fe28 	bl	8001a10 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b64      	cmp	r3, #100	; 0x64
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e20b      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dce:	4b57      	ldr	r3, [pc, #348]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1f0      	bne.n	8002dbc <HAL_RCC_OscConfig+0x104>
 8002dda:	e000      	b.n	8002dde <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d06f      	beq.n	8002eca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002dea:	4b50      	ldr	r3, [pc, #320]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 030c 	and.w	r3, r3, #12
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d017      	beq.n	8002e26 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002df6:	4b4d      	ldr	r3, [pc, #308]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d105      	bne.n	8002e0e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e02:	4b4a      	ldr	r3, [pc, #296]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00b      	beq.n	8002e26 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e0e:	4b47      	ldr	r3, [pc, #284]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e16:	2b0c      	cmp	r3, #12
 8002e18:	d11c      	bne.n	8002e54 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e1a:	4b44      	ldr	r3, [pc, #272]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d116      	bne.n	8002e54 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	4b41      	ldr	r3, [pc, #260]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d005      	beq.n	8002e3e <HAL_RCC_OscConfig+0x186>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d001      	beq.n	8002e3e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e1d3      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3e:	4b3b      	ldr	r3, [pc, #236]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	4937      	ldr	r1, [pc, #220]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e52:	e03a      	b.n	8002eca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d020      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e5c:	4b34      	ldr	r3, [pc, #208]	; (8002f30 <HAL_RCC_OscConfig+0x278>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e62:	f7fe fdd5 	bl	8001a10 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e68:	e008      	b.n	8002e7c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e6a:	f7fe fdd1 	bl	8001a10 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e1b4      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7c:	4b2b      	ldr	r3, [pc, #172]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0f0      	beq.n	8002e6a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e88:	4b28      	ldr	r3, [pc, #160]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	4925      	ldr	r1, [pc, #148]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	600b      	str	r3, [r1, #0]
 8002e9c:	e015      	b.n	8002eca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e9e:	4b24      	ldr	r3, [pc, #144]	; (8002f30 <HAL_RCC_OscConfig+0x278>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7fe fdb4 	bl	8001a10 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eac:	f7fe fdb0 	bl	8001a10 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e193      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f0      	bne.n	8002eac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0308 	and.w	r3, r3, #8
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d036      	beq.n	8002f44 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d016      	beq.n	8002f0c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ede:	4b15      	ldr	r3, [pc, #84]	; (8002f34 <HAL_RCC_OscConfig+0x27c>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee4:	f7fe fd94 	bl	8001a10 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eec:	f7fe fd90 	bl	8001a10 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e173      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efe:	4b0b      	ldr	r3, [pc, #44]	; (8002f2c <HAL_RCC_OscConfig+0x274>)
 8002f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d0f0      	beq.n	8002eec <HAL_RCC_OscConfig+0x234>
 8002f0a:	e01b      	b.n	8002f44 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f0c:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <HAL_RCC_OscConfig+0x27c>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f12:	f7fe fd7d 	bl	8001a10 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f18:	e00e      	b.n	8002f38 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f1a:	f7fe fd79 	bl	8001a10 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d907      	bls.n	8002f38 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e15c      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	42470000 	.word	0x42470000
 8002f34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f38:	4b8a      	ldr	r3, [pc, #552]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002f3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ea      	bne.n	8002f1a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 8097 	beq.w	8003080 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f52:	2300      	movs	r3, #0
 8002f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f56:	4b83      	ldr	r3, [pc, #524]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10f      	bne.n	8002f82 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	4b7f      	ldr	r3, [pc, #508]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	4a7e      	ldr	r2, [pc, #504]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f70:	6413      	str	r3, [r2, #64]	; 0x40
 8002f72:	4b7c      	ldr	r3, [pc, #496]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f82:	4b79      	ldr	r3, [pc, #484]	; (8003168 <HAL_RCC_OscConfig+0x4b0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d118      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f8e:	4b76      	ldr	r3, [pc, #472]	; (8003168 <HAL_RCC_OscConfig+0x4b0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a75      	ldr	r2, [pc, #468]	; (8003168 <HAL_RCC_OscConfig+0x4b0>)
 8002f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9a:	f7fe fd39 	bl	8001a10 <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fe fd35 	bl	8001a10 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e118      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb4:	4b6c      	ldr	r3, [pc, #432]	; (8003168 <HAL_RCC_OscConfig+0x4b0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d106      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x31e>
 8002fc8:	4b66      	ldr	r3, [pc, #408]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fcc:	4a65      	ldr	r2, [pc, #404]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd4:	e01c      	b.n	8003010 <HAL_RCC_OscConfig+0x358>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x340>
 8002fde:	4b61      	ldr	r3, [pc, #388]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe2:	4a60      	ldr	r2, [pc, #384]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8002fea:	4b5e      	ldr	r3, [pc, #376]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	4a5d      	ldr	r2, [pc, #372]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0x358>
 8002ff8:	4b5a      	ldr	r3, [pc, #360]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffc:	4a59      	ldr	r2, [pc, #356]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8002ffe:	f023 0301 	bic.w	r3, r3, #1
 8003002:	6713      	str	r3, [r2, #112]	; 0x70
 8003004:	4b57      	ldr	r3, [pc, #348]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8003006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003008:	4a56      	ldr	r2, [pc, #344]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 800300a:	f023 0304 	bic.w	r3, r3, #4
 800300e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d015      	beq.n	8003044 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003018:	f7fe fcfa 	bl	8001a10 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003020:	f7fe fcf6 	bl	8001a10 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	; 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e0d7      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003036:	4b4b      	ldr	r3, [pc, #300]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0ee      	beq.n	8003020 <HAL_RCC_OscConfig+0x368>
 8003042:	e014      	b.n	800306e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003044:	f7fe fce4 	bl	8001a10 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800304a:	e00a      	b.n	8003062 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fe fce0 	bl	8001a10 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	f241 3288 	movw	r2, #5000	; 0x1388
 800305a:	4293      	cmp	r3, r2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e0c1      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003062:	4b40      	ldr	r3, [pc, #256]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8003064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1ee      	bne.n	800304c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800306e:	7dfb      	ldrb	r3, [r7, #23]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d105      	bne.n	8003080 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003074:	4b3b      	ldr	r3, [pc, #236]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	4a3a      	ldr	r2, [pc, #232]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 800307a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800307e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 80ad 	beq.w	80031e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800308a:	4b36      	ldr	r3, [pc, #216]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 030c 	and.w	r3, r3, #12
 8003092:	2b08      	cmp	r3, #8
 8003094:	d060      	beq.n	8003158 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d145      	bne.n	800312a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800309e:	4b33      	ldr	r3, [pc, #204]	; (800316c <HAL_RCC_OscConfig+0x4b4>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a4:	f7fe fcb4 	bl	8001a10 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ac:	f7fe fcb0 	bl	8001a10 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e093      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030be:	4b29      	ldr	r3, [pc, #164]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69da      	ldr	r2, [r3, #28]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	431a      	orrs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	019b      	lsls	r3, r3, #6
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	085b      	lsrs	r3, r3, #1
 80030e2:	3b01      	subs	r3, #1
 80030e4:	041b      	lsls	r3, r3, #16
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	061b      	lsls	r3, r3, #24
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	071b      	lsls	r3, r3, #28
 80030f6:	491b      	ldr	r1, [pc, #108]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030fc:	4b1b      	ldr	r3, [pc, #108]	; (800316c <HAL_RCC_OscConfig+0x4b4>)
 80030fe:	2201      	movs	r2, #1
 8003100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003102:	f7fe fc85 	bl	8001a10 <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003108:	e008      	b.n	800311c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800310a:	f7fe fc81 	bl	8001a10 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d901      	bls.n	800311c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e064      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800311c:	4b11      	ldr	r3, [pc, #68]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d0f0      	beq.n	800310a <HAL_RCC_OscConfig+0x452>
 8003128:	e05c      	b.n	80031e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800312a:	4b10      	ldr	r3, [pc, #64]	; (800316c <HAL_RCC_OscConfig+0x4b4>)
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003130:	f7fe fc6e 	bl	8001a10 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003138:	f7fe fc6a 	bl	8001a10 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e04d      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800314a:	4b06      	ldr	r3, [pc, #24]	; (8003164 <HAL_RCC_OscConfig+0x4ac>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1f0      	bne.n	8003138 <HAL_RCC_OscConfig+0x480>
 8003156:	e045      	b.n	80031e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d107      	bne.n	8003170 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e040      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
 8003164:	40023800 	.word	0x40023800
 8003168:	40007000 	.word	0x40007000
 800316c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003170:	4b1f      	ldr	r3, [pc, #124]	; (80031f0 <HAL_RCC_OscConfig+0x538>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d030      	beq.n	80031e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003188:	429a      	cmp	r2, r3
 800318a:	d129      	bne.n	80031e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003196:	429a      	cmp	r2, r3
 8003198:	d122      	bne.n	80031e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80031a0:	4013      	ands	r3, r2
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d119      	bne.n	80031e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b6:	085b      	lsrs	r3, r3, #1
 80031b8:	3b01      	subs	r3, #1
 80031ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031bc:	429a      	cmp	r2, r3
 80031be:	d10f      	bne.n	80031e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d107      	bne.n	80031e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031dc:	429a      	cmp	r2, r3
 80031de:	d001      	beq.n	80031e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40023800 	.word	0x40023800

080031f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e07b      	b.n	80032fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	2b00      	cmp	r3, #0
 800320c:	d108      	bne.n	8003220 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003216:	d009      	beq.n	800322c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	61da      	str	r2, [r3, #28]
 800321e:	e005      	b.n	800322c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d106      	bne.n	800324c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7fe fa00 	bl	800164c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2202      	movs	r2, #2
 8003250:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003262:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003274:	431a      	orrs	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800329c:	431a      	orrs	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b0:	ea42 0103 	orr.w	r1, r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	0c1b      	lsrs	r3, r3, #16
 80032ca:	f003 0104 	and.w	r1, r3, #4
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	f003 0210 	and.w	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	69da      	ldr	r2, [r3, #28]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b088      	sub	sp, #32
 800330a:	af00      	add	r7, sp, #0
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	603b      	str	r3, [r7, #0]
 8003312:	4613      	mov	r3, r2
 8003314:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003316:	2300      	movs	r3, #0
 8003318:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_SPI_Transmit+0x22>
 8003324:	2302      	movs	r3, #2
 8003326:	e126      	b.n	8003576 <HAL_SPI_Transmit+0x270>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003330:	f7fe fb6e 	bl	8001a10 <HAL_GetTick>
 8003334:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b01      	cmp	r3, #1
 8003344:	d002      	beq.n	800334c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003346:	2302      	movs	r3, #2
 8003348:	77fb      	strb	r3, [r7, #31]
    goto error;
 800334a:	e10b      	b.n	8003564 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_SPI_Transmit+0x52>
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d102      	bne.n	800335e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800335c:	e102      	b.n	8003564 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2203      	movs	r2, #3
 8003362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	88fa      	ldrh	r2, [r7, #6]
 8003376:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	88fa      	ldrh	r2, [r7, #6]
 800337c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033a4:	d10f      	bne.n	80033c6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d0:	2b40      	cmp	r3, #64	; 0x40
 80033d2:	d007      	beq.n	80033e4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033ec:	d14b      	bne.n	8003486 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <HAL_SPI_Transmit+0xf6>
 80033f6:	8afb      	ldrh	r3, [r7, #22]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d13e      	bne.n	800347a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	881a      	ldrh	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340c:	1c9a      	adds	r2, r3, #2
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003420:	e02b      	b.n	800347a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b02      	cmp	r3, #2
 800342e:	d112      	bne.n	8003456 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	881a      	ldrh	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003440:	1c9a      	adds	r2, r3, #2
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800344a:	b29b      	uxth	r3, r3
 800344c:	3b01      	subs	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	86da      	strh	r2, [r3, #54]	; 0x36
 8003454:	e011      	b.n	800347a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003456:	f7fe fadb 	bl	8001a10 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d803      	bhi.n	800346e <HAL_SPI_Transmit+0x168>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346c:	d102      	bne.n	8003474 <HAL_SPI_Transmit+0x16e>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d102      	bne.n	800347a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003478:	e074      	b.n	8003564 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800347e:	b29b      	uxth	r3, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1ce      	bne.n	8003422 <HAL_SPI_Transmit+0x11c>
 8003484:	e04c      	b.n	8003520 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d002      	beq.n	8003494 <HAL_SPI_Transmit+0x18e>
 800348e:	8afb      	ldrh	r3, [r7, #22]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d140      	bne.n	8003516 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	330c      	adds	r3, #12
 800349e:	7812      	ldrb	r2, [r2, #0]
 80034a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034ba:	e02c      	b.n	8003516 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d113      	bne.n	80034f2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	330c      	adds	r3, #12
 80034d4:	7812      	ldrb	r2, [r2, #0]
 80034d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	86da      	strh	r2, [r3, #54]	; 0x36
 80034f0:	e011      	b.n	8003516 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034f2:	f7fe fa8d 	bl	8001a10 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d803      	bhi.n	800350a <HAL_SPI_Transmit+0x204>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003508:	d102      	bne.n	8003510 <HAL_SPI_Transmit+0x20a>
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d102      	bne.n	8003516 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003514:	e026      	b.n	8003564 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800351a:	b29b      	uxth	r3, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1cd      	bne.n	80034bc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	6839      	ldr	r1, [r7, #0]
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f000 f8b3 	bl	8003690 <SPI_EndRxTxTransaction>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2220      	movs	r2, #32
 8003534:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10a      	bne.n	8003554 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800353e:	2300      	movs	r3, #0
 8003540:	613b      	str	r3, [r7, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	613b      	str	r3, [r7, #16]
 8003552:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003558:	2b00      	cmp	r3, #0
 800355a:	d002      	beq.n	8003562 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	77fb      	strb	r3, [r7, #31]
 8003560:	e000      	b.n	8003564 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003562:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003574:	7ffb      	ldrb	r3, [r7, #31]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3720      	adds	r7, #32
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b088      	sub	sp, #32
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	603b      	str	r3, [r7, #0]
 800358c:	4613      	mov	r3, r2
 800358e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003590:	f7fe fa3e 	bl	8001a10 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003598:	1a9b      	subs	r3, r3, r2
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	4413      	add	r3, r2
 800359e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035a0:	f7fe fa36 	bl	8001a10 <HAL_GetTick>
 80035a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035a6:	4b39      	ldr	r3, [pc, #228]	; (800368c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	015b      	lsls	r3, r3, #5
 80035ac:	0d1b      	lsrs	r3, r3, #20
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	fb02 f303 	mul.w	r3, r2, r3
 80035b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035b6:	e054      	b.n	8003662 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035be:	d050      	beq.n	8003662 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035c0:	f7fe fa26 	bl	8001a10 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	69fa      	ldr	r2, [r7, #28]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d902      	bls.n	80035d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d13d      	bne.n	8003652 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035ee:	d111      	bne.n	8003614 <SPI_WaitFlagStateUntilTimeout+0x94>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035f8:	d004      	beq.n	8003604 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003602:	d107      	bne.n	8003614 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003612:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800361c:	d10f      	bne.n	800363e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800363c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e017      	b.n	8003682 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	3b01      	subs	r3, #1
 8003660:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4013      	ands	r3, r2
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	429a      	cmp	r2, r3
 8003670:	bf0c      	ite	eq
 8003672:	2301      	moveq	r3, #1
 8003674:	2300      	movne	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	461a      	mov	r2, r3
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	429a      	cmp	r2, r3
 800367e:	d19b      	bne.n	80035b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3720      	adds	r7, #32
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	20000004 	.word	0x20000004

08003690 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af02      	add	r7, sp, #8
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800369c:	4b1b      	ldr	r3, [pc, #108]	; (800370c <SPI_EndRxTxTransaction+0x7c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a1b      	ldr	r2, [pc, #108]	; (8003710 <SPI_EndRxTxTransaction+0x80>)
 80036a2:	fba2 2303 	umull	r2, r3, r2, r3
 80036a6:	0d5b      	lsrs	r3, r3, #21
 80036a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036ac:	fb02 f303 	mul.w	r3, r2, r3
 80036b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036ba:	d112      	bne.n	80036e2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	9300      	str	r3, [sp, #0]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2200      	movs	r2, #0
 80036c4:	2180      	movs	r1, #128	; 0x80
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f7ff ff5a 	bl	8003580 <SPI_WaitFlagStateUntilTimeout>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d016      	beq.n	8003700 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d6:	f043 0220 	orr.w	r2, r3, #32
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e00f      	b.n	8003702 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f8:	2b80      	cmp	r3, #128	; 0x80
 80036fa:	d0f2      	beq.n	80036e2 <SPI_EndRxTxTransaction+0x52>
 80036fc:	e000      	b.n	8003700 <SPI_EndRxTxTransaction+0x70>
        break;
 80036fe:	bf00      	nop
  }

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000004 	.word	0x20000004
 8003710:	165e9f81 	.word	0x165e9f81

08003714 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e03f      	b.n	80037a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d106      	bne.n	8003740 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7fe f890 	bl	8001860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2224      	movs	r2, #36	; 0x24
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003756:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 f929 	bl	80039b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	691a      	ldr	r2, [r3, #16]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800376c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	695a      	ldr	r2, [r3, #20]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800377c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800378c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2220      	movs	r2, #32
 80037a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b08a      	sub	sp, #40	; 0x28
 80037b2:	af02      	add	r7, sp, #8
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	60b9      	str	r1, [r7, #8]
 80037b8:	603b      	str	r3, [r7, #0]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037be:	2300      	movs	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b20      	cmp	r3, #32
 80037cc:	d17c      	bne.n	80038c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <HAL_UART_Transmit+0x2c>
 80037d4:	88fb      	ldrh	r3, [r7, #6]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e075      	b.n	80038ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_UART_Transmit+0x3e>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e06e      	b.n	80038ca <HAL_UART_Transmit+0x11c>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2221      	movs	r2, #33	; 0x21
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003802:	f7fe f905 	bl	8001a10 <HAL_GetTick>
 8003806:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	88fa      	ldrh	r2, [r7, #6]
 800380c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	88fa      	ldrh	r2, [r7, #6]
 8003812:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800381c:	d108      	bne.n	8003830 <HAL_UART_Transmit+0x82>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d104      	bne.n	8003830 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003826:	2300      	movs	r3, #0
 8003828:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	61bb      	str	r3, [r7, #24]
 800382e:	e003      	b.n	8003838 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003834:	2300      	movs	r3, #0
 8003836:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003840:	e02a      	b.n	8003898 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	2200      	movs	r2, #0
 800384a:	2180      	movs	r1, #128	; 0x80
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f840 	bl	80038d2 <UART_WaitOnFlagUntilTimeout>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e036      	b.n	80038ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10b      	bne.n	800387a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003870:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	3302      	adds	r3, #2
 8003876:	61bb      	str	r3, [r7, #24]
 8003878:	e007      	b.n	800388a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	781a      	ldrb	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	3301      	adds	r3, #1
 8003888:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800389c:	b29b      	uxth	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1cf      	bne.n	8003842 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2200      	movs	r2, #0
 80038aa:	2140      	movs	r1, #64	; 0x40
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 f810 	bl	80038d2 <UART_WaitOnFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e006      	b.n	80038ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	e000      	b.n	80038ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80038c8:	2302      	movs	r3, #2
  }
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3720      	adds	r7, #32
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b090      	sub	sp, #64	; 0x40
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	60f8      	str	r0, [r7, #12]
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	603b      	str	r3, [r7, #0]
 80038de:	4613      	mov	r3, r2
 80038e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038e2:	e050      	b.n	8003986 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ea:	d04c      	beq.n	8003986 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80038ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d007      	beq.n	8003902 <UART_WaitOnFlagUntilTimeout+0x30>
 80038f2:	f7fe f88d 	bl	8001a10 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038fe:	429a      	cmp	r2, r3
 8003900:	d241      	bcs.n	8003986 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	330c      	adds	r3, #12
 8003908:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390c:	e853 3f00 	ldrex	r3, [r3]
 8003910:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003918:	63fb      	str	r3, [r7, #60]	; 0x3c
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	330c      	adds	r3, #12
 8003920:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003922:	637a      	str	r2, [r7, #52]	; 0x34
 8003924:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003926:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003928:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800392a:	e841 2300 	strex	r3, r2, [r1]
 800392e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1e5      	bne.n	8003902 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	3314      	adds	r3, #20
 800393c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	e853 3f00 	ldrex	r3, [r3]
 8003944:	613b      	str	r3, [r7, #16]
   return(result);
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	63bb      	str	r3, [r7, #56]	; 0x38
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3314      	adds	r3, #20
 8003954:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003956:	623a      	str	r2, [r7, #32]
 8003958:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395a:	69f9      	ldr	r1, [r7, #28]
 800395c:	6a3a      	ldr	r2, [r7, #32]
 800395e:	e841 2300 	strex	r3, r2, [r1]
 8003962:	61bb      	str	r3, [r7, #24]
   return(result);
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1e5      	bne.n	8003936 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2220      	movs	r2, #32
 800396e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2220      	movs	r2, #32
 8003976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e00f      	b.n	80039a6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	4013      	ands	r3, r2
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	bf0c      	ite	eq
 8003996:	2301      	moveq	r3, #1
 8003998:	2300      	movne	r3, #0
 800399a:	b2db      	uxtb	r3, r3
 800399c:	461a      	mov	r2, r3
 800399e:	79fb      	ldrb	r3, [r7, #7]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d09f      	beq.n	80038e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3740      	adds	r7, #64	; 0x40
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b4:	b0c0      	sub	sp, #256	; 0x100
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80039c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039cc:	68d9      	ldr	r1, [r3, #12]
 80039ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	ea40 0301 	orr.w	r3, r0, r1
 80039d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	431a      	orrs	r2, r3
 80039e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	431a      	orrs	r2, r3
 80039f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80039fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a08:	f021 010c 	bic.w	r1, r1, #12
 8003a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003a16:	430b      	orrs	r3, r1
 8003a18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a2a:	6999      	ldr	r1, [r3, #24]
 8003a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	ea40 0301 	orr.w	r3, r0, r1
 8003a36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	4b8f      	ldr	r3, [pc, #572]	; (8003c7c <UART_SetConfig+0x2cc>)
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d005      	beq.n	8003a50 <UART_SetConfig+0xa0>
 8003a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	4b8d      	ldr	r3, [pc, #564]	; (8003c80 <UART_SetConfig+0x2d0>)
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d104      	bne.n	8003a5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a50:	f7fe feee 	bl	8002830 <HAL_RCC_GetPCLK2Freq>
 8003a54:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003a58:	e003      	b.n	8003a62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a5a:	f7fe fed5 	bl	8002808 <HAL_RCC_GetPCLK1Freq>
 8003a5e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a66:	69db      	ldr	r3, [r3, #28]
 8003a68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a6c:	f040 810c 	bne.w	8003c88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a74:	2200      	movs	r2, #0
 8003a76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003a7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003a7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003a82:	4622      	mov	r2, r4
 8003a84:	462b      	mov	r3, r5
 8003a86:	1891      	adds	r1, r2, r2
 8003a88:	65b9      	str	r1, [r7, #88]	; 0x58
 8003a8a:	415b      	adcs	r3, r3
 8003a8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003a92:	4621      	mov	r1, r4
 8003a94:	eb12 0801 	adds.w	r8, r2, r1
 8003a98:	4629      	mov	r1, r5
 8003a9a:	eb43 0901 	adc.w	r9, r3, r1
 8003a9e:	f04f 0200 	mov.w	r2, #0
 8003aa2:	f04f 0300 	mov.w	r3, #0
 8003aa6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003aaa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003aae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ab2:	4690      	mov	r8, r2
 8003ab4:	4699      	mov	r9, r3
 8003ab6:	4623      	mov	r3, r4
 8003ab8:	eb18 0303 	adds.w	r3, r8, r3
 8003abc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ac0:	462b      	mov	r3, r5
 8003ac2:	eb49 0303 	adc.w	r3, r9, r3
 8003ac6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003ad6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003ada:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003ade:	460b      	mov	r3, r1
 8003ae0:	18db      	adds	r3, r3, r3
 8003ae2:	653b      	str	r3, [r7, #80]	; 0x50
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	eb42 0303 	adc.w	r3, r2, r3
 8003aea:	657b      	str	r3, [r7, #84]	; 0x54
 8003aec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003af0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003af4:	f7fc fbdc 	bl	80002b0 <__aeabi_uldivmod>
 8003af8:	4602      	mov	r2, r0
 8003afa:	460b      	mov	r3, r1
 8003afc:	4b61      	ldr	r3, [pc, #388]	; (8003c84 <UART_SetConfig+0x2d4>)
 8003afe:	fba3 2302 	umull	r2, r3, r3, r2
 8003b02:	095b      	lsrs	r3, r3, #5
 8003b04:	011c      	lsls	r4, r3, #4
 8003b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b10:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003b14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003b18:	4642      	mov	r2, r8
 8003b1a:	464b      	mov	r3, r9
 8003b1c:	1891      	adds	r1, r2, r2
 8003b1e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003b20:	415b      	adcs	r3, r3
 8003b22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003b28:	4641      	mov	r1, r8
 8003b2a:	eb12 0a01 	adds.w	sl, r2, r1
 8003b2e:	4649      	mov	r1, r9
 8003b30:	eb43 0b01 	adc.w	fp, r3, r1
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f04f 0300 	mov.w	r3, #0
 8003b3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b48:	4692      	mov	sl, r2
 8003b4a:	469b      	mov	fp, r3
 8003b4c:	4643      	mov	r3, r8
 8003b4e:	eb1a 0303 	adds.w	r3, sl, r3
 8003b52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003b56:	464b      	mov	r3, r9
 8003b58:	eb4b 0303 	adc.w	r3, fp, r3
 8003b5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b6c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003b70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003b74:	460b      	mov	r3, r1
 8003b76:	18db      	adds	r3, r3, r3
 8003b78:	643b      	str	r3, [r7, #64]	; 0x40
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	eb42 0303 	adc.w	r3, r2, r3
 8003b80:	647b      	str	r3, [r7, #68]	; 0x44
 8003b82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003b86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003b8a:	f7fc fb91 	bl	80002b0 <__aeabi_uldivmod>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4611      	mov	r1, r2
 8003b94:	4b3b      	ldr	r3, [pc, #236]	; (8003c84 <UART_SetConfig+0x2d4>)
 8003b96:	fba3 2301 	umull	r2, r3, r3, r1
 8003b9a:	095b      	lsrs	r3, r3, #5
 8003b9c:	2264      	movs	r2, #100	; 0x64
 8003b9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ba2:	1acb      	subs	r3, r1, r3
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003baa:	4b36      	ldr	r3, [pc, #216]	; (8003c84 <UART_SetConfig+0x2d4>)
 8003bac:	fba3 2302 	umull	r2, r3, r3, r2
 8003bb0:	095b      	lsrs	r3, r3, #5
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003bb8:	441c      	add	r4, r3
 8003bba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003bc4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003bc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003bcc:	4642      	mov	r2, r8
 8003bce:	464b      	mov	r3, r9
 8003bd0:	1891      	adds	r1, r2, r2
 8003bd2:	63b9      	str	r1, [r7, #56]	; 0x38
 8003bd4:	415b      	adcs	r3, r3
 8003bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003bdc:	4641      	mov	r1, r8
 8003bde:	1851      	adds	r1, r2, r1
 8003be0:	6339      	str	r1, [r7, #48]	; 0x30
 8003be2:	4649      	mov	r1, r9
 8003be4:	414b      	adcs	r3, r1
 8003be6:	637b      	str	r3, [r7, #52]	; 0x34
 8003be8:	f04f 0200 	mov.w	r2, #0
 8003bec:	f04f 0300 	mov.w	r3, #0
 8003bf0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003bf4:	4659      	mov	r1, fp
 8003bf6:	00cb      	lsls	r3, r1, #3
 8003bf8:	4651      	mov	r1, sl
 8003bfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bfe:	4651      	mov	r1, sl
 8003c00:	00ca      	lsls	r2, r1, #3
 8003c02:	4610      	mov	r0, r2
 8003c04:	4619      	mov	r1, r3
 8003c06:	4603      	mov	r3, r0
 8003c08:	4642      	mov	r2, r8
 8003c0a:	189b      	adds	r3, r3, r2
 8003c0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c10:	464b      	mov	r3, r9
 8003c12:	460a      	mov	r2, r1
 8003c14:	eb42 0303 	adc.w	r3, r2, r3
 8003c18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003c28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003c2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003c30:	460b      	mov	r3, r1
 8003c32:	18db      	adds	r3, r3, r3
 8003c34:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c36:	4613      	mov	r3, r2
 8003c38:	eb42 0303 	adc.w	r3, r2, r3
 8003c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003c46:	f7fc fb33 	bl	80002b0 <__aeabi_uldivmod>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	; (8003c84 <UART_SetConfig+0x2d4>)
 8003c50:	fba3 1302 	umull	r1, r3, r3, r2
 8003c54:	095b      	lsrs	r3, r3, #5
 8003c56:	2164      	movs	r1, #100	; 0x64
 8003c58:	fb01 f303 	mul.w	r3, r1, r3
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	3332      	adds	r3, #50	; 0x32
 8003c62:	4a08      	ldr	r2, [pc, #32]	; (8003c84 <UART_SetConfig+0x2d4>)
 8003c64:	fba2 2303 	umull	r2, r3, r2, r3
 8003c68:	095b      	lsrs	r3, r3, #5
 8003c6a:	f003 0207 	and.w	r2, r3, #7
 8003c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4422      	add	r2, r4
 8003c76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c78:	e105      	b.n	8003e86 <UART_SetConfig+0x4d6>
 8003c7a:	bf00      	nop
 8003c7c:	40011000 	.word	0x40011000
 8003c80:	40011400 	.word	0x40011400
 8003c84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003c92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003c96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003c9a:	4642      	mov	r2, r8
 8003c9c:	464b      	mov	r3, r9
 8003c9e:	1891      	adds	r1, r2, r2
 8003ca0:	6239      	str	r1, [r7, #32]
 8003ca2:	415b      	adcs	r3, r3
 8003ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ca6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003caa:	4641      	mov	r1, r8
 8003cac:	1854      	adds	r4, r2, r1
 8003cae:	4649      	mov	r1, r9
 8003cb0:	eb43 0501 	adc.w	r5, r3, r1
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	00eb      	lsls	r3, r5, #3
 8003cbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cc2:	00e2      	lsls	r2, r4, #3
 8003cc4:	4614      	mov	r4, r2
 8003cc6:	461d      	mov	r5, r3
 8003cc8:	4643      	mov	r3, r8
 8003cca:	18e3      	adds	r3, r4, r3
 8003ccc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003cd0:	464b      	mov	r3, r9
 8003cd2:	eb45 0303 	adc.w	r3, r5, r3
 8003cd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003ce6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	008b      	lsls	r3, r1, #2
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d00:	4621      	mov	r1, r4
 8003d02:	008a      	lsls	r2, r1, #2
 8003d04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003d08:	f7fc fad2 	bl	80002b0 <__aeabi_uldivmod>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4b60      	ldr	r3, [pc, #384]	; (8003e94 <UART_SetConfig+0x4e4>)
 8003d12:	fba3 2302 	umull	r2, r3, r3, r2
 8003d16:	095b      	lsrs	r3, r3, #5
 8003d18:	011c      	lsls	r4, r3, #4
 8003d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003d24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003d28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003d2c:	4642      	mov	r2, r8
 8003d2e:	464b      	mov	r3, r9
 8003d30:	1891      	adds	r1, r2, r2
 8003d32:	61b9      	str	r1, [r7, #24]
 8003d34:	415b      	adcs	r3, r3
 8003d36:	61fb      	str	r3, [r7, #28]
 8003d38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d3c:	4641      	mov	r1, r8
 8003d3e:	1851      	adds	r1, r2, r1
 8003d40:	6139      	str	r1, [r7, #16]
 8003d42:	4649      	mov	r1, r9
 8003d44:	414b      	adcs	r3, r1
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	f04f 0200 	mov.w	r2, #0
 8003d4c:	f04f 0300 	mov.w	r3, #0
 8003d50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d54:	4659      	mov	r1, fp
 8003d56:	00cb      	lsls	r3, r1, #3
 8003d58:	4651      	mov	r1, sl
 8003d5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d5e:	4651      	mov	r1, sl
 8003d60:	00ca      	lsls	r2, r1, #3
 8003d62:	4610      	mov	r0, r2
 8003d64:	4619      	mov	r1, r3
 8003d66:	4603      	mov	r3, r0
 8003d68:	4642      	mov	r2, r8
 8003d6a:	189b      	adds	r3, r3, r2
 8003d6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003d70:	464b      	mov	r3, r9
 8003d72:	460a      	mov	r2, r1
 8003d74:	eb42 0303 	adc.w	r3, r2, r3
 8003d78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	67bb      	str	r3, [r7, #120]	; 0x78
 8003d86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	f04f 0300 	mov.w	r3, #0
 8003d90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003d94:	4649      	mov	r1, r9
 8003d96:	008b      	lsls	r3, r1, #2
 8003d98:	4641      	mov	r1, r8
 8003d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d9e:	4641      	mov	r1, r8
 8003da0:	008a      	lsls	r2, r1, #2
 8003da2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003da6:	f7fc fa83 	bl	80002b0 <__aeabi_uldivmod>
 8003daa:	4602      	mov	r2, r0
 8003dac:	460b      	mov	r3, r1
 8003dae:	4b39      	ldr	r3, [pc, #228]	; (8003e94 <UART_SetConfig+0x4e4>)
 8003db0:	fba3 1302 	umull	r1, r3, r3, r2
 8003db4:	095b      	lsrs	r3, r3, #5
 8003db6:	2164      	movs	r1, #100	; 0x64
 8003db8:	fb01 f303 	mul.w	r3, r1, r3
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	3332      	adds	r3, #50	; 0x32
 8003dc2:	4a34      	ldr	r2, [pc, #208]	; (8003e94 <UART_SetConfig+0x4e4>)
 8003dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc8:	095b      	lsrs	r3, r3, #5
 8003dca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dce:	441c      	add	r4, r3
 8003dd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	673b      	str	r3, [r7, #112]	; 0x70
 8003dd8:	677a      	str	r2, [r7, #116]	; 0x74
 8003dda:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003dde:	4642      	mov	r2, r8
 8003de0:	464b      	mov	r3, r9
 8003de2:	1891      	adds	r1, r2, r2
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	415b      	adcs	r3, r3
 8003de8:	60fb      	str	r3, [r7, #12]
 8003dea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dee:	4641      	mov	r1, r8
 8003df0:	1851      	adds	r1, r2, r1
 8003df2:	6039      	str	r1, [r7, #0]
 8003df4:	4649      	mov	r1, r9
 8003df6:	414b      	adcs	r3, r1
 8003df8:	607b      	str	r3, [r7, #4]
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e06:	4659      	mov	r1, fp
 8003e08:	00cb      	lsls	r3, r1, #3
 8003e0a:	4651      	mov	r1, sl
 8003e0c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e10:	4651      	mov	r1, sl
 8003e12:	00ca      	lsls	r2, r1, #3
 8003e14:	4610      	mov	r0, r2
 8003e16:	4619      	mov	r1, r3
 8003e18:	4603      	mov	r3, r0
 8003e1a:	4642      	mov	r2, r8
 8003e1c:	189b      	adds	r3, r3, r2
 8003e1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e20:	464b      	mov	r3, r9
 8003e22:	460a      	mov	r2, r1
 8003e24:	eb42 0303 	adc.w	r3, r2, r3
 8003e28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	663b      	str	r3, [r7, #96]	; 0x60
 8003e34:	667a      	str	r2, [r7, #100]	; 0x64
 8003e36:	f04f 0200 	mov.w	r2, #0
 8003e3a:	f04f 0300 	mov.w	r3, #0
 8003e3e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003e42:	4649      	mov	r1, r9
 8003e44:	008b      	lsls	r3, r1, #2
 8003e46:	4641      	mov	r1, r8
 8003e48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e4c:	4641      	mov	r1, r8
 8003e4e:	008a      	lsls	r2, r1, #2
 8003e50:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e54:	f7fc fa2c 	bl	80002b0 <__aeabi_uldivmod>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4b0d      	ldr	r3, [pc, #52]	; (8003e94 <UART_SetConfig+0x4e4>)
 8003e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8003e62:	095b      	lsrs	r3, r3, #5
 8003e64:	2164      	movs	r1, #100	; 0x64
 8003e66:	fb01 f303 	mul.w	r3, r1, r3
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	3332      	adds	r3, #50	; 0x32
 8003e70:	4a08      	ldr	r2, [pc, #32]	; (8003e94 <UART_SetConfig+0x4e4>)
 8003e72:	fba2 2303 	umull	r2, r3, r2, r3
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	f003 020f 	and.w	r2, r3, #15
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4422      	add	r2, r4
 8003e84:	609a      	str	r2, [r3, #8]
}
 8003e86:	bf00      	nop
 8003e88:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e92:	bf00      	nop
 8003e94:	51eb851f 	.word	0x51eb851f

08003e98 <__NVIC_SetPriority>:
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	6039      	str	r1, [r7, #0]
 8003ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	db0a      	blt.n	8003ec2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	490c      	ldr	r1, [pc, #48]	; (8003ee4 <__NVIC_SetPriority+0x4c>)
 8003eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb6:	0112      	lsls	r2, r2, #4
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	440b      	add	r3, r1
 8003ebc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ec0:	e00a      	b.n	8003ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	4908      	ldr	r1, [pc, #32]	; (8003ee8 <__NVIC_SetPriority+0x50>)
 8003ec8:	79fb      	ldrb	r3, [r7, #7]
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	3b04      	subs	r3, #4
 8003ed0:	0112      	lsls	r2, r2, #4
 8003ed2:	b2d2      	uxtb	r2, r2
 8003ed4:	440b      	add	r3, r1
 8003ed6:	761a      	strb	r2, [r3, #24]
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	e000e100 	.word	0xe000e100
 8003ee8:	e000ed00 	.word	0xe000ed00

08003eec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	f06f 0004 	mvn.w	r0, #4
 8003ef6:	f7ff ffcf 	bl	8003e98 <__NVIC_SetPriority>
#endif
}
 8003efa:	bf00      	nop
 8003efc:	bd80      	pop	{r7, pc}
	...

08003f00 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f06:	f3ef 8305 	mrs	r3, IPSR
 8003f0a:	603b      	str	r3, [r7, #0]
  return(result);
 8003f0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003f12:	f06f 0305 	mvn.w	r3, #5
 8003f16:	607b      	str	r3, [r7, #4]
 8003f18:	e00c      	b.n	8003f34 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003f1a:	4b0a      	ldr	r3, [pc, #40]	; (8003f44 <osKernelInitialize+0x44>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d105      	bne.n	8003f2e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003f22:	4b08      	ldr	r3, [pc, #32]	; (8003f44 <osKernelInitialize+0x44>)
 8003f24:	2201      	movs	r2, #1
 8003f26:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	e002      	b.n	8003f34 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003f34:	687b      	ldr	r3, [r7, #4]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	20000220 	.word	0x20000220

08003f48 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f4e:	f3ef 8305 	mrs	r3, IPSR
 8003f52:	603b      	str	r3, [r7, #0]
  return(result);
 8003f54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003f5a:	f06f 0305 	mvn.w	r3, #5
 8003f5e:	607b      	str	r3, [r7, #4]
 8003f60:	e010      	b.n	8003f84 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003f62:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <osKernelStart+0x48>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d109      	bne.n	8003f7e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003f6a:	f7ff ffbf 	bl	8003eec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003f6e:	4b08      	ldr	r3, [pc, #32]	; (8003f90 <osKernelStart+0x48>)
 8003f70:	2202      	movs	r2, #2
 8003f72:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003f74:	f001 f8e2 	bl	800513c <vTaskStartScheduler>
      stat = osOK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	607b      	str	r3, [r7, #4]
 8003f7c:	e002      	b.n	8003f84 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003f84:	687b      	ldr	r3, [r7, #4]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000220 	.word	0x20000220

08003f94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4a07      	ldr	r2, [pc, #28]	; (8003fc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003fa4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	4a06      	ldr	r2, [pc, #24]	; (8003fc4 <vApplicationGetIdleTaskMemory+0x30>)
 8003faa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2280      	movs	r2, #128	; 0x80
 8003fb0:	601a      	str	r2, [r3, #0]
}
 8003fb2:	bf00      	nop
 8003fb4:	3714      	adds	r7, #20
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20000224 	.word	0x20000224
 8003fc4:	20000280 	.word	0x20000280

08003fc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	4a07      	ldr	r2, [pc, #28]	; (8003ff4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003fd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	4a06      	ldr	r2, [pc, #24]	; (8003ff8 <vApplicationGetTimerTaskMemory+0x30>)
 8003fde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fe6:	601a      	str	r2, [r3, #0]
}
 8003fe8:	bf00      	nop
 8003fea:	3714      	adds	r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr
 8003ff4:	20000480 	.word	0x20000480
 8003ff8:	200004dc 	.word	0x200004dc

08003ffc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f103 0208 	add.w	r2, r3, #8
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f04f 32ff 	mov.w	r2, #4294967295
 8004014:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f103 0208 	add.w	r2, r3, #8
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f103 0208 	add.w	r2, r3, #8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004056:	b480      	push	{r7}
 8004058:	b085      	sub	sp, #20
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
 800405e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	1c5a      	adds	r2, r3, #1
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	601a      	str	r2, [r3, #0]
}
 8004092:	bf00      	nop
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800409e:	b480      	push	{r7}
 80040a0:	b085      	sub	sp, #20
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
 80040a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b4:	d103      	bne.n	80040be <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	e00c      	b.n	80040d8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3308      	adds	r3, #8
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	e002      	b.n	80040cc <vListInsert+0x2e>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d2f6      	bcs.n	80040c6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	601a      	str	r2, [r3, #0]
}
 8004104:	bf00      	nop
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6892      	ldr	r2, [r2, #8]
 8004126:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6852      	ldr	r2, [r2, #4]
 8004130:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	429a      	cmp	r2, r3
 800413a:	d103      	bne.n	8004144 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689a      	ldr	r2, [r3, #8]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	1e5a      	subs	r2, r3, #1
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10a      	bne.n	800418e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417c:	f383 8811 	msr	BASEPRI, r3
 8004180:	f3bf 8f6f 	isb	sy
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800418a:	bf00      	nop
 800418c:	e7fe      	b.n	800418c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800418e:	f002 fa79 	bl	8006684 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419a:	68f9      	ldr	r1, [r7, #12]
 800419c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800419e:	fb01 f303 	mul.w	r3, r1, r3
 80041a2:	441a      	add	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	3b01      	subs	r3, #1
 80041c0:	68f9      	ldr	r1, [r7, #12]
 80041c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041c4:	fb01 f303 	mul.w	r3, r1, r3
 80041c8:	441a      	add	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	22ff      	movs	r2, #255	; 0xff
 80041d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	22ff      	movs	r2, #255	; 0xff
 80041da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d114      	bne.n	800420e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d01a      	beq.n	8004222 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	3310      	adds	r3, #16
 80041f0:	4618      	mov	r0, r3
 80041f2:	f001 fa2d 	bl	8005650 <xTaskRemoveFromEventList>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d012      	beq.n	8004222 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041fc:	4b0c      	ldr	r3, [pc, #48]	; (8004230 <xQueueGenericReset+0xcc>)
 80041fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	f3bf 8f6f 	isb	sy
 800420c:	e009      	b.n	8004222 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3310      	adds	r3, #16
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff fef2 	bl	8003ffc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	3324      	adds	r3, #36	; 0x24
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff feed 	bl	8003ffc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004222:	f002 fa5f 	bl	80066e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004226:	2301      	movs	r3, #1
}
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	e000ed04 	.word	0xe000ed04

08004234 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08e      	sub	sp, #56	; 0x38
 8004238:	af02      	add	r7, sp, #8
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10a      	bne.n	800425e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800424c:	f383 8811 	msr	BASEPRI, r3
 8004250:	f3bf 8f6f 	isb	sy
 8004254:	f3bf 8f4f 	dsb	sy
 8004258:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800425a:	bf00      	nop
 800425c:	e7fe      	b.n	800425c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10a      	bne.n	800427a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004276:	bf00      	nop
 8004278:	e7fe      	b.n	8004278 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d002      	beq.n	8004286 <xQueueGenericCreateStatic+0x52>
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <xQueueGenericCreateStatic+0x56>
 8004286:	2301      	movs	r3, #1
 8004288:	e000      	b.n	800428c <xQueueGenericCreateStatic+0x58>
 800428a:	2300      	movs	r3, #0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10a      	bne.n	80042a6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004294:	f383 8811 	msr	BASEPRI, r3
 8004298:	f3bf 8f6f 	isb	sy
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	623b      	str	r3, [r7, #32]
}
 80042a2:	bf00      	nop
 80042a4:	e7fe      	b.n	80042a4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <xQueueGenericCreateStatic+0x7e>
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <xQueueGenericCreateStatic+0x82>
 80042b2:	2301      	movs	r3, #1
 80042b4:	e000      	b.n	80042b8 <xQueueGenericCreateStatic+0x84>
 80042b6:	2300      	movs	r3, #0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10a      	bne.n	80042d2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80042bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c0:	f383 8811 	msr	BASEPRI, r3
 80042c4:	f3bf 8f6f 	isb	sy
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	61fb      	str	r3, [r7, #28]
}
 80042ce:	bf00      	nop
 80042d0:	e7fe      	b.n	80042d0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042d2:	2350      	movs	r3, #80	; 0x50
 80042d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2b50      	cmp	r3, #80	; 0x50
 80042da:	d00a      	beq.n	80042f2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80042dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e0:	f383 8811 	msr	BASEPRI, r3
 80042e4:	f3bf 8f6f 	isb	sy
 80042e8:	f3bf 8f4f 	dsb	sy
 80042ec:	61bb      	str	r3, [r7, #24]
}
 80042ee:	bf00      	nop
 80042f0:	e7fe      	b.n	80042f0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80042f2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80042f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00d      	beq.n	800431a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004306:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800430a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800430c:	9300      	str	r3, [sp, #0]
 800430e:	4613      	mov	r3, r2
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	68b9      	ldr	r1, [r7, #8]
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 f83f 	bl	8004398 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800431a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800431c:	4618      	mov	r0, r3
 800431e:	3730      	adds	r7, #48	; 0x30
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004324:	b580      	push	{r7, lr}
 8004326:	b08a      	sub	sp, #40	; 0x28
 8004328:	af02      	add	r7, sp, #8
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	4613      	mov	r3, r2
 8004330:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d10a      	bne.n	800434e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433c:	f383 8811 	msr	BASEPRI, r3
 8004340:	f3bf 8f6f 	isb	sy
 8004344:	f3bf 8f4f 	dsb	sy
 8004348:	613b      	str	r3, [r7, #16]
}
 800434a:	bf00      	nop
 800434c:	e7fe      	b.n	800434c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	fb02 f303 	mul.w	r3, r2, r3
 8004356:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	3350      	adds	r3, #80	; 0x50
 800435c:	4618      	mov	r0, r3
 800435e:	f002 fab3 	bl	80068c8 <pvPortMalloc>
 8004362:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d011      	beq.n	800438e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	3350      	adds	r3, #80	; 0x50
 8004372:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800437c:	79fa      	ldrb	r2, [r7, #7]
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	4613      	mov	r3, r2
 8004384:	697a      	ldr	r2, [r7, #20]
 8004386:	68b9      	ldr	r1, [r7, #8]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f805 	bl	8004398 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800438e:	69bb      	ldr	r3, [r7, #24]
	}
 8004390:	4618      	mov	r0, r3
 8004392:	3720      	adds	r7, #32
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
 80043a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d103      	bne.n	80043b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	e002      	b.n	80043ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043c6:	2101      	movs	r1, #1
 80043c8:	69b8      	ldr	r0, [r7, #24]
 80043ca:	f7ff fecb 	bl	8004164 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	78fa      	ldrb	r2, [r7, #3]
 80043d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043d6:	bf00      	nop
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08e      	sub	sp, #56	; 0x38
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
 80043ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80043ee:	2300      	movs	r3, #0
 80043f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80043f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10a      	bne.n	8004412 <xQueueGenericSend+0x32>
	__asm volatile
 80043fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004400:	f383 8811 	msr	BASEPRI, r3
 8004404:	f3bf 8f6f 	isb	sy
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800440e:	bf00      	nop
 8004410:	e7fe      	b.n	8004410 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d103      	bne.n	8004420 <xQueueGenericSend+0x40>
 8004418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800441a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <xQueueGenericSend+0x44>
 8004420:	2301      	movs	r3, #1
 8004422:	e000      	b.n	8004426 <xQueueGenericSend+0x46>
 8004424:	2300      	movs	r3, #0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10a      	bne.n	8004440 <xQueueGenericSend+0x60>
	__asm volatile
 800442a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442e:	f383 8811 	msr	BASEPRI, r3
 8004432:	f3bf 8f6f 	isb	sy
 8004436:	f3bf 8f4f 	dsb	sy
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800443c:	bf00      	nop
 800443e:	e7fe      	b.n	800443e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	2b02      	cmp	r3, #2
 8004444:	d103      	bne.n	800444e <xQueueGenericSend+0x6e>
 8004446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444a:	2b01      	cmp	r3, #1
 800444c:	d101      	bne.n	8004452 <xQueueGenericSend+0x72>
 800444e:	2301      	movs	r3, #1
 8004450:	e000      	b.n	8004454 <xQueueGenericSend+0x74>
 8004452:	2300      	movs	r3, #0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10a      	bne.n	800446e <xQueueGenericSend+0x8e>
	__asm volatile
 8004458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445c:	f383 8811 	msr	BASEPRI, r3
 8004460:	f3bf 8f6f 	isb	sy
 8004464:	f3bf 8f4f 	dsb	sy
 8004468:	623b      	str	r3, [r7, #32]
}
 800446a:	bf00      	nop
 800446c:	e7fe      	b.n	800446c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800446e:	f001 faad 	bl	80059cc <xTaskGetSchedulerState>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d102      	bne.n	800447e <xQueueGenericSend+0x9e>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <xQueueGenericSend+0xa2>
 800447e:	2301      	movs	r3, #1
 8004480:	e000      	b.n	8004484 <xQueueGenericSend+0xa4>
 8004482:	2300      	movs	r3, #0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10a      	bne.n	800449e <xQueueGenericSend+0xbe>
	__asm volatile
 8004488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448c:	f383 8811 	msr	BASEPRI, r3
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	61fb      	str	r3, [r7, #28]
}
 800449a:	bf00      	nop
 800449c:	e7fe      	b.n	800449c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800449e:	f002 f8f1 	bl	8006684 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d302      	bcc.n	80044b4 <xQueueGenericSend+0xd4>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d129      	bne.n	8004508 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	68b9      	ldr	r1, [r7, #8]
 80044b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044ba:	f000 fb2f 	bl	8004b1c <prvCopyDataToQueue>
 80044be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d010      	beq.n	80044ea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ca:	3324      	adds	r3, #36	; 0x24
 80044cc:	4618      	mov	r0, r3
 80044ce:	f001 f8bf 	bl	8005650 <xTaskRemoveFromEventList>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d013      	beq.n	8004500 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80044d8:	4b3f      	ldr	r3, [pc, #252]	; (80045d8 <xQueueGenericSend+0x1f8>)
 80044da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044de:	601a      	str	r2, [r3, #0]
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	f3bf 8f6f 	isb	sy
 80044e8:	e00a      	b.n	8004500 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80044ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80044f0:	4b39      	ldr	r3, [pc, #228]	; (80045d8 <xQueueGenericSend+0x1f8>)
 80044f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004500:	f002 f8f0 	bl	80066e4 <vPortExitCritical>
				return pdPASS;
 8004504:	2301      	movs	r3, #1
 8004506:	e063      	b.n	80045d0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d103      	bne.n	8004516 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800450e:	f002 f8e9 	bl	80066e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004512:	2300      	movs	r3, #0
 8004514:	e05c      	b.n	80045d0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004518:	2b00      	cmp	r3, #0
 800451a:	d106      	bne.n	800452a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800451c:	f107 0314 	add.w	r3, r7, #20
 8004520:	4618      	mov	r0, r3
 8004522:	f001 f8f9 	bl	8005718 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004526:	2301      	movs	r3, #1
 8004528:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800452a:	f002 f8db 	bl	80066e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800452e:	f000 fe6b 	bl	8005208 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004532:	f002 f8a7 	bl	8006684 <vPortEnterCritical>
 8004536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004538:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800453c:	b25b      	sxtb	r3, r3
 800453e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004542:	d103      	bne.n	800454c <xQueueGenericSend+0x16c>
 8004544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800454c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004552:	b25b      	sxtb	r3, r3
 8004554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004558:	d103      	bne.n	8004562 <xQueueGenericSend+0x182>
 800455a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004562:	f002 f8bf 	bl	80066e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004566:	1d3a      	adds	r2, r7, #4
 8004568:	f107 0314 	add.w	r3, r7, #20
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f001 f8e8 	bl	8005744 <xTaskCheckForTimeOut>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d124      	bne.n	80045c4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800457a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800457c:	f000 fbc6 	bl	8004d0c <prvIsQueueFull>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d018      	beq.n	80045b8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004588:	3310      	adds	r3, #16
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	4611      	mov	r1, r2
 800458e:	4618      	mov	r0, r3
 8004590:	f001 f80e 	bl	80055b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004594:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004596:	f000 fb51 	bl	8004c3c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800459a:	f000 fe43 	bl	8005224 <xTaskResumeAll>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f47f af7c 	bne.w	800449e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80045a6:	4b0c      	ldr	r3, [pc, #48]	; (80045d8 <xQueueGenericSend+0x1f8>)
 80045a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	e772      	b.n	800449e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80045b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045ba:	f000 fb3f 	bl	8004c3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80045be:	f000 fe31 	bl	8005224 <xTaskResumeAll>
 80045c2:	e76c      	b.n	800449e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80045c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045c6:	f000 fb39 	bl	8004c3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80045ca:	f000 fe2b 	bl	8005224 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80045ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3738      	adds	r7, #56	; 0x38
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	e000ed04 	.word	0xe000ed04

080045dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b090      	sub	sp, #64	; 0x40
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
 80045e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80045ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10a      	bne.n	800460a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80045f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004606:	bf00      	nop
 8004608:	e7fe      	b.n	8004608 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d103      	bne.n	8004618 <xQueueGenericSendFromISR+0x3c>
 8004610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <xQueueGenericSendFromISR+0x40>
 8004618:	2301      	movs	r3, #1
 800461a:	e000      	b.n	800461e <xQueueGenericSendFromISR+0x42>
 800461c:	2300      	movs	r3, #0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10a      	bne.n	8004638 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004626:	f383 8811 	msr	BASEPRI, r3
 800462a:	f3bf 8f6f 	isb	sy
 800462e:	f3bf 8f4f 	dsb	sy
 8004632:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004634:	bf00      	nop
 8004636:	e7fe      	b.n	8004636 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d103      	bne.n	8004646 <xQueueGenericSendFromISR+0x6a>
 800463e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <xQueueGenericSendFromISR+0x6e>
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <xQueueGenericSendFromISR+0x70>
 800464a:	2300      	movs	r3, #0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10a      	bne.n	8004666 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	623b      	str	r3, [r7, #32]
}
 8004662:	bf00      	nop
 8004664:	e7fe      	b.n	8004664 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004666:	f002 f8ef 	bl	8006848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800466a:	f3ef 8211 	mrs	r2, BASEPRI
 800466e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004672:	f383 8811 	msr	BASEPRI, r3
 8004676:	f3bf 8f6f 	isb	sy
 800467a:	f3bf 8f4f 	dsb	sy
 800467e:	61fa      	str	r2, [r7, #28]
 8004680:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004682:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004684:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800468a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800468c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468e:	429a      	cmp	r2, r3
 8004690:	d302      	bcc.n	8004698 <xQueueGenericSendFromISR+0xbc>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b02      	cmp	r3, #2
 8004696:	d12f      	bne.n	80046f8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800469e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	68b9      	ldr	r1, [r7, #8]
 80046ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80046ae:	f000 fa35 	bl	8004b1c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80046b2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80046b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ba:	d112      	bne.n	80046e2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d016      	beq.n	80046f2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c6:	3324      	adds	r3, #36	; 0x24
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 ffc1 	bl	8005650 <xTaskRemoveFromEventList>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00e      	beq.n	80046f2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00b      	beq.n	80046f2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	e007      	b.n	80046f2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80046e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80046e6:	3301      	adds	r3, #1
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	b25a      	sxtb	r2, r3
 80046ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80046f2:	2301      	movs	r3, #1
 80046f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80046f6:	e001      	b.n	80046fc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046fe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004706:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800470a:	4618      	mov	r0, r3
 800470c:	3740      	adds	r7, #64	; 0x40
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08c      	sub	sp, #48	; 0x30
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004720:	2300      	movs	r3, #0
 8004722:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10a      	bne.n	8004744 <xQueueReceive+0x30>
	__asm volatile
 800472e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004732:	f383 8811 	msr	BASEPRI, r3
 8004736:	f3bf 8f6f 	isb	sy
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	623b      	str	r3, [r7, #32]
}
 8004740:	bf00      	nop
 8004742:	e7fe      	b.n	8004742 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d103      	bne.n	8004752 <xQueueReceive+0x3e>
 800474a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <xQueueReceive+0x42>
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <xQueueReceive+0x44>
 8004756:	2300      	movs	r3, #0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10a      	bne.n	8004772 <xQueueReceive+0x5e>
	__asm volatile
 800475c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004760:	f383 8811 	msr	BASEPRI, r3
 8004764:	f3bf 8f6f 	isb	sy
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	61fb      	str	r3, [r7, #28]
}
 800476e:	bf00      	nop
 8004770:	e7fe      	b.n	8004770 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004772:	f001 f92b 	bl	80059cc <xTaskGetSchedulerState>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d102      	bne.n	8004782 <xQueueReceive+0x6e>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <xQueueReceive+0x72>
 8004782:	2301      	movs	r3, #1
 8004784:	e000      	b.n	8004788 <xQueueReceive+0x74>
 8004786:	2300      	movs	r3, #0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10a      	bne.n	80047a2 <xQueueReceive+0x8e>
	__asm volatile
 800478c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004790:	f383 8811 	msr	BASEPRI, r3
 8004794:	f3bf 8f6f 	isb	sy
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	61bb      	str	r3, [r7, #24]
}
 800479e:	bf00      	nop
 80047a0:	e7fe      	b.n	80047a0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047a2:	f001 ff6f 	bl	8006684 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047aa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d01f      	beq.n	80047f2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047b2:	68b9      	ldr	r1, [r7, #8]
 80047b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047b6:	f000 fa1b 	bl	8004bf0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	1e5a      	subs	r2, r3, #1
 80047be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00f      	beq.n	80047ea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047cc:	3310      	adds	r3, #16
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 ff3e 	bl	8005650 <xTaskRemoveFromEventList>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80047da:	4b3d      	ldr	r3, [pc, #244]	; (80048d0 <xQueueReceive+0x1bc>)
 80047dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80047ea:	f001 ff7b 	bl	80066e4 <vPortExitCritical>
				return pdPASS;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e069      	b.n	80048c6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d103      	bne.n	8004800 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047f8:	f001 ff74 	bl	80066e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80047fc:	2300      	movs	r3, #0
 80047fe:	e062      	b.n	80048c6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004802:	2b00      	cmp	r3, #0
 8004804:	d106      	bne.n	8004814 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004806:	f107 0310 	add.w	r3, r7, #16
 800480a:	4618      	mov	r0, r3
 800480c:	f000 ff84 	bl	8005718 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004810:	2301      	movs	r3, #1
 8004812:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004814:	f001 ff66 	bl	80066e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004818:	f000 fcf6 	bl	8005208 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800481c:	f001 ff32 	bl	8006684 <vPortEnterCritical>
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004826:	b25b      	sxtb	r3, r3
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482c:	d103      	bne.n	8004836 <xQueueReceive+0x122>
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004838:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800483c:	b25b      	sxtb	r3, r3
 800483e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004842:	d103      	bne.n	800484c <xQueueReceive+0x138>
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	2200      	movs	r2, #0
 8004848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800484c:	f001 ff4a 	bl	80066e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004850:	1d3a      	adds	r2, r7, #4
 8004852:	f107 0310 	add.w	r3, r7, #16
 8004856:	4611      	mov	r1, r2
 8004858:	4618      	mov	r0, r3
 800485a:	f000 ff73 	bl	8005744 <xTaskCheckForTimeOut>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d123      	bne.n	80048ac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004864:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004866:	f000 fa3b 	bl	8004ce0 <prvIsQueueEmpty>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d017      	beq.n	80048a0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004872:	3324      	adds	r3, #36	; 0x24
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	4611      	mov	r1, r2
 8004878:	4618      	mov	r0, r3
 800487a:	f000 fe99 	bl	80055b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800487e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004880:	f000 f9dc 	bl	8004c3c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004884:	f000 fcce 	bl	8005224 <xTaskResumeAll>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d189      	bne.n	80047a2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800488e:	4b10      	ldr	r3, [pc, #64]	; (80048d0 <xQueueReceive+0x1bc>)
 8004890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	e780      	b.n	80047a2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80048a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048a2:	f000 f9cb 	bl	8004c3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048a6:	f000 fcbd 	bl	8005224 <xTaskResumeAll>
 80048aa:	e77a      	b.n	80047a2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80048ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ae:	f000 f9c5 	bl	8004c3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048b2:	f000 fcb7 	bl	8005224 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048b8:	f000 fa12 	bl	8004ce0 <prvIsQueueEmpty>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f43f af6f 	beq.w	80047a2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80048c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3730      	adds	r7, #48	; 0x30
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	e000ed04 	.word	0xe000ed04

080048d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08e      	sub	sp, #56	; 0x38
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80048de:	2300      	movs	r3, #0
 80048e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80048e6:	2300      	movs	r3, #0
 80048e8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80048ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d10a      	bne.n	8004906 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	623b      	str	r3, [r7, #32]
}
 8004902:	bf00      	nop
 8004904:	e7fe      	b.n	8004904 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00a      	beq.n	8004924 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800490e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004912:	f383 8811 	msr	BASEPRI, r3
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	61fb      	str	r3, [r7, #28]
}
 8004920:	bf00      	nop
 8004922:	e7fe      	b.n	8004922 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004924:	f001 f852 	bl	80059cc <xTaskGetSchedulerState>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d102      	bne.n	8004934 <xQueueSemaphoreTake+0x60>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <xQueueSemaphoreTake+0x64>
 8004934:	2301      	movs	r3, #1
 8004936:	e000      	b.n	800493a <xQueueSemaphoreTake+0x66>
 8004938:	2300      	movs	r3, #0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10a      	bne.n	8004954 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800493e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	61bb      	str	r3, [r7, #24]
}
 8004950:	bf00      	nop
 8004952:	e7fe      	b.n	8004952 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004954:	f001 fe96 	bl	8006684 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800495e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004960:	2b00      	cmp	r3, #0
 8004962:	d024      	beq.n	80049ae <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004966:	1e5a      	subs	r2, r3, #1
 8004968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800496c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d104      	bne.n	800497e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004974:	f001 f9a0 	bl	8005cb8 <pvTaskIncrementMutexHeldCount>
 8004978:	4602      	mov	r2, r0
 800497a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800497c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800497e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00f      	beq.n	80049a6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004988:	3310      	adds	r3, #16
 800498a:	4618      	mov	r0, r3
 800498c:	f000 fe60 	bl	8005650 <xTaskRemoveFromEventList>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d007      	beq.n	80049a6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004996:	4b54      	ldr	r3, [pc, #336]	; (8004ae8 <xQueueSemaphoreTake+0x214>)
 8004998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049a6:	f001 fe9d 	bl	80066e4 <vPortExitCritical>
				return pdPASS;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e097      	b.n	8004ade <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d111      	bne.n	80049d8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80049b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80049ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	617b      	str	r3, [r7, #20]
}
 80049cc:	bf00      	nop
 80049ce:	e7fe      	b.n	80049ce <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80049d0:	f001 fe88 	bl	80066e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80049d4:	2300      	movs	r3, #0
 80049d6:	e082      	b.n	8004ade <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d106      	bne.n	80049ec <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049de:	f107 030c 	add.w	r3, r7, #12
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fe98 	bl	8005718 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049e8:	2301      	movs	r3, #1
 80049ea:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049ec:	f001 fe7a 	bl	80066e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049f0:	f000 fc0a 	bl	8005208 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049f4:	f001 fe46 	bl	8006684 <vPortEnterCritical>
 80049f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049fe:	b25b      	sxtb	r3, r3
 8004a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a04:	d103      	bne.n	8004a0e <xQueueSemaphoreTake+0x13a>
 8004a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a14:	b25b      	sxtb	r3, r3
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	d103      	bne.n	8004a24 <xQueueSemaphoreTake+0x150>
 8004a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a24:	f001 fe5e 	bl	80066e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a28:	463a      	mov	r2, r7
 8004a2a:	f107 030c 	add.w	r3, r7, #12
 8004a2e:	4611      	mov	r1, r2
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 fe87 	bl	8005744 <xTaskCheckForTimeOut>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d132      	bne.n	8004aa2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a3e:	f000 f94f 	bl	8004ce0 <prvIsQueueEmpty>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d026      	beq.n	8004a96 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d109      	bne.n	8004a64 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004a50:	f001 fe18 	bl	8006684 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 ffd5 	bl	8005a08 <xTaskPriorityInherit>
 8004a5e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004a60:	f001 fe40 	bl	80066e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a66:	3324      	adds	r3, #36	; 0x24
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	4611      	mov	r1, r2
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 fd9f 	bl	80055b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a74:	f000 f8e2 	bl	8004c3c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a78:	f000 fbd4 	bl	8005224 <xTaskResumeAll>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f47f af68 	bne.w	8004954 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004a84:	4b18      	ldr	r3, [pc, #96]	; (8004ae8 <xQueueSemaphoreTake+0x214>)
 8004a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a8a:	601a      	str	r2, [r3, #0]
 8004a8c:	f3bf 8f4f 	dsb	sy
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	e75e      	b.n	8004954 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004a96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a98:	f000 f8d0 	bl	8004c3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a9c:	f000 fbc2 	bl	8005224 <xTaskResumeAll>
 8004aa0:	e758      	b.n	8004954 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004aa2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004aa4:	f000 f8ca 	bl	8004c3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004aa8:	f000 fbbc 	bl	8005224 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004aac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004aae:	f000 f917 	bl	8004ce0 <prvIsQueueEmpty>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f43f af4d 	beq.w	8004954 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00d      	beq.n	8004adc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004ac0:	f001 fde0 	bl	8006684 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004ac4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ac6:	f000 f811 	bl	8004aec <prvGetDisinheritPriorityAfterTimeout>
 8004aca:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f001 f86e 	bl	8005bb4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004ad8:	f001 fe04 	bl	80066e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004adc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3738      	adds	r7, #56	; 0x38
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d006      	beq.n	8004b0a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	e001      	b.n	8004b0e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
	}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10d      	bne.n	8004b56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d14d      	bne.n	8004bde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 ffc6 	bl	8005ad8 <xTaskPriorityDisinherit>
 8004b4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	609a      	str	r2, [r3, #8]
 8004b54:	e043      	b.n	8004bde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d119      	bne.n	8004b90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6858      	ldr	r0, [r3, #4]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b64:	461a      	mov	r2, r3
 8004b66:	68b9      	ldr	r1, [r7, #8]
 8004b68:	f002 f8c2 	bl	8006cf0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b74:	441a      	add	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d32b      	bcc.n	8004bde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	605a      	str	r2, [r3, #4]
 8004b8e:	e026      	b.n	8004bde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	68d8      	ldr	r0, [r3, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b98:	461a      	mov	r2, r3
 8004b9a:	68b9      	ldr	r1, [r7, #8]
 8004b9c:	f002 f8a8 	bl	8006cf0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	68da      	ldr	r2, [r3, #12]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	425b      	negs	r3, r3
 8004baa:	441a      	add	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d207      	bcs.n	8004bcc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc4:	425b      	negs	r3, r3
 8004bc6:	441a      	add	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d105      	bne.n	8004bde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004be6:	697b      	ldr	r3, [r7, #20]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3718      	adds	r7, #24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d018      	beq.n	8004c34 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68da      	ldr	r2, [r3, #12]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	441a      	add	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d303      	bcc.n	8004c24 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68d9      	ldr	r1, [r3, #12]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	6838      	ldr	r0, [r7, #0]
 8004c30:	f002 f85e 	bl	8006cf0 <memcpy>
	}
}
 8004c34:	bf00      	nop
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c44:	f001 fd1e 	bl	8006684 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c4e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c50:	e011      	b.n	8004c76 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d012      	beq.n	8004c80 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	3324      	adds	r3, #36	; 0x24
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fcf6 	bl	8005650 <xTaskRemoveFromEventList>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c6a:	f000 fdcd 	bl	8005808 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c6e:	7bfb      	ldrb	r3, [r7, #15]
 8004c70:	3b01      	subs	r3, #1
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	dce9      	bgt.n	8004c52 <prvUnlockQueue+0x16>
 8004c7e:	e000      	b.n	8004c82 <prvUnlockQueue+0x46>
					break;
 8004c80:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	22ff      	movs	r2, #255	; 0xff
 8004c86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004c8a:	f001 fd2b 	bl	80066e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c8e:	f001 fcf9 	bl	8006684 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c98:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c9a:	e011      	b.n	8004cc0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d012      	beq.n	8004cca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	3310      	adds	r3, #16
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fcd1 	bl	8005650 <xTaskRemoveFromEventList>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004cb4:	f000 fda8 	bl	8005808 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004cb8:	7bbb      	ldrb	r3, [r7, #14]
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004cc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	dce9      	bgt.n	8004c9c <prvUnlockQueue+0x60>
 8004cc8:	e000      	b.n	8004ccc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004cca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	22ff      	movs	r2, #255	; 0xff
 8004cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004cd4:	f001 fd06 	bl	80066e4 <vPortExitCritical>
}
 8004cd8:	bf00      	nop
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ce8:	f001 fccc 	bl	8006684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d102      	bne.n	8004cfa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	e001      	b.n	8004cfe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cfe:	f001 fcf1 	bl	80066e4 <vPortExitCritical>

	return xReturn;
 8004d02:	68fb      	ldr	r3, [r7, #12]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3710      	adds	r7, #16
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d14:	f001 fcb6 	bl	8006684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d102      	bne.n	8004d2a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d24:	2301      	movs	r3, #1
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	e001      	b.n	8004d2e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d2e:	f001 fcd9 	bl	80066e4 <vPortExitCritical>

	return xReturn;
 8004d32:	68fb      	ldr	r3, [r7, #12]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d46:	2300      	movs	r3, #0
 8004d48:	60fb      	str	r3, [r7, #12]
 8004d4a:	e014      	b.n	8004d76 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d4c:	4a0f      	ldr	r2, [pc, #60]	; (8004d8c <vQueueAddToRegistry+0x50>)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10b      	bne.n	8004d70 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d58:	490c      	ldr	r1, [pc, #48]	; (8004d8c <vQueueAddToRegistry+0x50>)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d62:	4a0a      	ldr	r2, [pc, #40]	; (8004d8c <vQueueAddToRegistry+0x50>)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	00db      	lsls	r3, r3, #3
 8004d68:	4413      	add	r3, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004d6e:	e006      	b.n	8004d7e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	3301      	adds	r3, #1
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2b07      	cmp	r3, #7
 8004d7a:	d9e7      	bls.n	8004d4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	3714      	adds	r7, #20
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	200008dc 	.word	0x200008dc

08004d90 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004da0:	f001 fc70 	bl	8006684 <vPortEnterCritical>
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004daa:	b25b      	sxtb	r3, r3
 8004dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db0:	d103      	bne.n	8004dba <vQueueWaitForMessageRestricted+0x2a>
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dc0:	b25b      	sxtb	r3, r3
 8004dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc6:	d103      	bne.n	8004dd0 <vQueueWaitForMessageRestricted+0x40>
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004dd0:	f001 fc88 	bl	80066e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d106      	bne.n	8004dea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	3324      	adds	r3, #36	; 0x24
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	68b9      	ldr	r1, [r7, #8]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f000 fc07 	bl	80055f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004dea:	6978      	ldr	r0, [r7, #20]
 8004dec:	f7ff ff26 	bl	8004c3c <prvUnlockQueue>
	}
 8004df0:	bf00      	nop
 8004df2:	3718      	adds	r7, #24
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08e      	sub	sp, #56	; 0x38
 8004dfc:	af04      	add	r7, sp, #16
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10a      	bne.n	8004e22 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e10:	f383 8811 	msr	BASEPRI, r3
 8004e14:	f3bf 8f6f 	isb	sy
 8004e18:	f3bf 8f4f 	dsb	sy
 8004e1c:	623b      	str	r3, [r7, #32]
}
 8004e1e:	bf00      	nop
 8004e20:	e7fe      	b.n	8004e20 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10a      	bne.n	8004e3e <xTaskCreateStatic+0x46>
	__asm volatile
 8004e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e2c:	f383 8811 	msr	BASEPRI, r3
 8004e30:	f3bf 8f6f 	isb	sy
 8004e34:	f3bf 8f4f 	dsb	sy
 8004e38:	61fb      	str	r3, [r7, #28]
}
 8004e3a:	bf00      	nop
 8004e3c:	e7fe      	b.n	8004e3c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e3e:	235c      	movs	r3, #92	; 0x5c
 8004e40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	2b5c      	cmp	r3, #92	; 0x5c
 8004e46:	d00a      	beq.n	8004e5e <xTaskCreateStatic+0x66>
	__asm volatile
 8004e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4c:	f383 8811 	msr	BASEPRI, r3
 8004e50:	f3bf 8f6f 	isb	sy
 8004e54:	f3bf 8f4f 	dsb	sy
 8004e58:	61bb      	str	r3, [r7, #24]
}
 8004e5a:	bf00      	nop
 8004e5c:	e7fe      	b.n	8004e5c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e5e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d01e      	beq.n	8004ea4 <xTaskCreateStatic+0xac>
 8004e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01b      	beq.n	8004ea4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e6e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e74:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e7e:	2300      	movs	r3, #0
 8004e80:	9303      	str	r3, [sp, #12]
 8004e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e84:	9302      	str	r3, [sp, #8]
 8004e86:	f107 0314 	add.w	r3, r7, #20
 8004e8a:	9301      	str	r3, [sp, #4]
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 f850 	bl	8004f3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e9e:	f000 f8dd 	bl	800505c <prvAddNewTaskToReadyList>
 8004ea2:	e001      	b.n	8004ea8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ea8:	697b      	ldr	r3, [r7, #20]
	}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3728      	adds	r7, #40	; 0x28
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b08c      	sub	sp, #48	; 0x30
 8004eb6:	af04      	add	r7, sp, #16
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	603b      	str	r3, [r7, #0]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004ec2:	88fb      	ldrh	r3, [r7, #6]
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f001 fcfe 	bl	80068c8 <pvPortMalloc>
 8004ecc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00e      	beq.n	8004ef2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ed4:	205c      	movs	r0, #92	; 0x5c
 8004ed6:	f001 fcf7 	bl	80068c8 <pvPortMalloc>
 8004eda:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	631a      	str	r2, [r3, #48]	; 0x30
 8004ee8:	e005      	b.n	8004ef6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004eea:	6978      	ldr	r0, [r7, #20]
 8004eec:	f001 fdb8 	bl	8006a60 <vPortFree>
 8004ef0:	e001      	b.n	8004ef6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d017      	beq.n	8004f2c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f04:	88fa      	ldrh	r2, [r7, #6]
 8004f06:	2300      	movs	r3, #0
 8004f08:	9303      	str	r3, [sp, #12]
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	9302      	str	r3, [sp, #8]
 8004f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f10:	9301      	str	r3, [sp, #4]
 8004f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68b9      	ldr	r1, [r7, #8]
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 f80e 	bl	8004f3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f20:	69f8      	ldr	r0, [r7, #28]
 8004f22:	f000 f89b 	bl	800505c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f26:	2301      	movs	r3, #1
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	e002      	b.n	8004f32 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8004f30:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f32:	69bb      	ldr	r3, [r7, #24]
	}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3720      	adds	r7, #32
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b088      	sub	sp, #32
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
 8004f48:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	461a      	mov	r2, r3
 8004f54:	21a5      	movs	r1, #165	; 0xa5
 8004f56:	f001 fed9 	bl	8006d0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004f64:	3b01      	subs	r3, #1
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	f023 0307 	bic.w	r3, r3, #7
 8004f72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	617b      	str	r3, [r7, #20]
}
 8004f90:	bf00      	nop
 8004f92:	e7fe      	b.n	8004f92 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d01f      	beq.n	8004fda <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	61fb      	str	r3, [r7, #28]
 8004f9e:	e012      	b.n	8004fc6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	7819      	ldrb	r1, [r3, #0]
 8004fa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	4413      	add	r3, r2
 8004fae:	3334      	adds	r3, #52	; 0x34
 8004fb0:	460a      	mov	r2, r1
 8004fb2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	4413      	add	r3, r2
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d006      	beq.n	8004fce <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	61fb      	str	r3, [r7, #28]
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	2b0f      	cmp	r3, #15
 8004fca:	d9e9      	bls.n	8004fa0 <prvInitialiseNewTask+0x64>
 8004fcc:	e000      	b.n	8004fd0 <prvInitialiseNewTask+0x94>
			{
				break;
 8004fce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fd8:	e003      	b.n	8004fe2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe4:	2b37      	cmp	r3, #55	; 0x37
 8004fe6:	d901      	bls.n	8004fec <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004fe8:	2337      	movs	r3, #55	; 0x37
 8004fea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ff0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ff6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005000:	3304      	adds	r3, #4
 8005002:	4618      	mov	r0, r3
 8005004:	f7ff f81a 	bl	800403c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500a:	3318      	adds	r3, #24
 800500c:	4618      	mov	r0, r3
 800500e:	f7ff f815 	bl	800403c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005014:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005016:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800501e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005020:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005026:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502a:	2200      	movs	r2, #0
 800502c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800502e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005030:	2200      	movs	r2, #0
 8005032:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	68f9      	ldr	r1, [r7, #12]
 800503a:	69b8      	ldr	r0, [r7, #24]
 800503c:	f001 f9f2 	bl	8006424 <pxPortInitialiseStack>
 8005040:	4602      	mov	r2, r0
 8005042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005044:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005048:	2b00      	cmp	r3, #0
 800504a:	d002      	beq.n	8005052 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800504c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800504e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005050:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005052:	bf00      	nop
 8005054:	3720      	adds	r7, #32
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005064:	f001 fb0e 	bl	8006684 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005068:	4b2d      	ldr	r3, [pc, #180]	; (8005120 <prvAddNewTaskToReadyList+0xc4>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3301      	adds	r3, #1
 800506e:	4a2c      	ldr	r2, [pc, #176]	; (8005120 <prvAddNewTaskToReadyList+0xc4>)
 8005070:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005072:	4b2c      	ldr	r3, [pc, #176]	; (8005124 <prvAddNewTaskToReadyList+0xc8>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d109      	bne.n	800508e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800507a:	4a2a      	ldr	r2, [pc, #168]	; (8005124 <prvAddNewTaskToReadyList+0xc8>)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005080:	4b27      	ldr	r3, [pc, #156]	; (8005120 <prvAddNewTaskToReadyList+0xc4>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d110      	bne.n	80050aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005088:	f000 fbe2 	bl	8005850 <prvInitialiseTaskLists>
 800508c:	e00d      	b.n	80050aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800508e:	4b26      	ldr	r3, [pc, #152]	; (8005128 <prvAddNewTaskToReadyList+0xcc>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d109      	bne.n	80050aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005096:	4b23      	ldr	r3, [pc, #140]	; (8005124 <prvAddNewTaskToReadyList+0xc8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d802      	bhi.n	80050aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80050a4:	4a1f      	ldr	r2, [pc, #124]	; (8005124 <prvAddNewTaskToReadyList+0xc8>)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80050aa:	4b20      	ldr	r3, [pc, #128]	; (800512c <prvAddNewTaskToReadyList+0xd0>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	3301      	adds	r3, #1
 80050b0:	4a1e      	ldr	r2, [pc, #120]	; (800512c <prvAddNewTaskToReadyList+0xd0>)
 80050b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80050b4:	4b1d      	ldr	r3, [pc, #116]	; (800512c <prvAddNewTaskToReadyList+0xd0>)
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c0:	4b1b      	ldr	r3, [pc, #108]	; (8005130 <prvAddNewTaskToReadyList+0xd4>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d903      	bls.n	80050d0 <prvAddNewTaskToReadyList+0x74>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050cc:	4a18      	ldr	r2, [pc, #96]	; (8005130 <prvAddNewTaskToReadyList+0xd4>)
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050d4:	4613      	mov	r3, r2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	4413      	add	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4a15      	ldr	r2, [pc, #84]	; (8005134 <prvAddNewTaskToReadyList+0xd8>)
 80050de:	441a      	add	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3304      	adds	r3, #4
 80050e4:	4619      	mov	r1, r3
 80050e6:	4610      	mov	r0, r2
 80050e8:	f7fe ffb5 	bl	8004056 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80050ec:	f001 fafa 	bl	80066e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80050f0:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <prvAddNewTaskToReadyList+0xcc>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00e      	beq.n	8005116 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050f8:	4b0a      	ldr	r3, [pc, #40]	; (8005124 <prvAddNewTaskToReadyList+0xc8>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005102:	429a      	cmp	r2, r3
 8005104:	d207      	bcs.n	8005116 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005106:	4b0c      	ldr	r3, [pc, #48]	; (8005138 <prvAddNewTaskToReadyList+0xdc>)
 8005108:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800510c:	601a      	str	r2, [r3, #0]
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005116:	bf00      	nop
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	20000df0 	.word	0x20000df0
 8005124:	2000091c 	.word	0x2000091c
 8005128:	20000dfc 	.word	0x20000dfc
 800512c:	20000e0c 	.word	0x20000e0c
 8005130:	20000df8 	.word	0x20000df8
 8005134:	20000920 	.word	0x20000920
 8005138:	e000ed04 	.word	0xe000ed04

0800513c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b08a      	sub	sp, #40	; 0x28
 8005140:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005142:	2300      	movs	r3, #0
 8005144:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005146:	2300      	movs	r3, #0
 8005148:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800514a:	463a      	mov	r2, r7
 800514c:	1d39      	adds	r1, r7, #4
 800514e:	f107 0308 	add.w	r3, r7, #8
 8005152:	4618      	mov	r0, r3
 8005154:	f7fe ff1e 	bl	8003f94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005158:	6839      	ldr	r1, [r7, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	9202      	str	r2, [sp, #8]
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	2300      	movs	r3, #0
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	2300      	movs	r3, #0
 8005168:	460a      	mov	r2, r1
 800516a:	4921      	ldr	r1, [pc, #132]	; (80051f0 <vTaskStartScheduler+0xb4>)
 800516c:	4821      	ldr	r0, [pc, #132]	; (80051f4 <vTaskStartScheduler+0xb8>)
 800516e:	f7ff fe43 	bl	8004df8 <xTaskCreateStatic>
 8005172:	4603      	mov	r3, r0
 8005174:	4a20      	ldr	r2, [pc, #128]	; (80051f8 <vTaskStartScheduler+0xbc>)
 8005176:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005178:	4b1f      	ldr	r3, [pc, #124]	; (80051f8 <vTaskStartScheduler+0xbc>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005180:	2301      	movs	r3, #1
 8005182:	617b      	str	r3, [r7, #20]
 8005184:	e001      	b.n	800518a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005186:	2300      	movs	r3, #0
 8005188:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d102      	bne.n	8005196 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005190:	f000 fdfa 	bl	8005d88 <xTimerCreateTimerTask>
 8005194:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d116      	bne.n	80051ca <vTaskStartScheduler+0x8e>
	__asm volatile
 800519c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a0:	f383 8811 	msr	BASEPRI, r3
 80051a4:	f3bf 8f6f 	isb	sy
 80051a8:	f3bf 8f4f 	dsb	sy
 80051ac:	613b      	str	r3, [r7, #16]
}
 80051ae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80051b0:	4b12      	ldr	r3, [pc, #72]	; (80051fc <vTaskStartScheduler+0xc0>)
 80051b2:	f04f 32ff 	mov.w	r2, #4294967295
 80051b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80051b8:	4b11      	ldr	r3, [pc, #68]	; (8005200 <vTaskStartScheduler+0xc4>)
 80051ba:	2201      	movs	r2, #1
 80051bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80051be:	4b11      	ldr	r3, [pc, #68]	; (8005204 <vTaskStartScheduler+0xc8>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80051c4:	f001 f9bc 	bl	8006540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80051c8:	e00e      	b.n	80051e8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d0:	d10a      	bne.n	80051e8 <vTaskStartScheduler+0xac>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	60fb      	str	r3, [r7, #12]
}
 80051e4:	bf00      	nop
 80051e6:	e7fe      	b.n	80051e6 <vTaskStartScheduler+0xaa>
}
 80051e8:	bf00      	nop
 80051ea:	3718      	adds	r7, #24
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	0800763c 	.word	0x0800763c
 80051f4:	08005821 	.word	0x08005821
 80051f8:	20000e14 	.word	0x20000e14
 80051fc:	20000e10 	.word	0x20000e10
 8005200:	20000dfc 	.word	0x20000dfc
 8005204:	20000df4 	.word	0x20000df4

08005208 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005208:	b480      	push	{r7}
 800520a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800520c:	4b04      	ldr	r3, [pc, #16]	; (8005220 <vTaskSuspendAll+0x18>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3301      	adds	r3, #1
 8005212:	4a03      	ldr	r2, [pc, #12]	; (8005220 <vTaskSuspendAll+0x18>)
 8005214:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005216:	bf00      	nop
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	20000e18 	.word	0x20000e18

08005224 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800522e:	2300      	movs	r3, #0
 8005230:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005232:	4b42      	ldr	r3, [pc, #264]	; (800533c <xTaskResumeAll+0x118>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10a      	bne.n	8005250 <xTaskResumeAll+0x2c>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	603b      	str	r3, [r7, #0]
}
 800524c:	bf00      	nop
 800524e:	e7fe      	b.n	800524e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005250:	f001 fa18 	bl	8006684 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005254:	4b39      	ldr	r3, [pc, #228]	; (800533c <xTaskResumeAll+0x118>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3b01      	subs	r3, #1
 800525a:	4a38      	ldr	r2, [pc, #224]	; (800533c <xTaskResumeAll+0x118>)
 800525c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800525e:	4b37      	ldr	r3, [pc, #220]	; (800533c <xTaskResumeAll+0x118>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d162      	bne.n	800532c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005266:	4b36      	ldr	r3, [pc, #216]	; (8005340 <xTaskResumeAll+0x11c>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d05e      	beq.n	800532c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800526e:	e02f      	b.n	80052d0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005270:	4b34      	ldr	r3, [pc, #208]	; (8005344 <xTaskResumeAll+0x120>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	3318      	adds	r3, #24
 800527c:	4618      	mov	r0, r3
 800527e:	f7fe ff47 	bl	8004110 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	3304      	adds	r3, #4
 8005286:	4618      	mov	r0, r3
 8005288:	f7fe ff42 	bl	8004110 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005290:	4b2d      	ldr	r3, [pc, #180]	; (8005348 <xTaskResumeAll+0x124>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	429a      	cmp	r2, r3
 8005296:	d903      	bls.n	80052a0 <xTaskResumeAll+0x7c>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529c:	4a2a      	ldr	r2, [pc, #168]	; (8005348 <xTaskResumeAll+0x124>)
 800529e:	6013      	str	r3, [r2, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a4:	4613      	mov	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4a27      	ldr	r2, [pc, #156]	; (800534c <xTaskResumeAll+0x128>)
 80052ae:	441a      	add	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3304      	adds	r3, #4
 80052b4:	4619      	mov	r1, r3
 80052b6:	4610      	mov	r0, r2
 80052b8:	f7fe fecd 	bl	8004056 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c0:	4b23      	ldr	r3, [pc, #140]	; (8005350 <xTaskResumeAll+0x12c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d302      	bcc.n	80052d0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80052ca:	4b22      	ldr	r3, [pc, #136]	; (8005354 <xTaskResumeAll+0x130>)
 80052cc:	2201      	movs	r2, #1
 80052ce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052d0:	4b1c      	ldr	r3, [pc, #112]	; (8005344 <xTaskResumeAll+0x120>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1cb      	bne.n	8005270 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d001      	beq.n	80052e2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80052de:	f000 fb55 	bl	800598c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80052e2:	4b1d      	ldr	r3, [pc, #116]	; (8005358 <xTaskResumeAll+0x134>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d010      	beq.n	8005310 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80052ee:	f000 f847 	bl	8005380 <xTaskIncrementTick>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d002      	beq.n	80052fe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80052f8:	4b16      	ldr	r3, [pc, #88]	; (8005354 <xTaskResumeAll+0x130>)
 80052fa:	2201      	movs	r2, #1
 80052fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	3b01      	subs	r3, #1
 8005302:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d1f1      	bne.n	80052ee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800530a:	4b13      	ldr	r3, [pc, #76]	; (8005358 <xTaskResumeAll+0x134>)
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005310:	4b10      	ldr	r3, [pc, #64]	; (8005354 <xTaskResumeAll+0x130>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d009      	beq.n	800532c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005318:	2301      	movs	r3, #1
 800531a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800531c:	4b0f      	ldr	r3, [pc, #60]	; (800535c <xTaskResumeAll+0x138>)
 800531e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	f3bf 8f4f 	dsb	sy
 8005328:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800532c:	f001 f9da 	bl	80066e4 <vPortExitCritical>

	return xAlreadyYielded;
 8005330:	68bb      	ldr	r3, [r7, #8]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20000e18 	.word	0x20000e18
 8005340:	20000df0 	.word	0x20000df0
 8005344:	20000db0 	.word	0x20000db0
 8005348:	20000df8 	.word	0x20000df8
 800534c:	20000920 	.word	0x20000920
 8005350:	2000091c 	.word	0x2000091c
 8005354:	20000e04 	.word	0x20000e04
 8005358:	20000e00 	.word	0x20000e00
 800535c:	e000ed04 	.word	0xe000ed04

08005360 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005366:	4b05      	ldr	r3, [pc, #20]	; (800537c <xTaskGetTickCount+0x1c>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800536c:	687b      	ldr	r3, [r7, #4]
}
 800536e:	4618      	mov	r0, r3
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	20000df4 	.word	0x20000df4

08005380 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005386:	2300      	movs	r3, #0
 8005388:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800538a:	4b4f      	ldr	r3, [pc, #316]	; (80054c8 <xTaskIncrementTick+0x148>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	f040 808f 	bne.w	80054b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005394:	4b4d      	ldr	r3, [pc, #308]	; (80054cc <xTaskIncrementTick+0x14c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	3301      	adds	r3, #1
 800539a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800539c:	4a4b      	ldr	r2, [pc, #300]	; (80054cc <xTaskIncrementTick+0x14c>)
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d120      	bne.n	80053ea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80053a8:	4b49      	ldr	r3, [pc, #292]	; (80054d0 <xTaskIncrementTick+0x150>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <xTaskIncrementTick+0x48>
	__asm volatile
 80053b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b6:	f383 8811 	msr	BASEPRI, r3
 80053ba:	f3bf 8f6f 	isb	sy
 80053be:	f3bf 8f4f 	dsb	sy
 80053c2:	603b      	str	r3, [r7, #0]
}
 80053c4:	bf00      	nop
 80053c6:	e7fe      	b.n	80053c6 <xTaskIncrementTick+0x46>
 80053c8:	4b41      	ldr	r3, [pc, #260]	; (80054d0 <xTaskIncrementTick+0x150>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	4b41      	ldr	r3, [pc, #260]	; (80054d4 <xTaskIncrementTick+0x154>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a3f      	ldr	r2, [pc, #252]	; (80054d0 <xTaskIncrementTick+0x150>)
 80053d4:	6013      	str	r3, [r2, #0]
 80053d6:	4a3f      	ldr	r2, [pc, #252]	; (80054d4 <xTaskIncrementTick+0x154>)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6013      	str	r3, [r2, #0]
 80053dc:	4b3e      	ldr	r3, [pc, #248]	; (80054d8 <xTaskIncrementTick+0x158>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	3301      	adds	r3, #1
 80053e2:	4a3d      	ldr	r2, [pc, #244]	; (80054d8 <xTaskIncrementTick+0x158>)
 80053e4:	6013      	str	r3, [r2, #0]
 80053e6:	f000 fad1 	bl	800598c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80053ea:	4b3c      	ldr	r3, [pc, #240]	; (80054dc <xTaskIncrementTick+0x15c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d349      	bcc.n	8005488 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053f4:	4b36      	ldr	r3, [pc, #216]	; (80054d0 <xTaskIncrementTick+0x150>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d104      	bne.n	8005408 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053fe:	4b37      	ldr	r3, [pc, #220]	; (80054dc <xTaskIncrementTick+0x15c>)
 8005400:	f04f 32ff 	mov.w	r2, #4294967295
 8005404:	601a      	str	r2, [r3, #0]
					break;
 8005406:	e03f      	b.n	8005488 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005408:	4b31      	ldr	r3, [pc, #196]	; (80054d0 <xTaskIncrementTick+0x150>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	429a      	cmp	r2, r3
 800541e:	d203      	bcs.n	8005428 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005420:	4a2e      	ldr	r2, [pc, #184]	; (80054dc <xTaskIncrementTick+0x15c>)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005426:	e02f      	b.n	8005488 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	3304      	adds	r3, #4
 800542c:	4618      	mov	r0, r3
 800542e:	f7fe fe6f 	bl	8004110 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005436:	2b00      	cmp	r3, #0
 8005438:	d004      	beq.n	8005444 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	3318      	adds	r3, #24
 800543e:	4618      	mov	r0, r3
 8005440:	f7fe fe66 	bl	8004110 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005448:	4b25      	ldr	r3, [pc, #148]	; (80054e0 <xTaskIncrementTick+0x160>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	429a      	cmp	r2, r3
 800544e:	d903      	bls.n	8005458 <xTaskIncrementTick+0xd8>
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005454:	4a22      	ldr	r2, [pc, #136]	; (80054e0 <xTaskIncrementTick+0x160>)
 8005456:	6013      	str	r3, [r2, #0]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545c:	4613      	mov	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4a1f      	ldr	r2, [pc, #124]	; (80054e4 <xTaskIncrementTick+0x164>)
 8005466:	441a      	add	r2, r3
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	3304      	adds	r3, #4
 800546c:	4619      	mov	r1, r3
 800546e:	4610      	mov	r0, r2
 8005470:	f7fe fdf1 	bl	8004056 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005478:	4b1b      	ldr	r3, [pc, #108]	; (80054e8 <xTaskIncrementTick+0x168>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547e:	429a      	cmp	r2, r3
 8005480:	d3b8      	bcc.n	80053f4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005482:	2301      	movs	r3, #1
 8005484:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005486:	e7b5      	b.n	80053f4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005488:	4b17      	ldr	r3, [pc, #92]	; (80054e8 <xTaskIncrementTick+0x168>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800548e:	4915      	ldr	r1, [pc, #84]	; (80054e4 <xTaskIncrementTick+0x164>)
 8005490:	4613      	mov	r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4413      	add	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d901      	bls.n	80054a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80054a0:	2301      	movs	r3, #1
 80054a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80054a4:	4b11      	ldr	r3, [pc, #68]	; (80054ec <xTaskIncrementTick+0x16c>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d007      	beq.n	80054bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80054ac:	2301      	movs	r3, #1
 80054ae:	617b      	str	r3, [r7, #20]
 80054b0:	e004      	b.n	80054bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80054b2:	4b0f      	ldr	r3, [pc, #60]	; (80054f0 <xTaskIncrementTick+0x170>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	3301      	adds	r3, #1
 80054b8:	4a0d      	ldr	r2, [pc, #52]	; (80054f0 <xTaskIncrementTick+0x170>)
 80054ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80054bc:	697b      	ldr	r3, [r7, #20]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3718      	adds	r7, #24
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20000e18 	.word	0x20000e18
 80054cc:	20000df4 	.word	0x20000df4
 80054d0:	20000da8 	.word	0x20000da8
 80054d4:	20000dac 	.word	0x20000dac
 80054d8:	20000e08 	.word	0x20000e08
 80054dc:	20000e10 	.word	0x20000e10
 80054e0:	20000df8 	.word	0x20000df8
 80054e4:	20000920 	.word	0x20000920
 80054e8:	2000091c 	.word	0x2000091c
 80054ec:	20000e04 	.word	0x20000e04
 80054f0:	20000e00 	.word	0x20000e00

080054f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80054fa:	4b28      	ldr	r3, [pc, #160]	; (800559c <vTaskSwitchContext+0xa8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005502:	4b27      	ldr	r3, [pc, #156]	; (80055a0 <vTaskSwitchContext+0xac>)
 8005504:	2201      	movs	r2, #1
 8005506:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005508:	e041      	b.n	800558e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800550a:	4b25      	ldr	r3, [pc, #148]	; (80055a0 <vTaskSwitchContext+0xac>)
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005510:	4b24      	ldr	r3, [pc, #144]	; (80055a4 <vTaskSwitchContext+0xb0>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	60fb      	str	r3, [r7, #12]
 8005516:	e010      	b.n	800553a <vTaskSwitchContext+0x46>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10a      	bne.n	8005534 <vTaskSwitchContext+0x40>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	607b      	str	r3, [r7, #4]
}
 8005530:	bf00      	nop
 8005532:	e7fe      	b.n	8005532 <vTaskSwitchContext+0x3e>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	3b01      	subs	r3, #1
 8005538:	60fb      	str	r3, [r7, #12]
 800553a:	491b      	ldr	r1, [pc, #108]	; (80055a8 <vTaskSwitchContext+0xb4>)
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0e4      	beq.n	8005518 <vTaskSwitchContext+0x24>
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	4613      	mov	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4a13      	ldr	r2, [pc, #76]	; (80055a8 <vTaskSwitchContext+0xb4>)
 800555a:	4413      	add	r3, r2
 800555c:	60bb      	str	r3, [r7, #8]
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	605a      	str	r2, [r3, #4]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	3308      	adds	r3, #8
 8005570:	429a      	cmp	r2, r3
 8005572:	d104      	bne.n	800557e <vTaskSwitchContext+0x8a>
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	605a      	str	r2, [r3, #4]
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	4a09      	ldr	r2, [pc, #36]	; (80055ac <vTaskSwitchContext+0xb8>)
 8005586:	6013      	str	r3, [r2, #0]
 8005588:	4a06      	ldr	r2, [pc, #24]	; (80055a4 <vTaskSwitchContext+0xb0>)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6013      	str	r3, [r2, #0]
}
 800558e:	bf00      	nop
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	20000e18 	.word	0x20000e18
 80055a0:	20000e04 	.word	0x20000e04
 80055a4:	20000df8 	.word	0x20000df8
 80055a8:	20000920 	.word	0x20000920
 80055ac:	2000091c 	.word	0x2000091c

080055b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10a      	bne.n	80055d6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80055c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	60fb      	str	r3, [r7, #12]
}
 80055d2:	bf00      	nop
 80055d4:	e7fe      	b.n	80055d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055d6:	4b07      	ldr	r3, [pc, #28]	; (80055f4 <vTaskPlaceOnEventList+0x44>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3318      	adds	r3, #24
 80055dc:	4619      	mov	r1, r3
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7fe fd5d 	bl	800409e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80055e4:	2101      	movs	r1, #1
 80055e6:	6838      	ldr	r0, [r7, #0]
 80055e8:	f000 fb7a 	bl	8005ce0 <prvAddCurrentTaskToDelayedList>
}
 80055ec:	bf00      	nop
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	2000091c 	.word	0x2000091c

080055f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10a      	bne.n	8005620 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800560a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560e:	f383 8811 	msr	BASEPRI, r3
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	617b      	str	r3, [r7, #20]
}
 800561c:	bf00      	nop
 800561e:	e7fe      	b.n	800561e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005620:	4b0a      	ldr	r3, [pc, #40]	; (800564c <vTaskPlaceOnEventListRestricted+0x54>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3318      	adds	r3, #24
 8005626:	4619      	mov	r1, r3
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f7fe fd14 	bl	8004056 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005634:	f04f 33ff 	mov.w	r3, #4294967295
 8005638:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800563a:	6879      	ldr	r1, [r7, #4]
 800563c:	68b8      	ldr	r0, [r7, #8]
 800563e:	f000 fb4f 	bl	8005ce0 <prvAddCurrentTaskToDelayedList>
	}
 8005642:	bf00      	nop
 8005644:	3718      	adds	r7, #24
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	2000091c 	.word	0x2000091c

08005650 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10a      	bne.n	800567c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566a:	f383 8811 	msr	BASEPRI, r3
 800566e:	f3bf 8f6f 	isb	sy
 8005672:	f3bf 8f4f 	dsb	sy
 8005676:	60fb      	str	r3, [r7, #12]
}
 8005678:	bf00      	nop
 800567a:	e7fe      	b.n	800567a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	3318      	adds	r3, #24
 8005680:	4618      	mov	r0, r3
 8005682:	f7fe fd45 	bl	8004110 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005686:	4b1e      	ldr	r3, [pc, #120]	; (8005700 <xTaskRemoveFromEventList+0xb0>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d11d      	bne.n	80056ca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	3304      	adds	r3, #4
 8005692:	4618      	mov	r0, r3
 8005694:	f7fe fd3c 	bl	8004110 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800569c:	4b19      	ldr	r3, [pc, #100]	; (8005704 <xTaskRemoveFromEventList+0xb4>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d903      	bls.n	80056ac <xTaskRemoveFromEventList+0x5c>
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a8:	4a16      	ldr	r2, [pc, #88]	; (8005704 <xTaskRemoveFromEventList+0xb4>)
 80056aa:	6013      	str	r3, [r2, #0]
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b0:	4613      	mov	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	4a13      	ldr	r2, [pc, #76]	; (8005708 <xTaskRemoveFromEventList+0xb8>)
 80056ba:	441a      	add	r2, r3
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	3304      	adds	r3, #4
 80056c0:	4619      	mov	r1, r3
 80056c2:	4610      	mov	r0, r2
 80056c4:	f7fe fcc7 	bl	8004056 <vListInsertEnd>
 80056c8:	e005      	b.n	80056d6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	3318      	adds	r3, #24
 80056ce:	4619      	mov	r1, r3
 80056d0:	480e      	ldr	r0, [pc, #56]	; (800570c <xTaskRemoveFromEventList+0xbc>)
 80056d2:	f7fe fcc0 	bl	8004056 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056da:	4b0d      	ldr	r3, [pc, #52]	; (8005710 <xTaskRemoveFromEventList+0xc0>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d905      	bls.n	80056f0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80056e4:	2301      	movs	r3, #1
 80056e6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80056e8:	4b0a      	ldr	r3, [pc, #40]	; (8005714 <xTaskRemoveFromEventList+0xc4>)
 80056ea:	2201      	movs	r2, #1
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	e001      	b.n	80056f4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80056f0:	2300      	movs	r3, #0
 80056f2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80056f4:	697b      	ldr	r3, [r7, #20]
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3718      	adds	r7, #24
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	20000e18 	.word	0x20000e18
 8005704:	20000df8 	.word	0x20000df8
 8005708:	20000920 	.word	0x20000920
 800570c:	20000db0 	.word	0x20000db0
 8005710:	2000091c 	.word	0x2000091c
 8005714:	20000e04 	.word	0x20000e04

08005718 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005720:	4b06      	ldr	r3, [pc, #24]	; (800573c <vTaskInternalSetTimeOutState+0x24>)
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005728:	4b05      	ldr	r3, [pc, #20]	; (8005740 <vTaskInternalSetTimeOutState+0x28>)
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	605a      	str	r2, [r3, #4]
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr
 800573c:	20000e08 	.word	0x20000e08
 8005740:	20000df4 	.word	0x20000df4

08005744 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10a      	bne.n	800576a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005758:	f383 8811 	msr	BASEPRI, r3
 800575c:	f3bf 8f6f 	isb	sy
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	613b      	str	r3, [r7, #16]
}
 8005766:	bf00      	nop
 8005768:	e7fe      	b.n	8005768 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10a      	bne.n	8005786 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	60fb      	str	r3, [r7, #12]
}
 8005782:	bf00      	nop
 8005784:	e7fe      	b.n	8005784 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005786:	f000 ff7d 	bl	8006684 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800578a:	4b1d      	ldr	r3, [pc, #116]	; (8005800 <xTaskCheckForTimeOut+0xbc>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	69ba      	ldr	r2, [r7, #24]
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a2:	d102      	bne.n	80057aa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80057a4:	2300      	movs	r3, #0
 80057a6:	61fb      	str	r3, [r7, #28]
 80057a8:	e023      	b.n	80057f2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	4b15      	ldr	r3, [pc, #84]	; (8005804 <xTaskCheckForTimeOut+0xc0>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d007      	beq.n	80057c6 <xTaskCheckForTimeOut+0x82>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d302      	bcc.n	80057c6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80057c0:	2301      	movs	r3, #1
 80057c2:	61fb      	str	r3, [r7, #28]
 80057c4:	e015      	b.n	80057f2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d20b      	bcs.n	80057e8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	1ad2      	subs	r2, r2, r3
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f7ff ff9b 	bl	8005718 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	61fb      	str	r3, [r7, #28]
 80057e6:	e004      	b.n	80057f2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	2200      	movs	r2, #0
 80057ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80057ee:	2301      	movs	r3, #1
 80057f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80057f2:	f000 ff77 	bl	80066e4 <vPortExitCritical>

	return xReturn;
 80057f6:	69fb      	ldr	r3, [r7, #28]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3720      	adds	r7, #32
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	20000df4 	.word	0x20000df4
 8005804:	20000e08 	.word	0x20000e08

08005808 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800580c:	4b03      	ldr	r3, [pc, #12]	; (800581c <vTaskMissedYield+0x14>)
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]
}
 8005812:	bf00      	nop
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr
 800581c:	20000e04 	.word	0x20000e04

08005820 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005828:	f000 f852 	bl	80058d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800582c:	4b06      	ldr	r3, [pc, #24]	; (8005848 <prvIdleTask+0x28>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d9f9      	bls.n	8005828 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005834:	4b05      	ldr	r3, [pc, #20]	; (800584c <prvIdleTask+0x2c>)
 8005836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005844:	e7f0      	b.n	8005828 <prvIdleTask+0x8>
 8005846:	bf00      	nop
 8005848:	20000920 	.word	0x20000920
 800584c:	e000ed04 	.word	0xe000ed04

08005850 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005856:	2300      	movs	r3, #0
 8005858:	607b      	str	r3, [r7, #4]
 800585a:	e00c      	b.n	8005876 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	4613      	mov	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4413      	add	r3, r2
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	4a12      	ldr	r2, [pc, #72]	; (80058b0 <prvInitialiseTaskLists+0x60>)
 8005868:	4413      	add	r3, r2
 800586a:	4618      	mov	r0, r3
 800586c:	f7fe fbc6 	bl	8003ffc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3301      	adds	r3, #1
 8005874:	607b      	str	r3, [r7, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b37      	cmp	r3, #55	; 0x37
 800587a:	d9ef      	bls.n	800585c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800587c:	480d      	ldr	r0, [pc, #52]	; (80058b4 <prvInitialiseTaskLists+0x64>)
 800587e:	f7fe fbbd 	bl	8003ffc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005882:	480d      	ldr	r0, [pc, #52]	; (80058b8 <prvInitialiseTaskLists+0x68>)
 8005884:	f7fe fbba 	bl	8003ffc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005888:	480c      	ldr	r0, [pc, #48]	; (80058bc <prvInitialiseTaskLists+0x6c>)
 800588a:	f7fe fbb7 	bl	8003ffc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800588e:	480c      	ldr	r0, [pc, #48]	; (80058c0 <prvInitialiseTaskLists+0x70>)
 8005890:	f7fe fbb4 	bl	8003ffc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005894:	480b      	ldr	r0, [pc, #44]	; (80058c4 <prvInitialiseTaskLists+0x74>)
 8005896:	f7fe fbb1 	bl	8003ffc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800589a:	4b0b      	ldr	r3, [pc, #44]	; (80058c8 <prvInitialiseTaskLists+0x78>)
 800589c:	4a05      	ldr	r2, [pc, #20]	; (80058b4 <prvInitialiseTaskLists+0x64>)
 800589e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80058a0:	4b0a      	ldr	r3, [pc, #40]	; (80058cc <prvInitialiseTaskLists+0x7c>)
 80058a2:	4a05      	ldr	r2, [pc, #20]	; (80058b8 <prvInitialiseTaskLists+0x68>)
 80058a4:	601a      	str	r2, [r3, #0]
}
 80058a6:	bf00      	nop
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20000920 	.word	0x20000920
 80058b4:	20000d80 	.word	0x20000d80
 80058b8:	20000d94 	.word	0x20000d94
 80058bc:	20000db0 	.word	0x20000db0
 80058c0:	20000dc4 	.word	0x20000dc4
 80058c4:	20000ddc 	.word	0x20000ddc
 80058c8:	20000da8 	.word	0x20000da8
 80058cc:	20000dac 	.word	0x20000dac

080058d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058d6:	e019      	b.n	800590c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80058d8:	f000 fed4 	bl	8006684 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058dc:	4b10      	ldr	r3, [pc, #64]	; (8005920 <prvCheckTasksWaitingTermination+0x50>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3304      	adds	r3, #4
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7fe fc11 	bl	8004110 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80058ee:	4b0d      	ldr	r3, [pc, #52]	; (8005924 <prvCheckTasksWaitingTermination+0x54>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	3b01      	subs	r3, #1
 80058f4:	4a0b      	ldr	r2, [pc, #44]	; (8005924 <prvCheckTasksWaitingTermination+0x54>)
 80058f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80058f8:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <prvCheckTasksWaitingTermination+0x58>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	4a0a      	ldr	r2, [pc, #40]	; (8005928 <prvCheckTasksWaitingTermination+0x58>)
 8005900:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005902:	f000 feef 	bl	80066e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f810 	bl	800592c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800590c:	4b06      	ldr	r3, [pc, #24]	; (8005928 <prvCheckTasksWaitingTermination+0x58>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1e1      	bne.n	80058d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005914:	bf00      	nop
 8005916:	bf00      	nop
 8005918:	3708      	adds	r7, #8
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	20000dc4 	.word	0x20000dc4
 8005924:	20000df0 	.word	0x20000df0
 8005928:	20000dd8 	.word	0x20000dd8

0800592c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800593a:	2b00      	cmp	r3, #0
 800593c:	d108      	bne.n	8005950 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005942:	4618      	mov	r0, r3
 8005944:	f001 f88c 	bl	8006a60 <vPortFree>
				vPortFree( pxTCB );
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f001 f889 	bl	8006a60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800594e:	e018      	b.n	8005982 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005956:	2b01      	cmp	r3, #1
 8005958:	d103      	bne.n	8005962 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f001 f880 	bl	8006a60 <vPortFree>
	}
 8005960:	e00f      	b.n	8005982 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005968:	2b02      	cmp	r3, #2
 800596a:	d00a      	beq.n	8005982 <prvDeleteTCB+0x56>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	60fb      	str	r3, [r7, #12]
}
 800597e:	bf00      	nop
 8005980:	e7fe      	b.n	8005980 <prvDeleteTCB+0x54>
	}
 8005982:	bf00      	nop
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
	...

0800598c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005992:	4b0c      	ldr	r3, [pc, #48]	; (80059c4 <prvResetNextTaskUnblockTime+0x38>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d104      	bne.n	80059a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800599c:	4b0a      	ldr	r3, [pc, #40]	; (80059c8 <prvResetNextTaskUnblockTime+0x3c>)
 800599e:	f04f 32ff 	mov.w	r2, #4294967295
 80059a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80059a4:	e008      	b.n	80059b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059a6:	4b07      	ldr	r3, [pc, #28]	; (80059c4 <prvResetNextTaskUnblockTime+0x38>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	4a04      	ldr	r2, [pc, #16]	; (80059c8 <prvResetNextTaskUnblockTime+0x3c>)
 80059b6:	6013      	str	r3, [r2, #0]
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	20000da8 	.word	0x20000da8
 80059c8:	20000e10 	.word	0x20000e10

080059cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80059d2:	4b0b      	ldr	r3, [pc, #44]	; (8005a00 <xTaskGetSchedulerState+0x34>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d102      	bne.n	80059e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80059da:	2301      	movs	r3, #1
 80059dc:	607b      	str	r3, [r7, #4]
 80059de:	e008      	b.n	80059f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059e0:	4b08      	ldr	r3, [pc, #32]	; (8005a04 <xTaskGetSchedulerState+0x38>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d102      	bne.n	80059ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80059e8:	2302      	movs	r3, #2
 80059ea:	607b      	str	r3, [r7, #4]
 80059ec:	e001      	b.n	80059f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80059ee:	2300      	movs	r3, #0
 80059f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80059f2:	687b      	ldr	r3, [r7, #4]
	}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr
 8005a00:	20000dfc 	.word	0x20000dfc
 8005a04:	20000e18 	.word	0x20000e18

08005a08 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d051      	beq.n	8005ac2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a22:	4b2a      	ldr	r3, [pc, #168]	; (8005acc <xTaskPriorityInherit+0xc4>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d241      	bcs.n	8005ab0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	db06      	blt.n	8005a42 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a34:	4b25      	ldr	r3, [pc, #148]	; (8005acc <xTaskPriorityInherit+0xc4>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	6959      	ldr	r1, [r3, #20]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4a1f      	ldr	r2, [pc, #124]	; (8005ad0 <xTaskPriorityInherit+0xc8>)
 8005a54:	4413      	add	r3, r2
 8005a56:	4299      	cmp	r1, r3
 8005a58:	d122      	bne.n	8005aa0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fe fb56 	bl	8004110 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005a64:	4b19      	ldr	r3, [pc, #100]	; (8005acc <xTaskPriorityInherit+0xc4>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a72:	4b18      	ldr	r3, [pc, #96]	; (8005ad4 <xTaskPriorityInherit+0xcc>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d903      	bls.n	8005a82 <xTaskPriorityInherit+0x7a>
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7e:	4a15      	ldr	r2, [pc, #84]	; (8005ad4 <xTaskPriorityInherit+0xcc>)
 8005a80:	6013      	str	r3, [r2, #0]
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a86:	4613      	mov	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4413      	add	r3, r2
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	4a10      	ldr	r2, [pc, #64]	; (8005ad0 <xTaskPriorityInherit+0xc8>)
 8005a90:	441a      	add	r2, r3
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	3304      	adds	r3, #4
 8005a96:	4619      	mov	r1, r3
 8005a98:	4610      	mov	r0, r2
 8005a9a:	f7fe fadc 	bl	8004056 <vListInsertEnd>
 8005a9e:	e004      	b.n	8005aaa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005aa0:	4b0a      	ldr	r3, [pc, #40]	; (8005acc <xTaskPriorityInherit+0xc4>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	60fb      	str	r3, [r7, #12]
 8005aae:	e008      	b.n	8005ac2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ab4:	4b05      	ldr	r3, [pc, #20]	; (8005acc <xTaskPriorityInherit+0xc4>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d201      	bcs.n	8005ac2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
	}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	2000091c 	.word	0x2000091c
 8005ad0:	20000920 	.word	0x20000920
 8005ad4:	20000df8 	.word	0x20000df8

08005ad8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d056      	beq.n	8005b9c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005aee:	4b2e      	ldr	r3, [pc, #184]	; (8005ba8 <xTaskPriorityDisinherit+0xd0>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d00a      	beq.n	8005b0e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afc:	f383 8811 	msr	BASEPRI, r3
 8005b00:	f3bf 8f6f 	isb	sy
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	60fb      	str	r3, [r7, #12]
}
 8005b0a:	bf00      	nop
 8005b0c:	e7fe      	b.n	8005b0c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10a      	bne.n	8005b2c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	60bb      	str	r3, [r7, #8]
}
 8005b28:	bf00      	nop
 8005b2a:	e7fe      	b.n	8005b2a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b30:	1e5a      	subs	r2, r3, #1
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d02c      	beq.n	8005b9c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d128      	bne.n	8005b9c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7fe fade 	bl	8004110 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b60:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b6c:	4b0f      	ldr	r3, [pc, #60]	; (8005bac <xTaskPriorityDisinherit+0xd4>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d903      	bls.n	8005b7c <xTaskPriorityDisinherit+0xa4>
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b78:	4a0c      	ldr	r2, [pc, #48]	; (8005bac <xTaskPriorityDisinherit+0xd4>)
 8005b7a:	6013      	str	r3, [r2, #0]
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b80:	4613      	mov	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	4413      	add	r3, r2
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	4a09      	ldr	r2, [pc, #36]	; (8005bb0 <xTaskPriorityDisinherit+0xd8>)
 8005b8a:	441a      	add	r2, r3
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	3304      	adds	r3, #4
 8005b90:	4619      	mov	r1, r3
 8005b92:	4610      	mov	r0, r2
 8005b94:	f7fe fa5f 	bl	8004056 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b9c:	697b      	ldr	r3, [r7, #20]
	}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3718      	adds	r7, #24
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	2000091c 	.word	0x2000091c
 8005bac:	20000df8 	.word	0x20000df8
 8005bb0:	20000920 	.word	0x20000920

08005bb4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d06a      	beq.n	8005ca2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10a      	bne.n	8005bea <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd8:	f383 8811 	msr	BASEPRI, r3
 8005bdc:	f3bf 8f6f 	isb	sy
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	60fb      	str	r3, [r7, #12]
}
 8005be6:	bf00      	nop
 8005be8:	e7fe      	b.n	8005be8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d902      	bls.n	8005bfa <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	61fb      	str	r3, [r7, #28]
 8005bf8:	e002      	b.n	8005c00 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfe:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c04:	69fa      	ldr	r2, [r7, #28]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d04b      	beq.n	8005ca2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d146      	bne.n	8005ca2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005c14:	4b25      	ldr	r3, [pc, #148]	; (8005cac <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d10a      	bne.n	8005c34 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	60bb      	str	r3, [r7, #8]
}
 8005c30:	bf00      	nop
 8005c32:	e7fe      	b.n	8005c32 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c38:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	db04      	blt.n	8005c52 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	6959      	ldr	r1, [r3, #20]
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4a13      	ldr	r2, [pc, #76]	; (8005cb0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005c62:	4413      	add	r3, r2
 8005c64:	4299      	cmp	r1, r3
 8005c66:	d11c      	bne.n	8005ca2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	3304      	adds	r3, #4
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7fe fa4f 	bl	8004110 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c76:	4b0f      	ldr	r3, [pc, #60]	; (8005cb4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d903      	bls.n	8005c86 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c82:	4a0c      	ldr	r2, [pc, #48]	; (8005cb4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005c84:	6013      	str	r3, [r2, #0]
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	4413      	add	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4a07      	ldr	r2, [pc, #28]	; (8005cb0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005c94:	441a      	add	r2, r3
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	3304      	adds	r3, #4
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	4610      	mov	r0, r2
 8005c9e:	f7fe f9da 	bl	8004056 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ca2:	bf00      	nop
 8005ca4:	3720      	adds	r7, #32
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	2000091c 	.word	0x2000091c
 8005cb0:	20000920 	.word	0x20000920
 8005cb4:	20000df8 	.word	0x20000df8

08005cb8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005cb8:	b480      	push	{r7}
 8005cba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005cbc:	4b07      	ldr	r3, [pc, #28]	; (8005cdc <pvTaskIncrementMutexHeldCount+0x24>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d004      	beq.n	8005cce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005cc4:	4b05      	ldr	r3, [pc, #20]	; (8005cdc <pvTaskIncrementMutexHeldCount+0x24>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cca:	3201      	adds	r2, #1
 8005ccc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005cce:	4b03      	ldr	r3, [pc, #12]	; (8005cdc <pvTaskIncrementMutexHeldCount+0x24>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
	}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr
 8005cdc:	2000091c 	.word	0x2000091c

08005ce0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005cea:	4b21      	ldr	r3, [pc, #132]	; (8005d70 <prvAddCurrentTaskToDelayedList+0x90>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cf0:	4b20      	ldr	r3, [pc, #128]	; (8005d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fe fa0a 	bl	8004110 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d02:	d10a      	bne.n	8005d1a <prvAddCurrentTaskToDelayedList+0x3a>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d007      	beq.n	8005d1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d0a:	4b1a      	ldr	r3, [pc, #104]	; (8005d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	3304      	adds	r3, #4
 8005d10:	4619      	mov	r1, r3
 8005d12:	4819      	ldr	r0, [pc, #100]	; (8005d78 <prvAddCurrentTaskToDelayedList+0x98>)
 8005d14:	f7fe f99f 	bl	8004056 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005d18:	e026      	b.n	8005d68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4413      	add	r3, r2
 8005d20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005d22:	4b14      	ldr	r3, [pc, #80]	; (8005d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d209      	bcs.n	8005d46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d32:	4b12      	ldr	r3, [pc, #72]	; (8005d7c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	4b0f      	ldr	r3, [pc, #60]	; (8005d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	4610      	mov	r0, r2
 8005d40:	f7fe f9ad 	bl	800409e <vListInsert>
}
 8005d44:	e010      	b.n	8005d68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d46:	4b0e      	ldr	r3, [pc, #56]	; (8005d80 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	4b0a      	ldr	r3, [pc, #40]	; (8005d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	3304      	adds	r3, #4
 8005d50:	4619      	mov	r1, r3
 8005d52:	4610      	mov	r0, r2
 8005d54:	f7fe f9a3 	bl	800409e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d58:	4b0a      	ldr	r3, [pc, #40]	; (8005d84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d202      	bcs.n	8005d68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005d62:	4a08      	ldr	r2, [pc, #32]	; (8005d84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	6013      	str	r3, [r2, #0]
}
 8005d68:	bf00      	nop
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	20000df4 	.word	0x20000df4
 8005d74:	2000091c 	.word	0x2000091c
 8005d78:	20000ddc 	.word	0x20000ddc
 8005d7c:	20000dac 	.word	0x20000dac
 8005d80:	20000da8 	.word	0x20000da8
 8005d84:	20000e10 	.word	0x20000e10

08005d88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b08a      	sub	sp, #40	; 0x28
 8005d8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005d92:	f000 fb07 	bl	80063a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005d96:	4b1c      	ldr	r3, [pc, #112]	; (8005e08 <xTimerCreateTimerTask+0x80>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d021      	beq.n	8005de2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005da2:	2300      	movs	r3, #0
 8005da4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005da6:	1d3a      	adds	r2, r7, #4
 8005da8:	f107 0108 	add.w	r1, r7, #8
 8005dac:	f107 030c 	add.w	r3, r7, #12
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fe f909 	bl	8003fc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005db6:	6879      	ldr	r1, [r7, #4]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	9202      	str	r2, [sp, #8]
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	2302      	movs	r3, #2
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	460a      	mov	r2, r1
 8005dc8:	4910      	ldr	r1, [pc, #64]	; (8005e0c <xTimerCreateTimerTask+0x84>)
 8005dca:	4811      	ldr	r0, [pc, #68]	; (8005e10 <xTimerCreateTimerTask+0x88>)
 8005dcc:	f7ff f814 	bl	8004df8 <xTaskCreateStatic>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	4a10      	ldr	r2, [pc, #64]	; (8005e14 <xTimerCreateTimerTask+0x8c>)
 8005dd4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005dd6:	4b0f      	ldr	r3, [pc, #60]	; (8005e14 <xTimerCreateTimerTask+0x8c>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005dde:	2301      	movs	r3, #1
 8005de0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10a      	bne.n	8005dfe <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dec:	f383 8811 	msr	BASEPRI, r3
 8005df0:	f3bf 8f6f 	isb	sy
 8005df4:	f3bf 8f4f 	dsb	sy
 8005df8:	613b      	str	r3, [r7, #16]
}
 8005dfa:	bf00      	nop
 8005dfc:	e7fe      	b.n	8005dfc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005dfe:	697b      	ldr	r3, [r7, #20]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3718      	adds	r7, #24
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	20000e4c 	.word	0x20000e4c
 8005e0c:	08007644 	.word	0x08007644
 8005e10:	08005f4d 	.word	0x08005f4d
 8005e14:	20000e50 	.word	0x20000e50

08005e18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08a      	sub	sp, #40	; 0x28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005e26:	2300      	movs	r3, #0
 8005e28:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10a      	bne.n	8005e46 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e34:	f383 8811 	msr	BASEPRI, r3
 8005e38:	f3bf 8f6f 	isb	sy
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	623b      	str	r3, [r7, #32]
}
 8005e42:	bf00      	nop
 8005e44:	e7fe      	b.n	8005e44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005e46:	4b1a      	ldr	r3, [pc, #104]	; (8005eb0 <xTimerGenericCommand+0x98>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d02a      	beq.n	8005ea4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	2b05      	cmp	r3, #5
 8005e5e:	dc18      	bgt.n	8005e92 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005e60:	f7ff fdb4 	bl	80059cc <xTaskGetSchedulerState>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d109      	bne.n	8005e7e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005e6a:	4b11      	ldr	r3, [pc, #68]	; (8005eb0 <xTimerGenericCommand+0x98>)
 8005e6c:	6818      	ldr	r0, [r3, #0]
 8005e6e:	f107 0110 	add.w	r1, r7, #16
 8005e72:	2300      	movs	r3, #0
 8005e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e76:	f7fe fab3 	bl	80043e0 <xQueueGenericSend>
 8005e7a:	6278      	str	r0, [r7, #36]	; 0x24
 8005e7c:	e012      	b.n	8005ea4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e7e:	4b0c      	ldr	r3, [pc, #48]	; (8005eb0 <xTimerGenericCommand+0x98>)
 8005e80:	6818      	ldr	r0, [r3, #0]
 8005e82:	f107 0110 	add.w	r1, r7, #16
 8005e86:	2300      	movs	r3, #0
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f7fe faa9 	bl	80043e0 <xQueueGenericSend>
 8005e8e:	6278      	str	r0, [r7, #36]	; 0x24
 8005e90:	e008      	b.n	8005ea4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e92:	4b07      	ldr	r3, [pc, #28]	; (8005eb0 <xTimerGenericCommand+0x98>)
 8005e94:	6818      	ldr	r0, [r3, #0]
 8005e96:	f107 0110 	add.w	r1, r7, #16
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	f7fe fb9d 	bl	80045dc <xQueueGenericSendFromISR>
 8005ea2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3728      	adds	r7, #40	; 0x28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20000e4c 	.word	0x20000e4c

08005eb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b088      	sub	sp, #32
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ebe:	4b22      	ldr	r3, [pc, #136]	; (8005f48 <prvProcessExpiredTimer+0x94>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	3304      	adds	r3, #4
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7fe f91f 	bl	8004110 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d022      	beq.n	8005f26 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	699a      	ldr	r2, [r3, #24]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	18d1      	adds	r1, r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	6978      	ldr	r0, [r7, #20]
 8005eee:	f000 f8d1 	bl	8006094 <prvInsertTimerInActiveList>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d01f      	beq.n	8005f38 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ef8:	2300      	movs	r3, #0
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	2300      	movs	r3, #0
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	2100      	movs	r1, #0
 8005f02:	6978      	ldr	r0, [r7, #20]
 8005f04:	f7ff ff88 	bl	8005e18 <xTimerGenericCommand>
 8005f08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d113      	bne.n	8005f38 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	60fb      	str	r3, [r7, #12]
}
 8005f22:	bf00      	nop
 8005f24:	e7fe      	b.n	8005f24 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f2c:	f023 0301 	bic.w	r3, r3, #1
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	6a1b      	ldr	r3, [r3, #32]
 8005f3c:	6978      	ldr	r0, [r7, #20]
 8005f3e:	4798      	blx	r3
}
 8005f40:	bf00      	nop
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	20000e44 	.word	0x20000e44

08005f4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f54:	f107 0308 	add.w	r3, r7, #8
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 f857 	bl	800600c <prvGetNextExpireTime>
 8005f5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	4619      	mov	r1, r3
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f000 f803 	bl	8005f70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005f6a:	f000 f8d5 	bl	8006118 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f6e:	e7f1      	b.n	8005f54 <prvTimerTask+0x8>

08005f70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005f7a:	f7ff f945 	bl	8005208 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f7e:	f107 0308 	add.w	r3, r7, #8
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 f866 	bl	8006054 <prvSampleTimeNow>
 8005f88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d130      	bne.n	8005ff2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10a      	bne.n	8005fac <prvProcessTimerOrBlockTask+0x3c>
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d806      	bhi.n	8005fac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005f9e:	f7ff f941 	bl	8005224 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005fa2:	68f9      	ldr	r1, [r7, #12]
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7ff ff85 	bl	8005eb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005faa:	e024      	b.n	8005ff6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d008      	beq.n	8005fc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005fb2:	4b13      	ldr	r3, [pc, #76]	; (8006000 <prvProcessTimerOrBlockTask+0x90>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d101      	bne.n	8005fc0 <prvProcessTimerOrBlockTask+0x50>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e000      	b.n	8005fc2 <prvProcessTimerOrBlockTask+0x52>
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005fc4:	4b0f      	ldr	r3, [pc, #60]	; (8006004 <prvProcessTimerOrBlockTask+0x94>)
 8005fc6:	6818      	ldr	r0, [r3, #0]
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	683a      	ldr	r2, [r7, #0]
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	f7fe fedd 	bl	8004d90 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005fd6:	f7ff f925 	bl	8005224 <xTaskResumeAll>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005fe0:	4b09      	ldr	r3, [pc, #36]	; (8006008 <prvProcessTimerOrBlockTask+0x98>)
 8005fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	f3bf 8f6f 	isb	sy
}
 8005ff0:	e001      	b.n	8005ff6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005ff2:	f7ff f917 	bl	8005224 <xTaskResumeAll>
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	20000e48 	.word	0x20000e48
 8006004:	20000e4c 	.word	0x20000e4c
 8006008:	e000ed04 	.word	0xe000ed04

0800600c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006014:	4b0e      	ldr	r3, [pc, #56]	; (8006050 <prvGetNextExpireTime+0x44>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <prvGetNextExpireTime+0x16>
 800601e:	2201      	movs	r2, #1
 8006020:	e000      	b.n	8006024 <prvGetNextExpireTime+0x18>
 8006022:	2200      	movs	r2, #0
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d105      	bne.n	800603c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006030:	4b07      	ldr	r3, [pc, #28]	; (8006050 <prvGetNextExpireTime+0x44>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	60fb      	str	r3, [r7, #12]
 800603a:	e001      	b.n	8006040 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800603c:	2300      	movs	r3, #0
 800603e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006040:	68fb      	ldr	r3, [r7, #12]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	20000e44 	.word	0x20000e44

08006054 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800605c:	f7ff f980 	bl	8005360 <xTaskGetTickCount>
 8006060:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006062:	4b0b      	ldr	r3, [pc, #44]	; (8006090 <prvSampleTimeNow+0x3c>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	429a      	cmp	r2, r3
 800606a:	d205      	bcs.n	8006078 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800606c:	f000 f936 	bl	80062dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	e002      	b.n	800607e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800607e:	4a04      	ldr	r2, [pc, #16]	; (8006090 <prvSampleTimeNow+0x3c>)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006084:	68fb      	ldr	r3, [r7, #12]
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	20000e54 	.word	0x20000e54

08006094 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
 80060a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80060a2:	2300      	movs	r3, #0
 80060a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80060b2:	68ba      	ldr	r2, [r7, #8]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d812      	bhi.n	80060e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	1ad2      	subs	r2, r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	699b      	ldr	r3, [r3, #24]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d302      	bcc.n	80060ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80060c8:	2301      	movs	r3, #1
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	e01b      	b.n	8006106 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80060ce:	4b10      	ldr	r3, [pc, #64]	; (8006110 <prvInsertTimerInActiveList+0x7c>)
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	3304      	adds	r3, #4
 80060d6:	4619      	mov	r1, r3
 80060d8:	4610      	mov	r0, r2
 80060da:	f7fd ffe0 	bl	800409e <vListInsert>
 80060de:	e012      	b.n	8006106 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d206      	bcs.n	80060f6 <prvInsertTimerInActiveList+0x62>
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d302      	bcc.n	80060f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80060f0:	2301      	movs	r3, #1
 80060f2:	617b      	str	r3, [r7, #20]
 80060f4:	e007      	b.n	8006106 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060f6:	4b07      	ldr	r3, [pc, #28]	; (8006114 <prvInsertTimerInActiveList+0x80>)
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	3304      	adds	r3, #4
 80060fe:	4619      	mov	r1, r3
 8006100:	4610      	mov	r0, r2
 8006102:	f7fd ffcc 	bl	800409e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006106:	697b      	ldr	r3, [r7, #20]
}
 8006108:	4618      	mov	r0, r3
 800610a:	3718      	adds	r7, #24
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	20000e48 	.word	0x20000e48
 8006114:	20000e44 	.word	0x20000e44

08006118 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b08e      	sub	sp, #56	; 0x38
 800611c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800611e:	e0ca      	b.n	80062b6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	da18      	bge.n	8006158 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006126:	1d3b      	adds	r3, r7, #4
 8006128:	3304      	adds	r3, #4
 800612a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800612c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10a      	bne.n	8006148 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006136:	f383 8811 	msr	BASEPRI, r3
 800613a:	f3bf 8f6f 	isb	sy
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	61fb      	str	r3, [r7, #28]
}
 8006144:	bf00      	nop
 8006146:	e7fe      	b.n	8006146 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800614e:	6850      	ldr	r0, [r2, #4]
 8006150:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006152:	6892      	ldr	r2, [r2, #8]
 8006154:	4611      	mov	r1, r2
 8006156:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	f2c0 80aa 	blt.w	80062b4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d004      	beq.n	8006176 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800616c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800616e:	3304      	adds	r3, #4
 8006170:	4618      	mov	r0, r3
 8006172:	f7fd ffcd 	bl	8004110 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006176:	463b      	mov	r3, r7
 8006178:	4618      	mov	r0, r3
 800617a:	f7ff ff6b 	bl	8006054 <prvSampleTimeNow>
 800617e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b09      	cmp	r3, #9
 8006184:	f200 8097 	bhi.w	80062b6 <prvProcessReceivedCommands+0x19e>
 8006188:	a201      	add	r2, pc, #4	; (adr r2, 8006190 <prvProcessReceivedCommands+0x78>)
 800618a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618e:	bf00      	nop
 8006190:	080061b9 	.word	0x080061b9
 8006194:	080061b9 	.word	0x080061b9
 8006198:	080061b9 	.word	0x080061b9
 800619c:	0800622d 	.word	0x0800622d
 80061a0:	08006241 	.word	0x08006241
 80061a4:	0800628b 	.word	0x0800628b
 80061a8:	080061b9 	.word	0x080061b9
 80061ac:	080061b9 	.word	0x080061b9
 80061b0:	0800622d 	.word	0x0800622d
 80061b4:	08006241 	.word	0x08006241
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061be:	f043 0301 	orr.w	r3, r3, #1
 80061c2:	b2da      	uxtb	r2, r3
 80061c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	18d1      	adds	r1, r2, r3
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061d8:	f7ff ff5c 	bl	8006094 <prvInsertTimerInActiveList>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d069      	beq.n	80062b6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061f0:	f003 0304 	and.w	r3, r3, #4
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d05e      	beq.n	80062b6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	441a      	add	r2, r3
 8006200:	2300      	movs	r3, #0
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	2300      	movs	r3, #0
 8006206:	2100      	movs	r1, #0
 8006208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800620a:	f7ff fe05 	bl	8005e18 <xTimerGenericCommand>
 800620e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d14f      	bne.n	80062b6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	61bb      	str	r3, [r7, #24]
}
 8006228:	bf00      	nop
 800622a:	e7fe      	b.n	800622a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800622c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800622e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006232:	f023 0301 	bic.w	r3, r3, #1
 8006236:	b2da      	uxtb	r2, r3
 8006238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800623e:	e03a      	b.n	80062b6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006242:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006246:	f043 0301 	orr.w	r3, r3, #1
 800624a:	b2da      	uxtb	r2, r3
 800624c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800624e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006256:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10a      	bne.n	8006276 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	617b      	str	r3, [r7, #20]
}
 8006272:	bf00      	nop
 8006274:	e7fe      	b.n	8006274 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006278:	699a      	ldr	r2, [r3, #24]
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	18d1      	adds	r1, r2, r3
 800627e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006282:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006284:	f7ff ff06 	bl	8006094 <prvInsertTimerInActiveList>
					break;
 8006288:	e015      	b.n	80062b6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800628a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d103      	bne.n	80062a0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800629a:	f000 fbe1 	bl	8006a60 <vPortFree>
 800629e:	e00a      	b.n	80062b6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062a6:	f023 0301 	bic.w	r3, r3, #1
 80062aa:	b2da      	uxtb	r2, r3
 80062ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80062b2:	e000      	b.n	80062b6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80062b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062b6:	4b08      	ldr	r3, [pc, #32]	; (80062d8 <prvProcessReceivedCommands+0x1c0>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	1d39      	adds	r1, r7, #4
 80062bc:	2200      	movs	r2, #0
 80062be:	4618      	mov	r0, r3
 80062c0:	f7fe fa28 	bl	8004714 <xQueueReceive>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f47f af2a 	bne.w	8006120 <prvProcessReceivedCommands+0x8>
	}
}
 80062cc:	bf00      	nop
 80062ce:	bf00      	nop
 80062d0:	3730      	adds	r7, #48	; 0x30
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	20000e4c 	.word	0x20000e4c

080062dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062e2:	e048      	b.n	8006376 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062e4:	4b2d      	ldr	r3, [pc, #180]	; (800639c <prvSwitchTimerLists+0xc0>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062ee:	4b2b      	ldr	r3, [pc, #172]	; (800639c <prvSwitchTimerLists+0xc0>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	3304      	adds	r3, #4
 80062fc:	4618      	mov	r0, r3
 80062fe:	f7fd ff07 	bl	8004110 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006310:	f003 0304 	and.w	r3, r3, #4
 8006314:	2b00      	cmp	r3, #0
 8006316:	d02e      	beq.n	8006376 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	4413      	add	r3, r2
 8006320:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	429a      	cmp	r2, r3
 8006328:	d90e      	bls.n	8006348 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006336:	4b19      	ldr	r3, [pc, #100]	; (800639c <prvSwitchTimerLists+0xc0>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	3304      	adds	r3, #4
 800633e:	4619      	mov	r1, r3
 8006340:	4610      	mov	r0, r2
 8006342:	f7fd feac 	bl	800409e <vListInsert>
 8006346:	e016      	b.n	8006376 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006348:	2300      	movs	r3, #0
 800634a:	9300      	str	r3, [sp, #0]
 800634c:	2300      	movs	r3, #0
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	2100      	movs	r1, #0
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f7ff fd60 	bl	8005e18 <xTimerGenericCommand>
 8006358:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10a      	bne.n	8006376 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006364:	f383 8811 	msr	BASEPRI, r3
 8006368:	f3bf 8f6f 	isb	sy
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	603b      	str	r3, [r7, #0]
}
 8006372:	bf00      	nop
 8006374:	e7fe      	b.n	8006374 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006376:	4b09      	ldr	r3, [pc, #36]	; (800639c <prvSwitchTimerLists+0xc0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1b1      	bne.n	80062e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006380:	4b06      	ldr	r3, [pc, #24]	; (800639c <prvSwitchTimerLists+0xc0>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006386:	4b06      	ldr	r3, [pc, #24]	; (80063a0 <prvSwitchTimerLists+0xc4>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a04      	ldr	r2, [pc, #16]	; (800639c <prvSwitchTimerLists+0xc0>)
 800638c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800638e:	4a04      	ldr	r2, [pc, #16]	; (80063a0 <prvSwitchTimerLists+0xc4>)
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	6013      	str	r3, [r2, #0]
}
 8006394:	bf00      	nop
 8006396:	3718      	adds	r7, #24
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	20000e44 	.word	0x20000e44
 80063a0:	20000e48 	.word	0x20000e48

080063a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80063aa:	f000 f96b 	bl	8006684 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80063ae:	4b15      	ldr	r3, [pc, #84]	; (8006404 <prvCheckForValidListAndQueue+0x60>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d120      	bne.n	80063f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80063b6:	4814      	ldr	r0, [pc, #80]	; (8006408 <prvCheckForValidListAndQueue+0x64>)
 80063b8:	f7fd fe20 	bl	8003ffc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80063bc:	4813      	ldr	r0, [pc, #76]	; (800640c <prvCheckForValidListAndQueue+0x68>)
 80063be:	f7fd fe1d 	bl	8003ffc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80063c2:	4b13      	ldr	r3, [pc, #76]	; (8006410 <prvCheckForValidListAndQueue+0x6c>)
 80063c4:	4a10      	ldr	r2, [pc, #64]	; (8006408 <prvCheckForValidListAndQueue+0x64>)
 80063c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80063c8:	4b12      	ldr	r3, [pc, #72]	; (8006414 <prvCheckForValidListAndQueue+0x70>)
 80063ca:	4a10      	ldr	r2, [pc, #64]	; (800640c <prvCheckForValidListAndQueue+0x68>)
 80063cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80063ce:	2300      	movs	r3, #0
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	4b11      	ldr	r3, [pc, #68]	; (8006418 <prvCheckForValidListAndQueue+0x74>)
 80063d4:	4a11      	ldr	r2, [pc, #68]	; (800641c <prvCheckForValidListAndQueue+0x78>)
 80063d6:	2110      	movs	r1, #16
 80063d8:	200a      	movs	r0, #10
 80063da:	f7fd ff2b 	bl	8004234 <xQueueGenericCreateStatic>
 80063de:	4603      	mov	r3, r0
 80063e0:	4a08      	ldr	r2, [pc, #32]	; (8006404 <prvCheckForValidListAndQueue+0x60>)
 80063e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80063e4:	4b07      	ldr	r3, [pc, #28]	; (8006404 <prvCheckForValidListAndQueue+0x60>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d005      	beq.n	80063f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80063ec:	4b05      	ldr	r3, [pc, #20]	; (8006404 <prvCheckForValidListAndQueue+0x60>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	490b      	ldr	r1, [pc, #44]	; (8006420 <prvCheckForValidListAndQueue+0x7c>)
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fe fca2 	bl	8004d3c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063f8:	f000 f974 	bl	80066e4 <vPortExitCritical>
}
 80063fc:	bf00      	nop
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	20000e4c 	.word	0x20000e4c
 8006408:	20000e1c 	.word	0x20000e1c
 800640c:	20000e30 	.word	0x20000e30
 8006410:	20000e44 	.word	0x20000e44
 8006414:	20000e48 	.word	0x20000e48
 8006418:	20000ef8 	.word	0x20000ef8
 800641c:	20000e58 	.word	0x20000e58
 8006420:	0800764c 	.word	0x0800764c

08006424 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	3b04      	subs	r3, #4
 8006434:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800643c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	3b04      	subs	r3, #4
 8006442:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f023 0201 	bic.w	r2, r3, #1
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	3b04      	subs	r3, #4
 8006452:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006454:	4a0c      	ldr	r2, [pc, #48]	; (8006488 <pxPortInitialiseStack+0x64>)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	3b14      	subs	r3, #20
 800645e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	3b04      	subs	r3, #4
 800646a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f06f 0202 	mvn.w	r2, #2
 8006472:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	3b20      	subs	r3, #32
 8006478:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800647a:	68fb      	ldr	r3, [r7, #12]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3714      	adds	r7, #20
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	0800648d 	.word	0x0800648d

0800648c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006492:	2300      	movs	r3, #0
 8006494:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006496:	4b12      	ldr	r3, [pc, #72]	; (80064e0 <prvTaskExitError+0x54>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649e:	d00a      	beq.n	80064b6 <prvTaskExitError+0x2a>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	60fb      	str	r3, [r7, #12]
}
 80064b2:	bf00      	nop
 80064b4:	e7fe      	b.n	80064b4 <prvTaskExitError+0x28>
	__asm volatile
 80064b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	60bb      	str	r3, [r7, #8]
}
 80064c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80064ca:	bf00      	nop
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d0fc      	beq.n	80064cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80064d2:	bf00      	nop
 80064d4:	bf00      	nop
 80064d6:	3714      	adds	r7, #20
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr
 80064e0:	20000010 	.word	0x20000010
	...

080064f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80064f0:	4b07      	ldr	r3, [pc, #28]	; (8006510 <pxCurrentTCBConst2>)
 80064f2:	6819      	ldr	r1, [r3, #0]
 80064f4:	6808      	ldr	r0, [r1, #0]
 80064f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064fa:	f380 8809 	msr	PSP, r0
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f04f 0000 	mov.w	r0, #0
 8006506:	f380 8811 	msr	BASEPRI, r0
 800650a:	4770      	bx	lr
 800650c:	f3af 8000 	nop.w

08006510 <pxCurrentTCBConst2>:
 8006510:	2000091c 	.word	0x2000091c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop

08006518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006518:	4808      	ldr	r0, [pc, #32]	; (800653c <prvPortStartFirstTask+0x24>)
 800651a:	6800      	ldr	r0, [r0, #0]
 800651c:	6800      	ldr	r0, [r0, #0]
 800651e:	f380 8808 	msr	MSP, r0
 8006522:	f04f 0000 	mov.w	r0, #0
 8006526:	f380 8814 	msr	CONTROL, r0
 800652a:	b662      	cpsie	i
 800652c:	b661      	cpsie	f
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	df00      	svc	0
 8006538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800653a:	bf00      	nop
 800653c:	e000ed08 	.word	0xe000ed08

08006540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b086      	sub	sp, #24
 8006544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006546:	4b46      	ldr	r3, [pc, #280]	; (8006660 <xPortStartScheduler+0x120>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a46      	ldr	r2, [pc, #280]	; (8006664 <xPortStartScheduler+0x124>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d10a      	bne.n	8006566 <xPortStartScheduler+0x26>
	__asm volatile
 8006550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	613b      	str	r3, [r7, #16]
}
 8006562:	bf00      	nop
 8006564:	e7fe      	b.n	8006564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006566:	4b3e      	ldr	r3, [pc, #248]	; (8006660 <xPortStartScheduler+0x120>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a3f      	ldr	r2, [pc, #252]	; (8006668 <xPortStartScheduler+0x128>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d10a      	bne.n	8006586 <xPortStartScheduler+0x46>
	__asm volatile
 8006570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006574:	f383 8811 	msr	BASEPRI, r3
 8006578:	f3bf 8f6f 	isb	sy
 800657c:	f3bf 8f4f 	dsb	sy
 8006580:	60fb      	str	r3, [r7, #12]
}
 8006582:	bf00      	nop
 8006584:	e7fe      	b.n	8006584 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006586:	4b39      	ldr	r3, [pc, #228]	; (800666c <xPortStartScheduler+0x12c>)
 8006588:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	b2db      	uxtb	r3, r3
 8006590:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	22ff      	movs	r2, #255	; 0xff
 8006596:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	b2db      	uxtb	r3, r3
 800659e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80065a0:	78fb      	ldrb	r3, [r7, #3]
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	4b31      	ldr	r3, [pc, #196]	; (8006670 <xPortStartScheduler+0x130>)
 80065ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80065ae:	4b31      	ldr	r3, [pc, #196]	; (8006674 <xPortStartScheduler+0x134>)
 80065b0:	2207      	movs	r2, #7
 80065b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065b4:	e009      	b.n	80065ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80065b6:	4b2f      	ldr	r3, [pc, #188]	; (8006674 <xPortStartScheduler+0x134>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	3b01      	subs	r3, #1
 80065bc:	4a2d      	ldr	r2, [pc, #180]	; (8006674 <xPortStartScheduler+0x134>)
 80065be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80065c0:	78fb      	ldrb	r3, [r7, #3]
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	005b      	lsls	r3, r3, #1
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065ca:	78fb      	ldrb	r3, [r7, #3]
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d2:	2b80      	cmp	r3, #128	; 0x80
 80065d4:	d0ef      	beq.n	80065b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80065d6:	4b27      	ldr	r3, [pc, #156]	; (8006674 <xPortStartScheduler+0x134>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f1c3 0307 	rsb	r3, r3, #7
 80065de:	2b04      	cmp	r3, #4
 80065e0:	d00a      	beq.n	80065f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80065e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e6:	f383 8811 	msr	BASEPRI, r3
 80065ea:	f3bf 8f6f 	isb	sy
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	60bb      	str	r3, [r7, #8]
}
 80065f4:	bf00      	nop
 80065f6:	e7fe      	b.n	80065f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065f8:	4b1e      	ldr	r3, [pc, #120]	; (8006674 <xPortStartScheduler+0x134>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	021b      	lsls	r3, r3, #8
 80065fe:	4a1d      	ldr	r2, [pc, #116]	; (8006674 <xPortStartScheduler+0x134>)
 8006600:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006602:	4b1c      	ldr	r3, [pc, #112]	; (8006674 <xPortStartScheduler+0x134>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800660a:	4a1a      	ldr	r2, [pc, #104]	; (8006674 <xPortStartScheduler+0x134>)
 800660c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	b2da      	uxtb	r2, r3
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006616:	4b18      	ldr	r3, [pc, #96]	; (8006678 <xPortStartScheduler+0x138>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a17      	ldr	r2, [pc, #92]	; (8006678 <xPortStartScheduler+0x138>)
 800661c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006620:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006622:	4b15      	ldr	r3, [pc, #84]	; (8006678 <xPortStartScheduler+0x138>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a14      	ldr	r2, [pc, #80]	; (8006678 <xPortStartScheduler+0x138>)
 8006628:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800662c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800662e:	f000 f8dd 	bl	80067ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006632:	4b12      	ldr	r3, [pc, #72]	; (800667c <xPortStartScheduler+0x13c>)
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006638:	f000 f8fc 	bl	8006834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800663c:	4b10      	ldr	r3, [pc, #64]	; (8006680 <xPortStartScheduler+0x140>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a0f      	ldr	r2, [pc, #60]	; (8006680 <xPortStartScheduler+0x140>)
 8006642:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006646:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006648:	f7ff ff66 	bl	8006518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800664c:	f7fe ff52 	bl	80054f4 <vTaskSwitchContext>
	prvTaskExitError();
 8006650:	f7ff ff1c 	bl	800648c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	e000ed00 	.word	0xe000ed00
 8006664:	410fc271 	.word	0x410fc271
 8006668:	410fc270 	.word	0x410fc270
 800666c:	e000e400 	.word	0xe000e400
 8006670:	20000f48 	.word	0x20000f48
 8006674:	20000f4c 	.word	0x20000f4c
 8006678:	e000ed20 	.word	0xe000ed20
 800667c:	20000010 	.word	0x20000010
 8006680:	e000ef34 	.word	0xe000ef34

08006684 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
	__asm volatile
 800668a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	607b      	str	r3, [r7, #4]
}
 800669c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800669e:	4b0f      	ldr	r3, [pc, #60]	; (80066dc <vPortEnterCritical+0x58>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3301      	adds	r3, #1
 80066a4:	4a0d      	ldr	r2, [pc, #52]	; (80066dc <vPortEnterCritical+0x58>)
 80066a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80066a8:	4b0c      	ldr	r3, [pc, #48]	; (80066dc <vPortEnterCritical+0x58>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d10f      	bne.n	80066d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066b0:	4b0b      	ldr	r3, [pc, #44]	; (80066e0 <vPortEnterCritical+0x5c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00a      	beq.n	80066d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80066ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	603b      	str	r3, [r7, #0]
}
 80066cc:	bf00      	nop
 80066ce:	e7fe      	b.n	80066ce <vPortEnterCritical+0x4a>
	}
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	20000010 	.word	0x20000010
 80066e0:	e000ed04 	.word	0xe000ed04

080066e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80066ea:	4b12      	ldr	r3, [pc, #72]	; (8006734 <vPortExitCritical+0x50>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10a      	bne.n	8006708 <vPortExitCritical+0x24>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	607b      	str	r3, [r7, #4]
}
 8006704:	bf00      	nop
 8006706:	e7fe      	b.n	8006706 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006708:	4b0a      	ldr	r3, [pc, #40]	; (8006734 <vPortExitCritical+0x50>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	3b01      	subs	r3, #1
 800670e:	4a09      	ldr	r2, [pc, #36]	; (8006734 <vPortExitCritical+0x50>)
 8006710:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006712:	4b08      	ldr	r3, [pc, #32]	; (8006734 <vPortExitCritical+0x50>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d105      	bne.n	8006726 <vPortExitCritical+0x42>
 800671a:	2300      	movs	r3, #0
 800671c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	f383 8811 	msr	BASEPRI, r3
}
 8006724:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006726:	bf00      	nop
 8006728:	370c      	adds	r7, #12
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	20000010 	.word	0x20000010
	...

08006740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006740:	f3ef 8009 	mrs	r0, PSP
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	4b15      	ldr	r3, [pc, #84]	; (80067a0 <pxCurrentTCBConst>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	f01e 0f10 	tst.w	lr, #16
 8006750:	bf08      	it	eq
 8006752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800675a:	6010      	str	r0, [r2, #0]
 800675c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006760:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006764:	f380 8811 	msr	BASEPRI, r0
 8006768:	f3bf 8f4f 	dsb	sy
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f7fe fec0 	bl	80054f4 <vTaskSwitchContext>
 8006774:	f04f 0000 	mov.w	r0, #0
 8006778:	f380 8811 	msr	BASEPRI, r0
 800677c:	bc09      	pop	{r0, r3}
 800677e:	6819      	ldr	r1, [r3, #0]
 8006780:	6808      	ldr	r0, [r1, #0]
 8006782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006786:	f01e 0f10 	tst.w	lr, #16
 800678a:	bf08      	it	eq
 800678c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006790:	f380 8809 	msr	PSP, r0
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	f3af 8000 	nop.w

080067a0 <pxCurrentTCBConst>:
 80067a0:	2000091c 	.word	0x2000091c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80067a4:	bf00      	nop
 80067a6:	bf00      	nop

080067a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	607b      	str	r3, [r7, #4]
}
 80067c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80067c2:	f7fe fddd 	bl	8005380 <xTaskIncrementTick>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d003      	beq.n	80067d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80067cc:	4b06      	ldr	r3, [pc, #24]	; (80067e8 <xPortSysTickHandler+0x40>)
 80067ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	2300      	movs	r3, #0
 80067d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	f383 8811 	msr	BASEPRI, r3
}
 80067de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80067e0:	bf00      	nop
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	e000ed04 	.word	0xe000ed04

080067ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80067ec:	b480      	push	{r7}
 80067ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067f0:	4b0b      	ldr	r3, [pc, #44]	; (8006820 <vPortSetupTimerInterrupt+0x34>)
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067f6:	4b0b      	ldr	r3, [pc, #44]	; (8006824 <vPortSetupTimerInterrupt+0x38>)
 80067f8:	2200      	movs	r2, #0
 80067fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067fc:	4b0a      	ldr	r3, [pc, #40]	; (8006828 <vPortSetupTimerInterrupt+0x3c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a0a      	ldr	r2, [pc, #40]	; (800682c <vPortSetupTimerInterrupt+0x40>)
 8006802:	fba2 2303 	umull	r2, r3, r2, r3
 8006806:	099b      	lsrs	r3, r3, #6
 8006808:	4a09      	ldr	r2, [pc, #36]	; (8006830 <vPortSetupTimerInterrupt+0x44>)
 800680a:	3b01      	subs	r3, #1
 800680c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800680e:	4b04      	ldr	r3, [pc, #16]	; (8006820 <vPortSetupTimerInterrupt+0x34>)
 8006810:	2207      	movs	r2, #7
 8006812:	601a      	str	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	e000e010 	.word	0xe000e010
 8006824:	e000e018 	.word	0xe000e018
 8006828:	20000004 	.word	0x20000004
 800682c:	10624dd3 	.word	0x10624dd3
 8006830:	e000e014 	.word	0xe000e014

08006834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006834:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006844 <vPortEnableVFP+0x10>
 8006838:	6801      	ldr	r1, [r0, #0]
 800683a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800683e:	6001      	str	r1, [r0, #0]
 8006840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006842:	bf00      	nop
 8006844:	e000ed88 	.word	0xe000ed88

08006848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800684e:	f3ef 8305 	mrs	r3, IPSR
 8006852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2b0f      	cmp	r3, #15
 8006858:	d914      	bls.n	8006884 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800685a:	4a17      	ldr	r2, [pc, #92]	; (80068b8 <vPortValidateInterruptPriority+0x70>)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4413      	add	r3, r2
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006864:	4b15      	ldr	r3, [pc, #84]	; (80068bc <vPortValidateInterruptPriority+0x74>)
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	7afa      	ldrb	r2, [r7, #11]
 800686a:	429a      	cmp	r2, r3
 800686c:	d20a      	bcs.n	8006884 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	607b      	str	r3, [r7, #4]
}
 8006880:	bf00      	nop
 8006882:	e7fe      	b.n	8006882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006884:	4b0e      	ldr	r3, [pc, #56]	; (80068c0 <vPortValidateInterruptPriority+0x78>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800688c:	4b0d      	ldr	r3, [pc, #52]	; (80068c4 <vPortValidateInterruptPriority+0x7c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	429a      	cmp	r2, r3
 8006892:	d90a      	bls.n	80068aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006898:	f383 8811 	msr	BASEPRI, r3
 800689c:	f3bf 8f6f 	isb	sy
 80068a0:	f3bf 8f4f 	dsb	sy
 80068a4:	603b      	str	r3, [r7, #0]
}
 80068a6:	bf00      	nop
 80068a8:	e7fe      	b.n	80068a8 <vPortValidateInterruptPriority+0x60>
	}
 80068aa:	bf00      	nop
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	e000e3f0 	.word	0xe000e3f0
 80068bc:	20000f48 	.word	0x20000f48
 80068c0:	e000ed0c 	.word	0xe000ed0c
 80068c4:	20000f4c 	.word	0x20000f4c

080068c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08a      	sub	sp, #40	; 0x28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80068d0:	2300      	movs	r3, #0
 80068d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80068d4:	f7fe fc98 	bl	8005208 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80068d8:	4b5b      	ldr	r3, [pc, #364]	; (8006a48 <pvPortMalloc+0x180>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80068e0:	f000 f920 	bl	8006b24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068e4:	4b59      	ldr	r3, [pc, #356]	; (8006a4c <pvPortMalloc+0x184>)
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4013      	ands	r3, r2
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f040 8093 	bne.w	8006a18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d01d      	beq.n	8006934 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80068f8:	2208      	movs	r2, #8
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4413      	add	r3, r2
 80068fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	2b00      	cmp	r3, #0
 8006908:	d014      	beq.n	8006934 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f023 0307 	bic.w	r3, r3, #7
 8006910:	3308      	adds	r3, #8
 8006912:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f003 0307 	and.w	r3, r3, #7
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <pvPortMalloc+0x6c>
	__asm volatile
 800691e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006922:	f383 8811 	msr	BASEPRI, r3
 8006926:	f3bf 8f6f 	isb	sy
 800692a:	f3bf 8f4f 	dsb	sy
 800692e:	617b      	str	r3, [r7, #20]
}
 8006930:	bf00      	nop
 8006932:	e7fe      	b.n	8006932 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d06e      	beq.n	8006a18 <pvPortMalloc+0x150>
 800693a:	4b45      	ldr	r3, [pc, #276]	; (8006a50 <pvPortMalloc+0x188>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	429a      	cmp	r2, r3
 8006942:	d869      	bhi.n	8006a18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006944:	4b43      	ldr	r3, [pc, #268]	; (8006a54 <pvPortMalloc+0x18c>)
 8006946:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006948:	4b42      	ldr	r3, [pc, #264]	; (8006a54 <pvPortMalloc+0x18c>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800694e:	e004      	b.n	800695a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006952:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800695a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	429a      	cmp	r2, r3
 8006962:	d903      	bls.n	800696c <pvPortMalloc+0xa4>
 8006964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1f1      	bne.n	8006950 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800696c:	4b36      	ldr	r3, [pc, #216]	; (8006a48 <pvPortMalloc+0x180>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006972:	429a      	cmp	r2, r3
 8006974:	d050      	beq.n	8006a18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2208      	movs	r2, #8
 800697c:	4413      	add	r3, r2
 800697e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	6a3b      	ldr	r3, [r7, #32]
 8006986:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	1ad2      	subs	r2, r2, r3
 8006990:	2308      	movs	r3, #8
 8006992:	005b      	lsls	r3, r3, #1
 8006994:	429a      	cmp	r2, r3
 8006996:	d91f      	bls.n	80069d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4413      	add	r3, r2
 800699e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00a      	beq.n	80069c0 <pvPortMalloc+0xf8>
	__asm volatile
 80069aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ae:	f383 8811 	msr	BASEPRI, r3
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	613b      	str	r3, [r7, #16]
}
 80069bc:	bf00      	nop
 80069be:	e7fe      	b.n	80069be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	685a      	ldr	r2, [r3, #4]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	1ad2      	subs	r2, r2, r3
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80069cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069d2:	69b8      	ldr	r0, [r7, #24]
 80069d4:	f000 f908 	bl	8006be8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069d8:	4b1d      	ldr	r3, [pc, #116]	; (8006a50 <pvPortMalloc+0x188>)
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	4a1b      	ldr	r2, [pc, #108]	; (8006a50 <pvPortMalloc+0x188>)
 80069e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80069e6:	4b1a      	ldr	r3, [pc, #104]	; (8006a50 <pvPortMalloc+0x188>)
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	4b1b      	ldr	r3, [pc, #108]	; (8006a58 <pvPortMalloc+0x190>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d203      	bcs.n	80069fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80069f2:	4b17      	ldr	r3, [pc, #92]	; (8006a50 <pvPortMalloc+0x188>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a18      	ldr	r2, [pc, #96]	; (8006a58 <pvPortMalloc+0x190>)
 80069f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	4b13      	ldr	r3, [pc, #76]	; (8006a4c <pvPortMalloc+0x184>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	431a      	orrs	r2, r3
 8006a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a0e:	4b13      	ldr	r3, [pc, #76]	; (8006a5c <pvPortMalloc+0x194>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3301      	adds	r3, #1
 8006a14:	4a11      	ldr	r2, [pc, #68]	; (8006a5c <pvPortMalloc+0x194>)
 8006a16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a18:	f7fe fc04 	bl	8005224 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	f003 0307 	and.w	r3, r3, #7
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d00a      	beq.n	8006a3c <pvPortMalloc+0x174>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	60fb      	str	r3, [r7, #12]
}
 8006a38:	bf00      	nop
 8006a3a:	e7fe      	b.n	8006a3a <pvPortMalloc+0x172>
	return pvReturn;
 8006a3c:	69fb      	ldr	r3, [r7, #28]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3728      	adds	r7, #40	; 0x28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	20004b58 	.word	0x20004b58
 8006a4c:	20004b6c 	.word	0x20004b6c
 8006a50:	20004b5c 	.word	0x20004b5c
 8006a54:	20004b50 	.word	0x20004b50
 8006a58:	20004b60 	.word	0x20004b60
 8006a5c:	20004b64 	.word	0x20004b64

08006a60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b086      	sub	sp, #24
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d04d      	beq.n	8006b0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a72:	2308      	movs	r3, #8
 8006a74:	425b      	negs	r3, r3
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	4413      	add	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	4b24      	ldr	r3, [pc, #144]	; (8006b18 <vPortFree+0xb8>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4013      	ands	r3, r2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10a      	bne.n	8006aa4 <vPortFree+0x44>
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	60fb      	str	r3, [r7, #12]
}
 8006aa0:	bf00      	nop
 8006aa2:	e7fe      	b.n	8006aa2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00a      	beq.n	8006ac2 <vPortFree+0x62>
	__asm volatile
 8006aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab0:	f383 8811 	msr	BASEPRI, r3
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	f3bf 8f4f 	dsb	sy
 8006abc:	60bb      	str	r3, [r7, #8]
}
 8006abe:	bf00      	nop
 8006ac0:	e7fe      	b.n	8006ac0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	685a      	ldr	r2, [r3, #4]
 8006ac6:	4b14      	ldr	r3, [pc, #80]	; (8006b18 <vPortFree+0xb8>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4013      	ands	r3, r2
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d01e      	beq.n	8006b0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d11a      	bne.n	8006b0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	4b0e      	ldr	r3, [pc, #56]	; (8006b18 <vPortFree+0xb8>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	43db      	mvns	r3, r3
 8006ae2:	401a      	ands	r2, r3
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ae8:	f7fe fb8e 	bl	8005208 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	4b0a      	ldr	r3, [pc, #40]	; (8006b1c <vPortFree+0xbc>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4413      	add	r3, r2
 8006af6:	4a09      	ldr	r2, [pc, #36]	; (8006b1c <vPortFree+0xbc>)
 8006af8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006afa:	6938      	ldr	r0, [r7, #16]
 8006afc:	f000 f874 	bl	8006be8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b00:	4b07      	ldr	r3, [pc, #28]	; (8006b20 <vPortFree+0xc0>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	3301      	adds	r3, #1
 8006b06:	4a06      	ldr	r2, [pc, #24]	; (8006b20 <vPortFree+0xc0>)
 8006b08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b0a:	f7fe fb8b 	bl	8005224 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b0e:	bf00      	nop
 8006b10:	3718      	adds	r7, #24
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	20004b6c 	.word	0x20004b6c
 8006b1c:	20004b5c 	.word	0x20004b5c
 8006b20:	20004b68 	.word	0x20004b68

08006b24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006b2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006b30:	4b27      	ldr	r3, [pc, #156]	; (8006bd0 <prvHeapInit+0xac>)
 8006b32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f003 0307 	and.w	r3, r3, #7
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00c      	beq.n	8006b58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	3307      	adds	r3, #7
 8006b42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0307 	bic.w	r3, r3, #7
 8006b4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	4a1f      	ldr	r2, [pc, #124]	; (8006bd0 <prvHeapInit+0xac>)
 8006b54:	4413      	add	r3, r2
 8006b56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b5c:	4a1d      	ldr	r2, [pc, #116]	; (8006bd4 <prvHeapInit+0xb0>)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b62:	4b1c      	ldr	r3, [pc, #112]	; (8006bd4 <prvHeapInit+0xb0>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b70:	2208      	movs	r2, #8
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	1a9b      	subs	r3, r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f023 0307 	bic.w	r3, r3, #7
 8006b7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4a15      	ldr	r2, [pc, #84]	; (8006bd8 <prvHeapInit+0xb4>)
 8006b84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b86:	4b14      	ldr	r3, [pc, #80]	; (8006bd8 <prvHeapInit+0xb4>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b8e:	4b12      	ldr	r3, [pc, #72]	; (8006bd8 <prvHeapInit+0xb4>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2200      	movs	r2, #0
 8006b94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	1ad2      	subs	r2, r2, r3
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ba4:	4b0c      	ldr	r3, [pc, #48]	; (8006bd8 <prvHeapInit+0xb4>)
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	4a0a      	ldr	r2, [pc, #40]	; (8006bdc <prvHeapInit+0xb8>)
 8006bb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	4a09      	ldr	r2, [pc, #36]	; (8006be0 <prvHeapInit+0xbc>)
 8006bba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006bbc:	4b09      	ldr	r3, [pc, #36]	; (8006be4 <prvHeapInit+0xc0>)
 8006bbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006bc2:	601a      	str	r2, [r3, #0]
}
 8006bc4:	bf00      	nop
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr
 8006bd0:	20000f50 	.word	0x20000f50
 8006bd4:	20004b50 	.word	0x20004b50
 8006bd8:	20004b58 	.word	0x20004b58
 8006bdc:	20004b60 	.word	0x20004b60
 8006be0:	20004b5c 	.word	0x20004b5c
 8006be4:	20004b6c 	.word	0x20004b6c

08006be8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006be8:	b480      	push	{r7}
 8006bea:	b085      	sub	sp, #20
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006bf0:	4b28      	ldr	r3, [pc, #160]	; (8006c94 <prvInsertBlockIntoFreeList+0xac>)
 8006bf2:	60fb      	str	r3, [r7, #12]
 8006bf4:	e002      	b.n	8006bfc <prvInsertBlockIntoFreeList+0x14>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d8f7      	bhi.n	8006bf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	68ba      	ldr	r2, [r7, #8]
 8006c10:	4413      	add	r3, r2
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d108      	bne.n	8006c2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	441a      	add	r2, r3
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	441a      	add	r2, r3
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d118      	bne.n	8006c70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	4b15      	ldr	r3, [pc, #84]	; (8006c98 <prvInsertBlockIntoFreeList+0xb0>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d00d      	beq.n	8006c66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685a      	ldr	r2, [r3, #4]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	441a      	add	r2, r3
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	e008      	b.n	8006c78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c66:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <prvInsertBlockIntoFreeList+0xb0>)
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	e003      	b.n	8006c78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d002      	beq.n	8006c86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c86:	bf00      	nop
 8006c88:	3714      	adds	r7, #20
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	20004b50 	.word	0x20004b50
 8006c98:	20004b58 	.word	0x20004b58

08006c9c <__errno>:
 8006c9c:	4b01      	ldr	r3, [pc, #4]	; (8006ca4 <__errno+0x8>)
 8006c9e:	6818      	ldr	r0, [r3, #0]
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	20000014 	.word	0x20000014

08006ca8 <__libc_init_array>:
 8006ca8:	b570      	push	{r4, r5, r6, lr}
 8006caa:	4d0d      	ldr	r5, [pc, #52]	; (8006ce0 <__libc_init_array+0x38>)
 8006cac:	4c0d      	ldr	r4, [pc, #52]	; (8006ce4 <__libc_init_array+0x3c>)
 8006cae:	1b64      	subs	r4, r4, r5
 8006cb0:	10a4      	asrs	r4, r4, #2
 8006cb2:	2600      	movs	r6, #0
 8006cb4:	42a6      	cmp	r6, r4
 8006cb6:	d109      	bne.n	8006ccc <__libc_init_array+0x24>
 8006cb8:	4d0b      	ldr	r5, [pc, #44]	; (8006ce8 <__libc_init_array+0x40>)
 8006cba:	4c0c      	ldr	r4, [pc, #48]	; (8006cec <__libc_init_array+0x44>)
 8006cbc:	f000 fc8e 	bl	80075dc <_init>
 8006cc0:	1b64      	subs	r4, r4, r5
 8006cc2:	10a4      	asrs	r4, r4, #2
 8006cc4:	2600      	movs	r6, #0
 8006cc6:	42a6      	cmp	r6, r4
 8006cc8:	d105      	bne.n	8006cd6 <__libc_init_array+0x2e>
 8006cca:	bd70      	pop	{r4, r5, r6, pc}
 8006ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cd0:	4798      	blx	r3
 8006cd2:	3601      	adds	r6, #1
 8006cd4:	e7ee      	b.n	8006cb4 <__libc_init_array+0xc>
 8006cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cda:	4798      	blx	r3
 8006cdc:	3601      	adds	r6, #1
 8006cde:	e7f2      	b.n	8006cc6 <__libc_init_array+0x1e>
 8006ce0:	08007998 	.word	0x08007998
 8006ce4:	08007998 	.word	0x08007998
 8006ce8:	08007998 	.word	0x08007998
 8006cec:	0800799c 	.word	0x0800799c

08006cf0 <memcpy>:
 8006cf0:	440a      	add	r2, r1
 8006cf2:	4291      	cmp	r1, r2
 8006cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006cf8:	d100      	bne.n	8006cfc <memcpy+0xc>
 8006cfa:	4770      	bx	lr
 8006cfc:	b510      	push	{r4, lr}
 8006cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d06:	4291      	cmp	r1, r2
 8006d08:	d1f9      	bne.n	8006cfe <memcpy+0xe>
 8006d0a:	bd10      	pop	{r4, pc}

08006d0c <memset>:
 8006d0c:	4402      	add	r2, r0
 8006d0e:	4603      	mov	r3, r0
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d100      	bne.n	8006d16 <memset+0xa>
 8006d14:	4770      	bx	lr
 8006d16:	f803 1b01 	strb.w	r1, [r3], #1
 8006d1a:	e7f9      	b.n	8006d10 <memset+0x4>

08006d1c <siprintf>:
 8006d1c:	b40e      	push	{r1, r2, r3}
 8006d1e:	b500      	push	{lr}
 8006d20:	b09c      	sub	sp, #112	; 0x70
 8006d22:	ab1d      	add	r3, sp, #116	; 0x74
 8006d24:	9002      	str	r0, [sp, #8]
 8006d26:	9006      	str	r0, [sp, #24]
 8006d28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d2c:	4809      	ldr	r0, [pc, #36]	; (8006d54 <siprintf+0x38>)
 8006d2e:	9107      	str	r1, [sp, #28]
 8006d30:	9104      	str	r1, [sp, #16]
 8006d32:	4909      	ldr	r1, [pc, #36]	; (8006d58 <siprintf+0x3c>)
 8006d34:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d38:	9105      	str	r1, [sp, #20]
 8006d3a:	6800      	ldr	r0, [r0, #0]
 8006d3c:	9301      	str	r3, [sp, #4]
 8006d3e:	a902      	add	r1, sp, #8
 8006d40:	f000 f868 	bl	8006e14 <_svfiprintf_r>
 8006d44:	9b02      	ldr	r3, [sp, #8]
 8006d46:	2200      	movs	r2, #0
 8006d48:	701a      	strb	r2, [r3, #0]
 8006d4a:	b01c      	add	sp, #112	; 0x70
 8006d4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d50:	b003      	add	sp, #12
 8006d52:	4770      	bx	lr
 8006d54:	20000014 	.word	0x20000014
 8006d58:	ffff0208 	.word	0xffff0208

08006d5c <__ssputs_r>:
 8006d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d60:	688e      	ldr	r6, [r1, #8]
 8006d62:	429e      	cmp	r6, r3
 8006d64:	4682      	mov	sl, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	4690      	mov	r8, r2
 8006d6a:	461f      	mov	r7, r3
 8006d6c:	d838      	bhi.n	8006de0 <__ssputs_r+0x84>
 8006d6e:	898a      	ldrh	r2, [r1, #12]
 8006d70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d74:	d032      	beq.n	8006ddc <__ssputs_r+0x80>
 8006d76:	6825      	ldr	r5, [r4, #0]
 8006d78:	6909      	ldr	r1, [r1, #16]
 8006d7a:	eba5 0901 	sub.w	r9, r5, r1
 8006d7e:	6965      	ldr	r5, [r4, #20]
 8006d80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d88:	3301      	adds	r3, #1
 8006d8a:	444b      	add	r3, r9
 8006d8c:	106d      	asrs	r5, r5, #1
 8006d8e:	429d      	cmp	r5, r3
 8006d90:	bf38      	it	cc
 8006d92:	461d      	movcc	r5, r3
 8006d94:	0553      	lsls	r3, r2, #21
 8006d96:	d531      	bpl.n	8006dfc <__ssputs_r+0xa0>
 8006d98:	4629      	mov	r1, r5
 8006d9a:	f000 fb55 	bl	8007448 <_malloc_r>
 8006d9e:	4606      	mov	r6, r0
 8006da0:	b950      	cbnz	r0, 8006db8 <__ssputs_r+0x5c>
 8006da2:	230c      	movs	r3, #12
 8006da4:	f8ca 3000 	str.w	r3, [sl]
 8006da8:	89a3      	ldrh	r3, [r4, #12]
 8006daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dae:	81a3      	strh	r3, [r4, #12]
 8006db0:	f04f 30ff 	mov.w	r0, #4294967295
 8006db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db8:	6921      	ldr	r1, [r4, #16]
 8006dba:	464a      	mov	r2, r9
 8006dbc:	f7ff ff98 	bl	8006cf0 <memcpy>
 8006dc0:	89a3      	ldrh	r3, [r4, #12]
 8006dc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006dc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dca:	81a3      	strh	r3, [r4, #12]
 8006dcc:	6126      	str	r6, [r4, #16]
 8006dce:	6165      	str	r5, [r4, #20]
 8006dd0:	444e      	add	r6, r9
 8006dd2:	eba5 0509 	sub.w	r5, r5, r9
 8006dd6:	6026      	str	r6, [r4, #0]
 8006dd8:	60a5      	str	r5, [r4, #8]
 8006dda:	463e      	mov	r6, r7
 8006ddc:	42be      	cmp	r6, r7
 8006dde:	d900      	bls.n	8006de2 <__ssputs_r+0x86>
 8006de0:	463e      	mov	r6, r7
 8006de2:	6820      	ldr	r0, [r4, #0]
 8006de4:	4632      	mov	r2, r6
 8006de6:	4641      	mov	r1, r8
 8006de8:	f000 faa8 	bl	800733c <memmove>
 8006dec:	68a3      	ldr	r3, [r4, #8]
 8006dee:	1b9b      	subs	r3, r3, r6
 8006df0:	60a3      	str	r3, [r4, #8]
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	4433      	add	r3, r6
 8006df6:	6023      	str	r3, [r4, #0]
 8006df8:	2000      	movs	r0, #0
 8006dfa:	e7db      	b.n	8006db4 <__ssputs_r+0x58>
 8006dfc:	462a      	mov	r2, r5
 8006dfe:	f000 fb97 	bl	8007530 <_realloc_r>
 8006e02:	4606      	mov	r6, r0
 8006e04:	2800      	cmp	r0, #0
 8006e06:	d1e1      	bne.n	8006dcc <__ssputs_r+0x70>
 8006e08:	6921      	ldr	r1, [r4, #16]
 8006e0a:	4650      	mov	r0, sl
 8006e0c:	f000 fab0 	bl	8007370 <_free_r>
 8006e10:	e7c7      	b.n	8006da2 <__ssputs_r+0x46>
	...

08006e14 <_svfiprintf_r>:
 8006e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e18:	4698      	mov	r8, r3
 8006e1a:	898b      	ldrh	r3, [r1, #12]
 8006e1c:	061b      	lsls	r3, r3, #24
 8006e1e:	b09d      	sub	sp, #116	; 0x74
 8006e20:	4607      	mov	r7, r0
 8006e22:	460d      	mov	r5, r1
 8006e24:	4614      	mov	r4, r2
 8006e26:	d50e      	bpl.n	8006e46 <_svfiprintf_r+0x32>
 8006e28:	690b      	ldr	r3, [r1, #16]
 8006e2a:	b963      	cbnz	r3, 8006e46 <_svfiprintf_r+0x32>
 8006e2c:	2140      	movs	r1, #64	; 0x40
 8006e2e:	f000 fb0b 	bl	8007448 <_malloc_r>
 8006e32:	6028      	str	r0, [r5, #0]
 8006e34:	6128      	str	r0, [r5, #16]
 8006e36:	b920      	cbnz	r0, 8006e42 <_svfiprintf_r+0x2e>
 8006e38:	230c      	movs	r3, #12
 8006e3a:	603b      	str	r3, [r7, #0]
 8006e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e40:	e0d1      	b.n	8006fe6 <_svfiprintf_r+0x1d2>
 8006e42:	2340      	movs	r3, #64	; 0x40
 8006e44:	616b      	str	r3, [r5, #20]
 8006e46:	2300      	movs	r3, #0
 8006e48:	9309      	str	r3, [sp, #36]	; 0x24
 8006e4a:	2320      	movs	r3, #32
 8006e4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e50:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e54:	2330      	movs	r3, #48	; 0x30
 8006e56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007000 <_svfiprintf_r+0x1ec>
 8006e5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e5e:	f04f 0901 	mov.w	r9, #1
 8006e62:	4623      	mov	r3, r4
 8006e64:	469a      	mov	sl, r3
 8006e66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e6a:	b10a      	cbz	r2, 8006e70 <_svfiprintf_r+0x5c>
 8006e6c:	2a25      	cmp	r2, #37	; 0x25
 8006e6e:	d1f9      	bne.n	8006e64 <_svfiprintf_r+0x50>
 8006e70:	ebba 0b04 	subs.w	fp, sl, r4
 8006e74:	d00b      	beq.n	8006e8e <_svfiprintf_r+0x7a>
 8006e76:	465b      	mov	r3, fp
 8006e78:	4622      	mov	r2, r4
 8006e7a:	4629      	mov	r1, r5
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	f7ff ff6d 	bl	8006d5c <__ssputs_r>
 8006e82:	3001      	adds	r0, #1
 8006e84:	f000 80aa 	beq.w	8006fdc <_svfiprintf_r+0x1c8>
 8006e88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e8a:	445a      	add	r2, fp
 8006e8c:	9209      	str	r2, [sp, #36]	; 0x24
 8006e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f000 80a2 	beq.w	8006fdc <_svfiprintf_r+0x1c8>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ea2:	f10a 0a01 	add.w	sl, sl, #1
 8006ea6:	9304      	str	r3, [sp, #16]
 8006ea8:	9307      	str	r3, [sp, #28]
 8006eaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006eae:	931a      	str	r3, [sp, #104]	; 0x68
 8006eb0:	4654      	mov	r4, sl
 8006eb2:	2205      	movs	r2, #5
 8006eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eb8:	4851      	ldr	r0, [pc, #324]	; (8007000 <_svfiprintf_r+0x1ec>)
 8006eba:	f7f9 f9a9 	bl	8000210 <memchr>
 8006ebe:	9a04      	ldr	r2, [sp, #16]
 8006ec0:	b9d8      	cbnz	r0, 8006efa <_svfiprintf_r+0xe6>
 8006ec2:	06d0      	lsls	r0, r2, #27
 8006ec4:	bf44      	itt	mi
 8006ec6:	2320      	movmi	r3, #32
 8006ec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ecc:	0711      	lsls	r1, r2, #28
 8006ece:	bf44      	itt	mi
 8006ed0:	232b      	movmi	r3, #43	; 0x2b
 8006ed2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ed6:	f89a 3000 	ldrb.w	r3, [sl]
 8006eda:	2b2a      	cmp	r3, #42	; 0x2a
 8006edc:	d015      	beq.n	8006f0a <_svfiprintf_r+0xf6>
 8006ede:	9a07      	ldr	r2, [sp, #28]
 8006ee0:	4654      	mov	r4, sl
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	f04f 0c0a 	mov.w	ip, #10
 8006ee8:	4621      	mov	r1, r4
 8006eea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006eee:	3b30      	subs	r3, #48	; 0x30
 8006ef0:	2b09      	cmp	r3, #9
 8006ef2:	d94e      	bls.n	8006f92 <_svfiprintf_r+0x17e>
 8006ef4:	b1b0      	cbz	r0, 8006f24 <_svfiprintf_r+0x110>
 8006ef6:	9207      	str	r2, [sp, #28]
 8006ef8:	e014      	b.n	8006f24 <_svfiprintf_r+0x110>
 8006efa:	eba0 0308 	sub.w	r3, r0, r8
 8006efe:	fa09 f303 	lsl.w	r3, r9, r3
 8006f02:	4313      	orrs	r3, r2
 8006f04:	9304      	str	r3, [sp, #16]
 8006f06:	46a2      	mov	sl, r4
 8006f08:	e7d2      	b.n	8006eb0 <_svfiprintf_r+0x9c>
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	1d19      	adds	r1, r3, #4
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	9103      	str	r1, [sp, #12]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	bfbb      	ittet	lt
 8006f16:	425b      	neglt	r3, r3
 8006f18:	f042 0202 	orrlt.w	r2, r2, #2
 8006f1c:	9307      	strge	r3, [sp, #28]
 8006f1e:	9307      	strlt	r3, [sp, #28]
 8006f20:	bfb8      	it	lt
 8006f22:	9204      	strlt	r2, [sp, #16]
 8006f24:	7823      	ldrb	r3, [r4, #0]
 8006f26:	2b2e      	cmp	r3, #46	; 0x2e
 8006f28:	d10c      	bne.n	8006f44 <_svfiprintf_r+0x130>
 8006f2a:	7863      	ldrb	r3, [r4, #1]
 8006f2c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f2e:	d135      	bne.n	8006f9c <_svfiprintf_r+0x188>
 8006f30:	9b03      	ldr	r3, [sp, #12]
 8006f32:	1d1a      	adds	r2, r3, #4
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	9203      	str	r2, [sp, #12]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	bfb8      	it	lt
 8006f3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f40:	3402      	adds	r4, #2
 8006f42:	9305      	str	r3, [sp, #20]
 8006f44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007010 <_svfiprintf_r+0x1fc>
 8006f48:	7821      	ldrb	r1, [r4, #0]
 8006f4a:	2203      	movs	r2, #3
 8006f4c:	4650      	mov	r0, sl
 8006f4e:	f7f9 f95f 	bl	8000210 <memchr>
 8006f52:	b140      	cbz	r0, 8006f66 <_svfiprintf_r+0x152>
 8006f54:	2340      	movs	r3, #64	; 0x40
 8006f56:	eba0 000a 	sub.w	r0, r0, sl
 8006f5a:	fa03 f000 	lsl.w	r0, r3, r0
 8006f5e:	9b04      	ldr	r3, [sp, #16]
 8006f60:	4303      	orrs	r3, r0
 8006f62:	3401      	adds	r4, #1
 8006f64:	9304      	str	r3, [sp, #16]
 8006f66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f6a:	4826      	ldr	r0, [pc, #152]	; (8007004 <_svfiprintf_r+0x1f0>)
 8006f6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f70:	2206      	movs	r2, #6
 8006f72:	f7f9 f94d 	bl	8000210 <memchr>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	d038      	beq.n	8006fec <_svfiprintf_r+0x1d8>
 8006f7a:	4b23      	ldr	r3, [pc, #140]	; (8007008 <_svfiprintf_r+0x1f4>)
 8006f7c:	bb1b      	cbnz	r3, 8006fc6 <_svfiprintf_r+0x1b2>
 8006f7e:	9b03      	ldr	r3, [sp, #12]
 8006f80:	3307      	adds	r3, #7
 8006f82:	f023 0307 	bic.w	r3, r3, #7
 8006f86:	3308      	adds	r3, #8
 8006f88:	9303      	str	r3, [sp, #12]
 8006f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f8c:	4433      	add	r3, r6
 8006f8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f90:	e767      	b.n	8006e62 <_svfiprintf_r+0x4e>
 8006f92:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f96:	460c      	mov	r4, r1
 8006f98:	2001      	movs	r0, #1
 8006f9a:	e7a5      	b.n	8006ee8 <_svfiprintf_r+0xd4>
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	3401      	adds	r4, #1
 8006fa0:	9305      	str	r3, [sp, #20]
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	f04f 0c0a 	mov.w	ip, #10
 8006fa8:	4620      	mov	r0, r4
 8006faa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fae:	3a30      	subs	r2, #48	; 0x30
 8006fb0:	2a09      	cmp	r2, #9
 8006fb2:	d903      	bls.n	8006fbc <_svfiprintf_r+0x1a8>
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d0c5      	beq.n	8006f44 <_svfiprintf_r+0x130>
 8006fb8:	9105      	str	r1, [sp, #20]
 8006fba:	e7c3      	b.n	8006f44 <_svfiprintf_r+0x130>
 8006fbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e7f0      	b.n	8006fa8 <_svfiprintf_r+0x194>
 8006fc6:	ab03      	add	r3, sp, #12
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	462a      	mov	r2, r5
 8006fcc:	4b0f      	ldr	r3, [pc, #60]	; (800700c <_svfiprintf_r+0x1f8>)
 8006fce:	a904      	add	r1, sp, #16
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	f3af 8000 	nop.w
 8006fd6:	1c42      	adds	r2, r0, #1
 8006fd8:	4606      	mov	r6, r0
 8006fda:	d1d6      	bne.n	8006f8a <_svfiprintf_r+0x176>
 8006fdc:	89ab      	ldrh	r3, [r5, #12]
 8006fde:	065b      	lsls	r3, r3, #25
 8006fe0:	f53f af2c 	bmi.w	8006e3c <_svfiprintf_r+0x28>
 8006fe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fe6:	b01d      	add	sp, #116	; 0x74
 8006fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fec:	ab03      	add	r3, sp, #12
 8006fee:	9300      	str	r3, [sp, #0]
 8006ff0:	462a      	mov	r2, r5
 8006ff2:	4b06      	ldr	r3, [pc, #24]	; (800700c <_svfiprintf_r+0x1f8>)
 8006ff4:	a904      	add	r1, sp, #16
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	f000 f87a 	bl	80070f0 <_printf_i>
 8006ffc:	e7eb      	b.n	8006fd6 <_svfiprintf_r+0x1c2>
 8006ffe:	bf00      	nop
 8007000:	0800795c 	.word	0x0800795c
 8007004:	08007966 	.word	0x08007966
 8007008:	00000000 	.word	0x00000000
 800700c:	08006d5d 	.word	0x08006d5d
 8007010:	08007962 	.word	0x08007962

08007014 <_printf_common>:
 8007014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007018:	4616      	mov	r6, r2
 800701a:	4699      	mov	r9, r3
 800701c:	688a      	ldr	r2, [r1, #8]
 800701e:	690b      	ldr	r3, [r1, #16]
 8007020:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007024:	4293      	cmp	r3, r2
 8007026:	bfb8      	it	lt
 8007028:	4613      	movlt	r3, r2
 800702a:	6033      	str	r3, [r6, #0]
 800702c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007030:	4607      	mov	r7, r0
 8007032:	460c      	mov	r4, r1
 8007034:	b10a      	cbz	r2, 800703a <_printf_common+0x26>
 8007036:	3301      	adds	r3, #1
 8007038:	6033      	str	r3, [r6, #0]
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	0699      	lsls	r1, r3, #26
 800703e:	bf42      	ittt	mi
 8007040:	6833      	ldrmi	r3, [r6, #0]
 8007042:	3302      	addmi	r3, #2
 8007044:	6033      	strmi	r3, [r6, #0]
 8007046:	6825      	ldr	r5, [r4, #0]
 8007048:	f015 0506 	ands.w	r5, r5, #6
 800704c:	d106      	bne.n	800705c <_printf_common+0x48>
 800704e:	f104 0a19 	add.w	sl, r4, #25
 8007052:	68e3      	ldr	r3, [r4, #12]
 8007054:	6832      	ldr	r2, [r6, #0]
 8007056:	1a9b      	subs	r3, r3, r2
 8007058:	42ab      	cmp	r3, r5
 800705a:	dc26      	bgt.n	80070aa <_printf_common+0x96>
 800705c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007060:	1e13      	subs	r3, r2, #0
 8007062:	6822      	ldr	r2, [r4, #0]
 8007064:	bf18      	it	ne
 8007066:	2301      	movne	r3, #1
 8007068:	0692      	lsls	r2, r2, #26
 800706a:	d42b      	bmi.n	80070c4 <_printf_common+0xb0>
 800706c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007070:	4649      	mov	r1, r9
 8007072:	4638      	mov	r0, r7
 8007074:	47c0      	blx	r8
 8007076:	3001      	adds	r0, #1
 8007078:	d01e      	beq.n	80070b8 <_printf_common+0xa4>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	68e5      	ldr	r5, [r4, #12]
 800707e:	6832      	ldr	r2, [r6, #0]
 8007080:	f003 0306 	and.w	r3, r3, #6
 8007084:	2b04      	cmp	r3, #4
 8007086:	bf08      	it	eq
 8007088:	1aad      	subeq	r5, r5, r2
 800708a:	68a3      	ldr	r3, [r4, #8]
 800708c:	6922      	ldr	r2, [r4, #16]
 800708e:	bf0c      	ite	eq
 8007090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007094:	2500      	movne	r5, #0
 8007096:	4293      	cmp	r3, r2
 8007098:	bfc4      	itt	gt
 800709a:	1a9b      	subgt	r3, r3, r2
 800709c:	18ed      	addgt	r5, r5, r3
 800709e:	2600      	movs	r6, #0
 80070a0:	341a      	adds	r4, #26
 80070a2:	42b5      	cmp	r5, r6
 80070a4:	d11a      	bne.n	80070dc <_printf_common+0xc8>
 80070a6:	2000      	movs	r0, #0
 80070a8:	e008      	b.n	80070bc <_printf_common+0xa8>
 80070aa:	2301      	movs	r3, #1
 80070ac:	4652      	mov	r2, sl
 80070ae:	4649      	mov	r1, r9
 80070b0:	4638      	mov	r0, r7
 80070b2:	47c0      	blx	r8
 80070b4:	3001      	adds	r0, #1
 80070b6:	d103      	bne.n	80070c0 <_printf_common+0xac>
 80070b8:	f04f 30ff 	mov.w	r0, #4294967295
 80070bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c0:	3501      	adds	r5, #1
 80070c2:	e7c6      	b.n	8007052 <_printf_common+0x3e>
 80070c4:	18e1      	adds	r1, r4, r3
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	2030      	movs	r0, #48	; 0x30
 80070ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070ce:	4422      	add	r2, r4
 80070d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070d8:	3302      	adds	r3, #2
 80070da:	e7c7      	b.n	800706c <_printf_common+0x58>
 80070dc:	2301      	movs	r3, #1
 80070de:	4622      	mov	r2, r4
 80070e0:	4649      	mov	r1, r9
 80070e2:	4638      	mov	r0, r7
 80070e4:	47c0      	blx	r8
 80070e6:	3001      	adds	r0, #1
 80070e8:	d0e6      	beq.n	80070b8 <_printf_common+0xa4>
 80070ea:	3601      	adds	r6, #1
 80070ec:	e7d9      	b.n	80070a2 <_printf_common+0x8e>
	...

080070f0 <_printf_i>:
 80070f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070f4:	7e0f      	ldrb	r7, [r1, #24]
 80070f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80070f8:	2f78      	cmp	r7, #120	; 0x78
 80070fa:	4691      	mov	r9, r2
 80070fc:	4680      	mov	r8, r0
 80070fe:	460c      	mov	r4, r1
 8007100:	469a      	mov	sl, r3
 8007102:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007106:	d807      	bhi.n	8007118 <_printf_i+0x28>
 8007108:	2f62      	cmp	r7, #98	; 0x62
 800710a:	d80a      	bhi.n	8007122 <_printf_i+0x32>
 800710c:	2f00      	cmp	r7, #0
 800710e:	f000 80d8 	beq.w	80072c2 <_printf_i+0x1d2>
 8007112:	2f58      	cmp	r7, #88	; 0x58
 8007114:	f000 80a3 	beq.w	800725e <_printf_i+0x16e>
 8007118:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800711c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007120:	e03a      	b.n	8007198 <_printf_i+0xa8>
 8007122:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007126:	2b15      	cmp	r3, #21
 8007128:	d8f6      	bhi.n	8007118 <_printf_i+0x28>
 800712a:	a101      	add	r1, pc, #4	; (adr r1, 8007130 <_printf_i+0x40>)
 800712c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007130:	08007189 	.word	0x08007189
 8007134:	0800719d 	.word	0x0800719d
 8007138:	08007119 	.word	0x08007119
 800713c:	08007119 	.word	0x08007119
 8007140:	08007119 	.word	0x08007119
 8007144:	08007119 	.word	0x08007119
 8007148:	0800719d 	.word	0x0800719d
 800714c:	08007119 	.word	0x08007119
 8007150:	08007119 	.word	0x08007119
 8007154:	08007119 	.word	0x08007119
 8007158:	08007119 	.word	0x08007119
 800715c:	080072a9 	.word	0x080072a9
 8007160:	080071cd 	.word	0x080071cd
 8007164:	0800728b 	.word	0x0800728b
 8007168:	08007119 	.word	0x08007119
 800716c:	08007119 	.word	0x08007119
 8007170:	080072cb 	.word	0x080072cb
 8007174:	08007119 	.word	0x08007119
 8007178:	080071cd 	.word	0x080071cd
 800717c:	08007119 	.word	0x08007119
 8007180:	08007119 	.word	0x08007119
 8007184:	08007293 	.word	0x08007293
 8007188:	682b      	ldr	r3, [r5, #0]
 800718a:	1d1a      	adds	r2, r3, #4
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	602a      	str	r2, [r5, #0]
 8007190:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007194:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007198:	2301      	movs	r3, #1
 800719a:	e0a3      	b.n	80072e4 <_printf_i+0x1f4>
 800719c:	6820      	ldr	r0, [r4, #0]
 800719e:	6829      	ldr	r1, [r5, #0]
 80071a0:	0606      	lsls	r6, r0, #24
 80071a2:	f101 0304 	add.w	r3, r1, #4
 80071a6:	d50a      	bpl.n	80071be <_printf_i+0xce>
 80071a8:	680e      	ldr	r6, [r1, #0]
 80071aa:	602b      	str	r3, [r5, #0]
 80071ac:	2e00      	cmp	r6, #0
 80071ae:	da03      	bge.n	80071b8 <_printf_i+0xc8>
 80071b0:	232d      	movs	r3, #45	; 0x2d
 80071b2:	4276      	negs	r6, r6
 80071b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071b8:	485e      	ldr	r0, [pc, #376]	; (8007334 <_printf_i+0x244>)
 80071ba:	230a      	movs	r3, #10
 80071bc:	e019      	b.n	80071f2 <_printf_i+0x102>
 80071be:	680e      	ldr	r6, [r1, #0]
 80071c0:	602b      	str	r3, [r5, #0]
 80071c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80071c6:	bf18      	it	ne
 80071c8:	b236      	sxthne	r6, r6
 80071ca:	e7ef      	b.n	80071ac <_printf_i+0xbc>
 80071cc:	682b      	ldr	r3, [r5, #0]
 80071ce:	6820      	ldr	r0, [r4, #0]
 80071d0:	1d19      	adds	r1, r3, #4
 80071d2:	6029      	str	r1, [r5, #0]
 80071d4:	0601      	lsls	r1, r0, #24
 80071d6:	d501      	bpl.n	80071dc <_printf_i+0xec>
 80071d8:	681e      	ldr	r6, [r3, #0]
 80071da:	e002      	b.n	80071e2 <_printf_i+0xf2>
 80071dc:	0646      	lsls	r6, r0, #25
 80071de:	d5fb      	bpl.n	80071d8 <_printf_i+0xe8>
 80071e0:	881e      	ldrh	r6, [r3, #0]
 80071e2:	4854      	ldr	r0, [pc, #336]	; (8007334 <_printf_i+0x244>)
 80071e4:	2f6f      	cmp	r7, #111	; 0x6f
 80071e6:	bf0c      	ite	eq
 80071e8:	2308      	moveq	r3, #8
 80071ea:	230a      	movne	r3, #10
 80071ec:	2100      	movs	r1, #0
 80071ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071f2:	6865      	ldr	r5, [r4, #4]
 80071f4:	60a5      	str	r5, [r4, #8]
 80071f6:	2d00      	cmp	r5, #0
 80071f8:	bfa2      	ittt	ge
 80071fa:	6821      	ldrge	r1, [r4, #0]
 80071fc:	f021 0104 	bicge.w	r1, r1, #4
 8007200:	6021      	strge	r1, [r4, #0]
 8007202:	b90e      	cbnz	r6, 8007208 <_printf_i+0x118>
 8007204:	2d00      	cmp	r5, #0
 8007206:	d04d      	beq.n	80072a4 <_printf_i+0x1b4>
 8007208:	4615      	mov	r5, r2
 800720a:	fbb6 f1f3 	udiv	r1, r6, r3
 800720e:	fb03 6711 	mls	r7, r3, r1, r6
 8007212:	5dc7      	ldrb	r7, [r0, r7]
 8007214:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007218:	4637      	mov	r7, r6
 800721a:	42bb      	cmp	r3, r7
 800721c:	460e      	mov	r6, r1
 800721e:	d9f4      	bls.n	800720a <_printf_i+0x11a>
 8007220:	2b08      	cmp	r3, #8
 8007222:	d10b      	bne.n	800723c <_printf_i+0x14c>
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	07de      	lsls	r6, r3, #31
 8007228:	d508      	bpl.n	800723c <_printf_i+0x14c>
 800722a:	6923      	ldr	r3, [r4, #16]
 800722c:	6861      	ldr	r1, [r4, #4]
 800722e:	4299      	cmp	r1, r3
 8007230:	bfde      	ittt	le
 8007232:	2330      	movle	r3, #48	; 0x30
 8007234:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007238:	f105 35ff 	addle.w	r5, r5, #4294967295
 800723c:	1b52      	subs	r2, r2, r5
 800723e:	6122      	str	r2, [r4, #16]
 8007240:	f8cd a000 	str.w	sl, [sp]
 8007244:	464b      	mov	r3, r9
 8007246:	aa03      	add	r2, sp, #12
 8007248:	4621      	mov	r1, r4
 800724a:	4640      	mov	r0, r8
 800724c:	f7ff fee2 	bl	8007014 <_printf_common>
 8007250:	3001      	adds	r0, #1
 8007252:	d14c      	bne.n	80072ee <_printf_i+0x1fe>
 8007254:	f04f 30ff 	mov.w	r0, #4294967295
 8007258:	b004      	add	sp, #16
 800725a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800725e:	4835      	ldr	r0, [pc, #212]	; (8007334 <_printf_i+0x244>)
 8007260:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007264:	6829      	ldr	r1, [r5, #0]
 8007266:	6823      	ldr	r3, [r4, #0]
 8007268:	f851 6b04 	ldr.w	r6, [r1], #4
 800726c:	6029      	str	r1, [r5, #0]
 800726e:	061d      	lsls	r5, r3, #24
 8007270:	d514      	bpl.n	800729c <_printf_i+0x1ac>
 8007272:	07df      	lsls	r7, r3, #31
 8007274:	bf44      	itt	mi
 8007276:	f043 0320 	orrmi.w	r3, r3, #32
 800727a:	6023      	strmi	r3, [r4, #0]
 800727c:	b91e      	cbnz	r6, 8007286 <_printf_i+0x196>
 800727e:	6823      	ldr	r3, [r4, #0]
 8007280:	f023 0320 	bic.w	r3, r3, #32
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	2310      	movs	r3, #16
 8007288:	e7b0      	b.n	80071ec <_printf_i+0xfc>
 800728a:	6823      	ldr	r3, [r4, #0]
 800728c:	f043 0320 	orr.w	r3, r3, #32
 8007290:	6023      	str	r3, [r4, #0]
 8007292:	2378      	movs	r3, #120	; 0x78
 8007294:	4828      	ldr	r0, [pc, #160]	; (8007338 <_printf_i+0x248>)
 8007296:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800729a:	e7e3      	b.n	8007264 <_printf_i+0x174>
 800729c:	0659      	lsls	r1, r3, #25
 800729e:	bf48      	it	mi
 80072a0:	b2b6      	uxthmi	r6, r6
 80072a2:	e7e6      	b.n	8007272 <_printf_i+0x182>
 80072a4:	4615      	mov	r5, r2
 80072a6:	e7bb      	b.n	8007220 <_printf_i+0x130>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	6826      	ldr	r6, [r4, #0]
 80072ac:	6961      	ldr	r1, [r4, #20]
 80072ae:	1d18      	adds	r0, r3, #4
 80072b0:	6028      	str	r0, [r5, #0]
 80072b2:	0635      	lsls	r5, r6, #24
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	d501      	bpl.n	80072bc <_printf_i+0x1cc>
 80072b8:	6019      	str	r1, [r3, #0]
 80072ba:	e002      	b.n	80072c2 <_printf_i+0x1d2>
 80072bc:	0670      	lsls	r0, r6, #25
 80072be:	d5fb      	bpl.n	80072b8 <_printf_i+0x1c8>
 80072c0:	8019      	strh	r1, [r3, #0]
 80072c2:	2300      	movs	r3, #0
 80072c4:	6123      	str	r3, [r4, #16]
 80072c6:	4615      	mov	r5, r2
 80072c8:	e7ba      	b.n	8007240 <_printf_i+0x150>
 80072ca:	682b      	ldr	r3, [r5, #0]
 80072cc:	1d1a      	adds	r2, r3, #4
 80072ce:	602a      	str	r2, [r5, #0]
 80072d0:	681d      	ldr	r5, [r3, #0]
 80072d2:	6862      	ldr	r2, [r4, #4]
 80072d4:	2100      	movs	r1, #0
 80072d6:	4628      	mov	r0, r5
 80072d8:	f7f8 ff9a 	bl	8000210 <memchr>
 80072dc:	b108      	cbz	r0, 80072e2 <_printf_i+0x1f2>
 80072de:	1b40      	subs	r0, r0, r5
 80072e0:	6060      	str	r0, [r4, #4]
 80072e2:	6863      	ldr	r3, [r4, #4]
 80072e4:	6123      	str	r3, [r4, #16]
 80072e6:	2300      	movs	r3, #0
 80072e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072ec:	e7a8      	b.n	8007240 <_printf_i+0x150>
 80072ee:	6923      	ldr	r3, [r4, #16]
 80072f0:	462a      	mov	r2, r5
 80072f2:	4649      	mov	r1, r9
 80072f4:	4640      	mov	r0, r8
 80072f6:	47d0      	blx	sl
 80072f8:	3001      	adds	r0, #1
 80072fa:	d0ab      	beq.n	8007254 <_printf_i+0x164>
 80072fc:	6823      	ldr	r3, [r4, #0]
 80072fe:	079b      	lsls	r3, r3, #30
 8007300:	d413      	bmi.n	800732a <_printf_i+0x23a>
 8007302:	68e0      	ldr	r0, [r4, #12]
 8007304:	9b03      	ldr	r3, [sp, #12]
 8007306:	4298      	cmp	r0, r3
 8007308:	bfb8      	it	lt
 800730a:	4618      	movlt	r0, r3
 800730c:	e7a4      	b.n	8007258 <_printf_i+0x168>
 800730e:	2301      	movs	r3, #1
 8007310:	4632      	mov	r2, r6
 8007312:	4649      	mov	r1, r9
 8007314:	4640      	mov	r0, r8
 8007316:	47d0      	blx	sl
 8007318:	3001      	adds	r0, #1
 800731a:	d09b      	beq.n	8007254 <_printf_i+0x164>
 800731c:	3501      	adds	r5, #1
 800731e:	68e3      	ldr	r3, [r4, #12]
 8007320:	9903      	ldr	r1, [sp, #12]
 8007322:	1a5b      	subs	r3, r3, r1
 8007324:	42ab      	cmp	r3, r5
 8007326:	dcf2      	bgt.n	800730e <_printf_i+0x21e>
 8007328:	e7eb      	b.n	8007302 <_printf_i+0x212>
 800732a:	2500      	movs	r5, #0
 800732c:	f104 0619 	add.w	r6, r4, #25
 8007330:	e7f5      	b.n	800731e <_printf_i+0x22e>
 8007332:	bf00      	nop
 8007334:	0800796d 	.word	0x0800796d
 8007338:	0800797e 	.word	0x0800797e

0800733c <memmove>:
 800733c:	4288      	cmp	r0, r1
 800733e:	b510      	push	{r4, lr}
 8007340:	eb01 0402 	add.w	r4, r1, r2
 8007344:	d902      	bls.n	800734c <memmove+0x10>
 8007346:	4284      	cmp	r4, r0
 8007348:	4623      	mov	r3, r4
 800734a:	d807      	bhi.n	800735c <memmove+0x20>
 800734c:	1e43      	subs	r3, r0, #1
 800734e:	42a1      	cmp	r1, r4
 8007350:	d008      	beq.n	8007364 <memmove+0x28>
 8007352:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007356:	f803 2f01 	strb.w	r2, [r3, #1]!
 800735a:	e7f8      	b.n	800734e <memmove+0x12>
 800735c:	4402      	add	r2, r0
 800735e:	4601      	mov	r1, r0
 8007360:	428a      	cmp	r2, r1
 8007362:	d100      	bne.n	8007366 <memmove+0x2a>
 8007364:	bd10      	pop	{r4, pc}
 8007366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800736a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800736e:	e7f7      	b.n	8007360 <memmove+0x24>

08007370 <_free_r>:
 8007370:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007372:	2900      	cmp	r1, #0
 8007374:	d044      	beq.n	8007400 <_free_r+0x90>
 8007376:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800737a:	9001      	str	r0, [sp, #4]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f1a1 0404 	sub.w	r4, r1, #4
 8007382:	bfb8      	it	lt
 8007384:	18e4      	addlt	r4, r4, r3
 8007386:	f000 f913 	bl	80075b0 <__malloc_lock>
 800738a:	4a1e      	ldr	r2, [pc, #120]	; (8007404 <_free_r+0x94>)
 800738c:	9801      	ldr	r0, [sp, #4]
 800738e:	6813      	ldr	r3, [r2, #0]
 8007390:	b933      	cbnz	r3, 80073a0 <_free_r+0x30>
 8007392:	6063      	str	r3, [r4, #4]
 8007394:	6014      	str	r4, [r2, #0]
 8007396:	b003      	add	sp, #12
 8007398:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800739c:	f000 b90e 	b.w	80075bc <__malloc_unlock>
 80073a0:	42a3      	cmp	r3, r4
 80073a2:	d908      	bls.n	80073b6 <_free_r+0x46>
 80073a4:	6825      	ldr	r5, [r4, #0]
 80073a6:	1961      	adds	r1, r4, r5
 80073a8:	428b      	cmp	r3, r1
 80073aa:	bf01      	itttt	eq
 80073ac:	6819      	ldreq	r1, [r3, #0]
 80073ae:	685b      	ldreq	r3, [r3, #4]
 80073b0:	1949      	addeq	r1, r1, r5
 80073b2:	6021      	streq	r1, [r4, #0]
 80073b4:	e7ed      	b.n	8007392 <_free_r+0x22>
 80073b6:	461a      	mov	r2, r3
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	b10b      	cbz	r3, 80073c0 <_free_r+0x50>
 80073bc:	42a3      	cmp	r3, r4
 80073be:	d9fa      	bls.n	80073b6 <_free_r+0x46>
 80073c0:	6811      	ldr	r1, [r2, #0]
 80073c2:	1855      	adds	r5, r2, r1
 80073c4:	42a5      	cmp	r5, r4
 80073c6:	d10b      	bne.n	80073e0 <_free_r+0x70>
 80073c8:	6824      	ldr	r4, [r4, #0]
 80073ca:	4421      	add	r1, r4
 80073cc:	1854      	adds	r4, r2, r1
 80073ce:	42a3      	cmp	r3, r4
 80073d0:	6011      	str	r1, [r2, #0]
 80073d2:	d1e0      	bne.n	8007396 <_free_r+0x26>
 80073d4:	681c      	ldr	r4, [r3, #0]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	6053      	str	r3, [r2, #4]
 80073da:	4421      	add	r1, r4
 80073dc:	6011      	str	r1, [r2, #0]
 80073de:	e7da      	b.n	8007396 <_free_r+0x26>
 80073e0:	d902      	bls.n	80073e8 <_free_r+0x78>
 80073e2:	230c      	movs	r3, #12
 80073e4:	6003      	str	r3, [r0, #0]
 80073e6:	e7d6      	b.n	8007396 <_free_r+0x26>
 80073e8:	6825      	ldr	r5, [r4, #0]
 80073ea:	1961      	adds	r1, r4, r5
 80073ec:	428b      	cmp	r3, r1
 80073ee:	bf04      	itt	eq
 80073f0:	6819      	ldreq	r1, [r3, #0]
 80073f2:	685b      	ldreq	r3, [r3, #4]
 80073f4:	6063      	str	r3, [r4, #4]
 80073f6:	bf04      	itt	eq
 80073f8:	1949      	addeq	r1, r1, r5
 80073fa:	6021      	streq	r1, [r4, #0]
 80073fc:	6054      	str	r4, [r2, #4]
 80073fe:	e7ca      	b.n	8007396 <_free_r+0x26>
 8007400:	b003      	add	sp, #12
 8007402:	bd30      	pop	{r4, r5, pc}
 8007404:	20004b70 	.word	0x20004b70

08007408 <sbrk_aligned>:
 8007408:	b570      	push	{r4, r5, r6, lr}
 800740a:	4e0e      	ldr	r6, [pc, #56]	; (8007444 <sbrk_aligned+0x3c>)
 800740c:	460c      	mov	r4, r1
 800740e:	6831      	ldr	r1, [r6, #0]
 8007410:	4605      	mov	r5, r0
 8007412:	b911      	cbnz	r1, 800741a <sbrk_aligned+0x12>
 8007414:	f000 f8bc 	bl	8007590 <_sbrk_r>
 8007418:	6030      	str	r0, [r6, #0]
 800741a:	4621      	mov	r1, r4
 800741c:	4628      	mov	r0, r5
 800741e:	f000 f8b7 	bl	8007590 <_sbrk_r>
 8007422:	1c43      	adds	r3, r0, #1
 8007424:	d00a      	beq.n	800743c <sbrk_aligned+0x34>
 8007426:	1cc4      	adds	r4, r0, #3
 8007428:	f024 0403 	bic.w	r4, r4, #3
 800742c:	42a0      	cmp	r0, r4
 800742e:	d007      	beq.n	8007440 <sbrk_aligned+0x38>
 8007430:	1a21      	subs	r1, r4, r0
 8007432:	4628      	mov	r0, r5
 8007434:	f000 f8ac 	bl	8007590 <_sbrk_r>
 8007438:	3001      	adds	r0, #1
 800743a:	d101      	bne.n	8007440 <sbrk_aligned+0x38>
 800743c:	f04f 34ff 	mov.w	r4, #4294967295
 8007440:	4620      	mov	r0, r4
 8007442:	bd70      	pop	{r4, r5, r6, pc}
 8007444:	20004b74 	.word	0x20004b74

08007448 <_malloc_r>:
 8007448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744c:	1ccd      	adds	r5, r1, #3
 800744e:	f025 0503 	bic.w	r5, r5, #3
 8007452:	3508      	adds	r5, #8
 8007454:	2d0c      	cmp	r5, #12
 8007456:	bf38      	it	cc
 8007458:	250c      	movcc	r5, #12
 800745a:	2d00      	cmp	r5, #0
 800745c:	4607      	mov	r7, r0
 800745e:	db01      	blt.n	8007464 <_malloc_r+0x1c>
 8007460:	42a9      	cmp	r1, r5
 8007462:	d905      	bls.n	8007470 <_malloc_r+0x28>
 8007464:	230c      	movs	r3, #12
 8007466:	603b      	str	r3, [r7, #0]
 8007468:	2600      	movs	r6, #0
 800746a:	4630      	mov	r0, r6
 800746c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007470:	4e2e      	ldr	r6, [pc, #184]	; (800752c <_malloc_r+0xe4>)
 8007472:	f000 f89d 	bl	80075b0 <__malloc_lock>
 8007476:	6833      	ldr	r3, [r6, #0]
 8007478:	461c      	mov	r4, r3
 800747a:	bb34      	cbnz	r4, 80074ca <_malloc_r+0x82>
 800747c:	4629      	mov	r1, r5
 800747e:	4638      	mov	r0, r7
 8007480:	f7ff ffc2 	bl	8007408 <sbrk_aligned>
 8007484:	1c43      	adds	r3, r0, #1
 8007486:	4604      	mov	r4, r0
 8007488:	d14d      	bne.n	8007526 <_malloc_r+0xde>
 800748a:	6834      	ldr	r4, [r6, #0]
 800748c:	4626      	mov	r6, r4
 800748e:	2e00      	cmp	r6, #0
 8007490:	d140      	bne.n	8007514 <_malloc_r+0xcc>
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	4631      	mov	r1, r6
 8007496:	4638      	mov	r0, r7
 8007498:	eb04 0803 	add.w	r8, r4, r3
 800749c:	f000 f878 	bl	8007590 <_sbrk_r>
 80074a0:	4580      	cmp	r8, r0
 80074a2:	d13a      	bne.n	800751a <_malloc_r+0xd2>
 80074a4:	6821      	ldr	r1, [r4, #0]
 80074a6:	3503      	adds	r5, #3
 80074a8:	1a6d      	subs	r5, r5, r1
 80074aa:	f025 0503 	bic.w	r5, r5, #3
 80074ae:	3508      	adds	r5, #8
 80074b0:	2d0c      	cmp	r5, #12
 80074b2:	bf38      	it	cc
 80074b4:	250c      	movcc	r5, #12
 80074b6:	4629      	mov	r1, r5
 80074b8:	4638      	mov	r0, r7
 80074ba:	f7ff ffa5 	bl	8007408 <sbrk_aligned>
 80074be:	3001      	adds	r0, #1
 80074c0:	d02b      	beq.n	800751a <_malloc_r+0xd2>
 80074c2:	6823      	ldr	r3, [r4, #0]
 80074c4:	442b      	add	r3, r5
 80074c6:	6023      	str	r3, [r4, #0]
 80074c8:	e00e      	b.n	80074e8 <_malloc_r+0xa0>
 80074ca:	6822      	ldr	r2, [r4, #0]
 80074cc:	1b52      	subs	r2, r2, r5
 80074ce:	d41e      	bmi.n	800750e <_malloc_r+0xc6>
 80074d0:	2a0b      	cmp	r2, #11
 80074d2:	d916      	bls.n	8007502 <_malloc_r+0xba>
 80074d4:	1961      	adds	r1, r4, r5
 80074d6:	42a3      	cmp	r3, r4
 80074d8:	6025      	str	r5, [r4, #0]
 80074da:	bf18      	it	ne
 80074dc:	6059      	strne	r1, [r3, #4]
 80074de:	6863      	ldr	r3, [r4, #4]
 80074e0:	bf08      	it	eq
 80074e2:	6031      	streq	r1, [r6, #0]
 80074e4:	5162      	str	r2, [r4, r5]
 80074e6:	604b      	str	r3, [r1, #4]
 80074e8:	4638      	mov	r0, r7
 80074ea:	f104 060b 	add.w	r6, r4, #11
 80074ee:	f000 f865 	bl	80075bc <__malloc_unlock>
 80074f2:	f026 0607 	bic.w	r6, r6, #7
 80074f6:	1d23      	adds	r3, r4, #4
 80074f8:	1af2      	subs	r2, r6, r3
 80074fa:	d0b6      	beq.n	800746a <_malloc_r+0x22>
 80074fc:	1b9b      	subs	r3, r3, r6
 80074fe:	50a3      	str	r3, [r4, r2]
 8007500:	e7b3      	b.n	800746a <_malloc_r+0x22>
 8007502:	6862      	ldr	r2, [r4, #4]
 8007504:	42a3      	cmp	r3, r4
 8007506:	bf0c      	ite	eq
 8007508:	6032      	streq	r2, [r6, #0]
 800750a:	605a      	strne	r2, [r3, #4]
 800750c:	e7ec      	b.n	80074e8 <_malloc_r+0xa0>
 800750e:	4623      	mov	r3, r4
 8007510:	6864      	ldr	r4, [r4, #4]
 8007512:	e7b2      	b.n	800747a <_malloc_r+0x32>
 8007514:	4634      	mov	r4, r6
 8007516:	6876      	ldr	r6, [r6, #4]
 8007518:	e7b9      	b.n	800748e <_malloc_r+0x46>
 800751a:	230c      	movs	r3, #12
 800751c:	603b      	str	r3, [r7, #0]
 800751e:	4638      	mov	r0, r7
 8007520:	f000 f84c 	bl	80075bc <__malloc_unlock>
 8007524:	e7a1      	b.n	800746a <_malloc_r+0x22>
 8007526:	6025      	str	r5, [r4, #0]
 8007528:	e7de      	b.n	80074e8 <_malloc_r+0xa0>
 800752a:	bf00      	nop
 800752c:	20004b70 	.word	0x20004b70

08007530 <_realloc_r>:
 8007530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007534:	4680      	mov	r8, r0
 8007536:	4614      	mov	r4, r2
 8007538:	460e      	mov	r6, r1
 800753a:	b921      	cbnz	r1, 8007546 <_realloc_r+0x16>
 800753c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007540:	4611      	mov	r1, r2
 8007542:	f7ff bf81 	b.w	8007448 <_malloc_r>
 8007546:	b92a      	cbnz	r2, 8007554 <_realloc_r+0x24>
 8007548:	f7ff ff12 	bl	8007370 <_free_r>
 800754c:	4625      	mov	r5, r4
 800754e:	4628      	mov	r0, r5
 8007550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007554:	f000 f838 	bl	80075c8 <_malloc_usable_size_r>
 8007558:	4284      	cmp	r4, r0
 800755a:	4607      	mov	r7, r0
 800755c:	d802      	bhi.n	8007564 <_realloc_r+0x34>
 800755e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007562:	d812      	bhi.n	800758a <_realloc_r+0x5a>
 8007564:	4621      	mov	r1, r4
 8007566:	4640      	mov	r0, r8
 8007568:	f7ff ff6e 	bl	8007448 <_malloc_r>
 800756c:	4605      	mov	r5, r0
 800756e:	2800      	cmp	r0, #0
 8007570:	d0ed      	beq.n	800754e <_realloc_r+0x1e>
 8007572:	42bc      	cmp	r4, r7
 8007574:	4622      	mov	r2, r4
 8007576:	4631      	mov	r1, r6
 8007578:	bf28      	it	cs
 800757a:	463a      	movcs	r2, r7
 800757c:	f7ff fbb8 	bl	8006cf0 <memcpy>
 8007580:	4631      	mov	r1, r6
 8007582:	4640      	mov	r0, r8
 8007584:	f7ff fef4 	bl	8007370 <_free_r>
 8007588:	e7e1      	b.n	800754e <_realloc_r+0x1e>
 800758a:	4635      	mov	r5, r6
 800758c:	e7df      	b.n	800754e <_realloc_r+0x1e>
	...

08007590 <_sbrk_r>:
 8007590:	b538      	push	{r3, r4, r5, lr}
 8007592:	4d06      	ldr	r5, [pc, #24]	; (80075ac <_sbrk_r+0x1c>)
 8007594:	2300      	movs	r3, #0
 8007596:	4604      	mov	r4, r0
 8007598:	4608      	mov	r0, r1
 800759a:	602b      	str	r3, [r5, #0]
 800759c:	f7fa f8ee 	bl	800177c <_sbrk>
 80075a0:	1c43      	adds	r3, r0, #1
 80075a2:	d102      	bne.n	80075aa <_sbrk_r+0x1a>
 80075a4:	682b      	ldr	r3, [r5, #0]
 80075a6:	b103      	cbz	r3, 80075aa <_sbrk_r+0x1a>
 80075a8:	6023      	str	r3, [r4, #0]
 80075aa:	bd38      	pop	{r3, r4, r5, pc}
 80075ac:	20004b78 	.word	0x20004b78

080075b0 <__malloc_lock>:
 80075b0:	4801      	ldr	r0, [pc, #4]	; (80075b8 <__malloc_lock+0x8>)
 80075b2:	f000 b811 	b.w	80075d8 <__retarget_lock_acquire_recursive>
 80075b6:	bf00      	nop
 80075b8:	20004b7c 	.word	0x20004b7c

080075bc <__malloc_unlock>:
 80075bc:	4801      	ldr	r0, [pc, #4]	; (80075c4 <__malloc_unlock+0x8>)
 80075be:	f000 b80c 	b.w	80075da <__retarget_lock_release_recursive>
 80075c2:	bf00      	nop
 80075c4:	20004b7c 	.word	0x20004b7c

080075c8 <_malloc_usable_size_r>:
 80075c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075cc:	1f18      	subs	r0, r3, #4
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	bfbc      	itt	lt
 80075d2:	580b      	ldrlt	r3, [r1, r0]
 80075d4:	18c0      	addlt	r0, r0, r3
 80075d6:	4770      	bx	lr

080075d8 <__retarget_lock_acquire_recursive>:
 80075d8:	4770      	bx	lr

080075da <__retarget_lock_release_recursive>:
 80075da:	4770      	bx	lr

080075dc <_init>:
 80075dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075de:	bf00      	nop
 80075e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075e2:	bc08      	pop	{r3}
 80075e4:	469e      	mov	lr, r3
 80075e6:	4770      	bx	lr

080075e8 <_fini>:
 80075e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ea:	bf00      	nop
 80075ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ee:	bc08      	pop	{r3}
 80075f0:	469e      	mov	lr, r3
 80075f2:	4770      	bx	lr
