#Homework05

##part1
1)AND gate:boolean expression:X=A·B;logic diagram symbol:![5-1](images/5-1.jpg) ;truth table:![5-2](images/5-2.jpg)与门：当两个输入均为1时才输出1，其余情况全部输出0.

2）XOR gate:boolean expression:X=A⊕B;logic diagram symbol:![5-3](images/5-3.jpg);truth table:![5-4](images/5-4.jpg)异或门：两输入相同时输出0，两输入不同时输出1.

3）![5-5](images/5-5.jpg)

4)![5-6](imgaes/5-6.jpg)