TRACE::2020-08-22.10:05:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.10:05:21::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-08-22.10:05:21::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS"
		}]
}
TRACE::2020-08-22.10:05:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-08-22.10:05:21::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-08-22.10:05:21::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS"
		}]
}
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:05:21::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::mss does not exists at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::Creating sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::Adding the swdes entry, created swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::updating the scw layer changes to swdes at   /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::Writing mss at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:21::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:05:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-08-22.10:05:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-08-22.10:05:21::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:05:21::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-22.10:05:22::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:22::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-22.10:05:22::SCWMssOS::Could not open the swdb for /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2020-08-22.10:05:22::SCWMssOS::Could not open the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2020-08-22.10:05:22::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.10:05:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:05:22::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-22.10:05:22::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:05:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.10:05:22::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:05:22::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.10:05:22::SCWSystem::Not a boot domain 
LOG::2020-08-22.10:05:22::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.10:05:22::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.10:05:22::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.10:05:22::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:05:22::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.10:05:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.10:05:22::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2020-08-22.10:05:22::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-22.10:05:22::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.10:05:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.10:05:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.10:05:22::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.10:05:22::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:05:22::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:05:22::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.10:05:22::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:05:22::SCWSystem::dir created 
TRACE::2020-08-22.10:05:22::SCWSystem::Writing the bif 
TRACE::2020-08-22.10:05:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.10:05:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.10:05:22::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.10:05:22::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.10:05:22::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:05:22::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:05:22::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.10:05:22::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.10:05:22::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.10:05:22::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:05:22::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:05:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:05:22::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:05:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:05:22::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:23::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.10:05:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.10:05:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:23::SCWReader::No isolation master present  
TRACE::2020-08-22.10:05:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.10:05:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.10:05:28::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.10:05:28::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.10:05:28::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.10:05:28::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:05:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:05:28::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:28::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:28::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:28::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:29::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:05:29::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:29::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:29::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:29::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:05:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:05:29::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:52::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:52::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"8192",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:05:52::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:52::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:52::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:05:52::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:05:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:05:52::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:05:52::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:05:52::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:05:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:05:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:05:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:05:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:05:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:05:52::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:05:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:05:52::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:05:52::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:05:52::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-22.10:06:14::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.10:06:14::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.10:06:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.10:06:20::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:06:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.10:06:20::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:06:20::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.10:06:20::SCWSystem::Not a boot domain 
LOG::2020-08-22.10:06:20::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.10:06:20::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.10:06:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.10:06:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.10:06:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:06:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:06:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:06:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:06:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.10:06:20::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.10:06:20::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.10:06:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.10:06:20::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:20::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:20::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:20::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:06:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:06:20::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:20::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:06:20::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.10:06:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.10:06:20::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.10:06:20::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.10:06:20::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:06:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:06:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.10:06:20::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.10:06:20::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.10:06:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.10:06:20::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:06:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:06:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:06:20::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:06:20::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.10:06:20::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.10:06:20::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:06:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:06:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.10:06:20::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.10:06:20::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::include

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:06:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:06:20::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Compiling gpio

TRACE::2020-08-22.10:06:20::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:06:20::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:06:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:06:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:20::SCWMssOS::Compiling axidma

TRACE::2020-08-22.10:06:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:06:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.10:06:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.10:06:21::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:21::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.10:06:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:06:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:06:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:06:21::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:21::SCWMssOS::Compiling cpu

TRACE::2020-08-22.10:06:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:06:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.10:06:21::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.10:06:21::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:21::SCWMssOS::Compiling intc

TRACE::2020-08-22.10:06:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:06:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:06:21::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:06:21::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:21::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.10:06:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:06:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:06:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:06:22::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:22::SCWMssOS::Compiling bram

TRACE::2020-08-22.10:06:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:06:22::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.10:06:22::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.10:06:22::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:06:22::SCWMssOS::Compiling standalone

TRACE::2020-08-22.10:06:23::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.10:06:24::SCWMssOS::Finished building libraries

TRACE::2020-08-22.10:06:24::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.10:06:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.10:06:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.10:06:24::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.10:06:24::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:06:24::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:06:24::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.10:06:24::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:06:24::SCWSystem::dir created 
TRACE::2020-08-22.10:06:24::SCWSystem::Writing the bif 
TRACE::2020-08-22.10:06:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.10:06:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.10:06:24::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.10:06:24::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:06:24::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:06:24::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:06:24::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:06:24::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:06:24::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:06:24::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:06:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:06:24::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:24::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:06:24::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:24::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"4d70c02640e7d3eef02a91e0cdb41ad3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"8192",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.10:06:24::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.10:06:24::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:06:24::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:06:24::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:06:24::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:06:24::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:06:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:06:24::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:06:24::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:06:24::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:15:54::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.10:15:54::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.10:15:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-22.10:16:13::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.10:16:13::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.10:16:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.10:16:18::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:16:18::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.10:16:18::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:16:18::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.10:16:18::SCWSystem::Not a boot domain 
LOG::2020-08-22.10:16:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.10:16:18::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.10:16:18::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.10:16:18::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.10:16:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:16:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:16:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:16:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:16:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:18::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:16:18::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.10:16:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.10:16:18::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.10:16:18::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.10:16:18::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:16:18::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.10:16:18::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.10:16:18::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.10:16:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.10:16:18::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:16:18::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:16:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:16:18::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.10:16:18::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.10:16:18::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:16:18::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.10:16:18::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.10:16:18::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::include

TRACE::2020-08-22.10:16:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:16:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:16:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:16:18::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:18::SCWMssOS::Compiling gpio

TRACE::2020-08-22.10:16:19::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:16:19::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:16:19::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:16:19::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:19::SCWMssOS::Compiling axidma

TRACE::2020-08-22.10:16:19::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:16:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.10:16:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.10:16:19::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:19::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.10:16:20::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:16:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:16:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:16:20::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:20::SCWMssOS::Compiling cpu

TRACE::2020-08-22.10:16:20::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:16:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.10:16:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.10:16:20::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:20::SCWMssOS::Compiling intc

TRACE::2020-08-22.10:16:20::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:16:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:16:20::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:16:20::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:20::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.10:16:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:16:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:16:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:16:21::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:21::SCWMssOS::Compiling bram

TRACE::2020-08-22.10:16:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:16:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.10:16:21::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.10:16:21::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:16:21::SCWMssOS::Compiling standalone

TRACE::2020-08-22.10:16:22::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.10:16:23::SCWMssOS::Finished building libraries

TRACE::2020-08-22.10:16:23::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.10:16:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.10:16:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.10:16:23::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.10:16:23::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:16:23::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:16:23::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.10:16:23::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:16:23::SCWSystem::dir created 
TRACE::2020-08-22.10:16:23::SCWSystem::Writing the bif 
TRACE::2020-08-22.10:16:23::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.10:16:23::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.10:16:23::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.10:16:23::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:16:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:16:23::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:16:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:16:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:16:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:16:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:16:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:23::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"4d70c02640e7d3eef02a91e0cdb41ad3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"8192",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.10:16:23::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.10:16:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:16:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:16:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:16:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:16:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:16:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:16:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:16:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:16:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:16:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:16:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:10::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:10::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:10::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:10::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:17:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:17:10::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:10::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:10::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"4d70c02640e7d3eef02a91e0cdb41ad3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"6000",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:17:10::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:17:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:17:10::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:10::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:10::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:10::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:17:11::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:17:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:17:11::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:17:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:17:11::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:17:11::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:17:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:17:11::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:11::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:17:11::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-08-22.10:17:16::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:17:16::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.10:17:16::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:17:16::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.10:17:16::SCWSystem::Not a boot domain 
LOG::2020-08-22.10:17:16::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.10:17:16::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.10:17:16::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.10:17:16::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.10:17:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.10:17:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.10:17:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.10:17:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.10:17:16::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:16::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:16::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:16::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:17:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:17:16::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:16::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:17:16::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.10:17:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.10:17:16::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-08-22.10:17:16::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.10:17:16::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.10:17:16::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:17:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:17:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:17:16::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:16::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:17:16::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.10:17:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.10:17:16::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:16::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:17:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.10:17:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.10:17:16::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:16::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:17:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:17:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:17:16::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:16::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:17:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:17:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:17:16::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:17:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.10:17:17::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.10:17:17::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:17:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:17:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:17:17::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:17:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.10:17:17::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.10:17:17::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::include

TRACE::2020-08-22.10:17:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:17:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:17:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:17:17::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::Compiling gpio

TRACE::2020-08-22.10:17:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:17:17::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:17:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:17:17::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::Compiling axidma

TRACE::2020-08-22.10:17:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:17:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.10:17:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.10:17:17::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:17::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.10:17:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:17:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:17:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:17:18::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:18::SCWMssOS::Compiling cpu

TRACE::2020-08-22.10:17:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:17:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.10:17:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.10:17:18::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:18::SCWMssOS::Compiling intc

TRACE::2020-08-22.10:17:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:17:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:17:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:17:18::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:18::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.10:17:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:17:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:17:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:17:18::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:18::SCWMssOS::Compiling bram

TRACE::2020-08-22.10:17:19::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:17:19::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.10:17:19::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.10:17:19::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:17:19::SCWMssOS::Compiling standalone

TRACE::2020-08-22.10:17:20::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.10:17:21::SCWMssOS::Finished building libraries

TRACE::2020-08-22.10:17:21::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.10:17:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.10:17:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.10:17:21::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.10:17:21::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:17:21::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:17:21::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.10:17:21::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:17:21::SCWSystem::dir created 
TRACE::2020-08-22.10:17:21::SCWSystem::Writing the bif 
TRACE::2020-08-22.10:17:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.10:17:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.10:17:21::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.10:17:21::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:17:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:17:21::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:17:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:21::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:21::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:21::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"d972ce7977814b28493a6e50bc0e7f9f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"6000",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.10:17:21::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.10:17:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:17:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:17:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:17:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:17:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:17:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:17:21::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:17:21::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:35:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:35:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.10:35:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:18::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.10:35:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:35:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-22.10:35:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-22.10:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.10:35:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:18::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_22
TRACE::2020-08-22.10:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:18::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:35:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:35:18::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:35:18::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.10:35:18::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.10:35:19::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_23
TRACE::2020-08-22.10:35:19::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:35:19::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:19::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:35:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-22.10:35:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-22.10:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:19::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"d972ce7977814b28493a6e50bc0e7f9f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"6000",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:35:20::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.10:35:20::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.10:35:20::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.10:35:20::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:35:20::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:35:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:35:20::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:35:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:35:20::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:35:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:35:20::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:35:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.10:35:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:20::SCWReader::No isolation master present  
TRACE::2020-08-22.10:35:44::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.10:35:44::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.10:35:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.10:35:51::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:35:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.10:35:51::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:35:51::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.10:35:51::SCWSystem::Not a boot domain 
LOG::2020-08-22.10:35:51::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.10:35:51::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.10:35:51::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.10:35:51::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.10:35:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-22.10:35:51::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-22.10:35:51::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-22.10:35:51::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_25
TRACE::2020-08-22.10:35:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:51::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:35:51::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.10:35:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.10:35:51::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.10:35:51::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.10:35:51::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:35:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:35:51::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.10:35:51::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.10:35:51::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.10:35:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.10:35:51::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:35:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:35:51::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:35:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:35:51::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.10:35:51::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.10:35:51::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:35:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:35:51::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.10:35:51::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.10:35:51::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::include

TRACE::2020-08-22.10:35:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:35:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:35:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:35:51::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:51::SCWMssOS::Compiling gpio

TRACE::2020-08-22.10:35:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:35:52::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:35:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:35:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:52::SCWMssOS::Compiling axidma

TRACE::2020-08-22.10:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:35:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.10:35:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.10:35:53::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:53::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.10:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:35:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:35:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:35:53::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:53::SCWMssOS::Compiling cpu

TRACE::2020-08-22.10:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:35:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.10:35:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.10:35:53::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:53::SCWMssOS::Compiling intc

TRACE::2020-08-22.10:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:35:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:35:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:35:53::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:53::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.10:35:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:35:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:35:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:35:54::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:54::SCWMssOS::Compiling bram

TRACE::2020-08-22.10:35:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:35:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.10:35:54::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.10:35:54::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:35:54::SCWMssOS::Compiling standalone

TRACE::2020-08-22.10:35:56::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.10:35:57::SCWMssOS::Finished building libraries

TRACE::2020-08-22.10:35:57::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.10:35:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.10:35:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.10:35:57::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.10:35:57::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:35:57::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:35:57::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.10:35:57::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:35:57::SCWSystem::dir created 
TRACE::2020-08-22.10:35:57::SCWSystem::Writing the bif 
TRACE::2020-08-22.10:35:57::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.10:35:57::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.10:35:57::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.10:35:57::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:35:57::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:35:57::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:35:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-22.10:35:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-22.10:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:57::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"d972ce7977814b28493a6e50bc0e7f9f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"6000",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.10:35:57::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.10:35:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:35:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:35:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:35:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-22.10:35:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-22.10:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:35:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:35:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:35:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-22.10:50:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-22.10:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:44::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-22.10:50:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-22.10:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-22.10:50:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-22.10:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:44::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:44::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:50:44::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:44::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_27
TRACE::2020-08-22.10:50:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:44::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:50:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:50:44::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:50:44::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.10:50:44::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.10:50:45::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_28
TRACE::2020-08-22.10:50:45::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:50:45::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:45::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:50:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-22.10:50:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-22.10:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:50:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:45::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"d972ce7977814b28493a6e50bc0e7f9f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"6000",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.10:50:46::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.10:50:46::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.10:50:46::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.10:50:46::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:50:46::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:50:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.10:50:46::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.10:50:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.10:50:46::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:50:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:50:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:50:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:50:46::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:50:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.10:50:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:50:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:50:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:50:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-22.10:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:50:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:50:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:50:46::SCWReader::No isolation master present  
TRACE::2020-08-22.10:50:54::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.10:50:54::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.10:50:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.10:51:00::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:51:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.10:51:00::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:51:00::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.10:51:00::SCWSystem::Not a boot domain 
LOG::2020-08-22.10:51:00::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.10:51:00::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.10:51:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.10:51:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.10:51:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:51:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:51:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-22.10:51:00::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-22.10:51:00::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-22.10:51:00::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_30
TRACE::2020-08-22.10:51:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:51:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:00::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.10:51:00::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.10:51:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.10:51:00::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.10:51:00::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.10:51:00::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:51:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:51:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.10:51:00::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.10:51:00::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.10:51:00::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.10:51:00::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:51:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:51:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:51:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:51:00::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.10:51:00::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.10:51:00::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:51:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:51:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.10:51:00::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.10:51:00::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::include

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:51:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:51:00::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Compiling gpio

TRACE::2020-08-22.10:51:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.10:51:00::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.10:51:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.10:51:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:00::SCWMssOS::Compiling axidma

TRACE::2020-08-22.10:51:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.10:51:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.10:51:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.10:51:01::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:01::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.10:51:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.10:51:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:51:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:51:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:01::SCWMssOS::Compiling cpu

TRACE::2020-08-22.10:51:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.10:51:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.10:51:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.10:51:01::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:01::SCWMssOS::Compiling intc

TRACE::2020-08-22.10:51:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.10:51:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.10:51:02::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.10:51:02::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:02::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.10:51:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.10:51:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.10:51:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.10:51:02::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:02::SCWMssOS::Compiling bram

TRACE::2020-08-22.10:51:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.10:51:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.10:51:02::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.10:51:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.10:51:02::SCWMssOS::Compiling standalone

TRACE::2020-08-22.10:51:04::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.10:51:05::SCWMssOS::Finished building libraries

TRACE::2020-08-22.10:51:05::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.10:51:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.10:51:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.10:51:05::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.10:51:05::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.10:51:05::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:51:05::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.10:51:05::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.10:51:05::SCWSystem::dir created 
TRACE::2020-08-22.10:51:05::SCWSystem::Writing the bif 
TRACE::2020-08-22.10:51:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.10:51:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.10:51:05::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.10:51:05::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.10:51:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.10:51:05::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.10:51:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:51:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:51:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-22.10:51:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-22.10:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:51:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:51:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:05::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"d972ce7977814b28493a6e50bc0e7f9f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"6000",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.10:51:05::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.10:51:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.10:51:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.10:51:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.10:51:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-22.10:51:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-22.10:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.10:51:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.10:51:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.10:51:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.11:39:21::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.11:39:21::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.11:39:21::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:39:21::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:39:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:39:21::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:39:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:39:21::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:21::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:21::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:39:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:39:21::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:39:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.11:39:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:21::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:21::SCWReader::No isolation master present  
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.11:39:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.11:39:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.11:39:23::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.11:39:23::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:39:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:39:23::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:39:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:39:23::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:23::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:39:25::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:25::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:25::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:25::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:39:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:39:25::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:39:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:39:43::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"d972ce7977814b28493a6e50bc0e7f9f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"8192",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.11:39:43::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:39:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:39:43::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:39:43::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:39:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:39:43::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:39:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:39:43::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:39:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:39:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:39:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:39:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:39:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:39:43::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:39:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:39:43::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:39:43::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:39:43::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-22.11:39:54::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.11:39:54::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.11:39:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.11:40:00::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:40:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.11:40:00::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:40:00::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.11:40:00::SCWSystem::Not a boot domain 
LOG::2020-08-22.11:40:00::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.11:40:00::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.11:40:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.11:40:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.11:40:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:40:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:40:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:40:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.11:40:00::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.11:40:00::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.11:40:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.11:40:00::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:00::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:00::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:00::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:40:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:40:00::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:00::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:40:00::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.11:40:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.11:40:00::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.11:40:00::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.11:40:00::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:40:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:40:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.11:40:00::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.11:40:00::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.11:40:00::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.11:40:00::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:40:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:40:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:40:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:40:00::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.11:40:00::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.11:40:00::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:40:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:40:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.11:40:00::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.11:40:00::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::include

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:40:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:40:00::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Compiling gpio

TRACE::2020-08-22.11:40:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:40:00::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:40:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:40:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:00::SCWMssOS::Compiling axidma

TRACE::2020-08-22.11:40:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:40:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.11:40:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.11:40:01::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:01::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.11:40:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:40:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:40:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:40:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:01::SCWMssOS::Compiling cpu

TRACE::2020-08-22.11:40:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:40:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.11:40:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.11:40:01::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:01::SCWMssOS::Compiling intc

TRACE::2020-08-22.11:40:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:40:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:40:02::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:40:02::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:02::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.11:40:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:40:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:40:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:40:02::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:02::SCWMssOS::Compiling bram

TRACE::2020-08-22.11:40:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:40:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.11:40:02::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.11:40:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:40:02::SCWMssOS::Compiling standalone

TRACE::2020-08-22.11:40:04::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.11:40:05::SCWMssOS::Finished building libraries

TRACE::2020-08-22.11:40:05::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.11:40:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.11:40:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.11:40:05::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.11:40:05::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:40:05::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:40:05::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.11:40:05::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:40:05::SCWSystem::dir created 
TRACE::2020-08-22.11:40:05::SCWSystem::Writing the bif 
TRACE::2020-08-22.11:40:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.11:40:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.11:40:05::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.11:40:05::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:40:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:40:05::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:40:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:40:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:40:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:40:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:40:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:05::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"4d70c02640e7d3eef02a91e0cdb41ad3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"8192",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.11:40:05::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.11:40:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:40:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:40:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:40:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:40:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:40:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:40:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:40:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:40:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:40:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:40:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:40:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:41:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:41:14::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"4d70c02640e7d3eef02a91e0cdb41ad3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.11:41:14::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:41:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:41:14::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:41:14::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:41:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:41:14::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:41:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:41:14::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:14::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:15::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:15::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:15::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:15::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:15::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:15::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:15::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:15::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:15::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:41:15::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:15::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:15::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:15::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:41:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:41:15::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:15::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:41:15::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-08-22.11:41:23::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:41:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.11:41:23::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:41:23::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.11:41:23::SCWSystem::Not a boot domain 
LOG::2020-08-22.11:41:23::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.11:41:23::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.11:41:23::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.11:41:23::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.11:41:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.11:41:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.11:41:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.11:41:23::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.11:41:23::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:23::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:23::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:23::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:41:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:41:23::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:23::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:41:23::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.11:41:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.11:41:23::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-08-22.11:41:23::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.11:41:23::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:41:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:41:23::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.11:41:23::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.11:41:23::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.11:41:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.11:41:23::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:41:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:41:23::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:41:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:41:23::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.11:41:23::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.11:41:23::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:41:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:41:23::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.11:41:23::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.11:41:23::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::include

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:41:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:41:23::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Compiling gpio

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:41:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:41:23::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Compiling axidma

TRACE::2020-08-22.11:41:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:41:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.11:41:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.11:41:23::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:23::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.11:41:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:41:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:41:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:41:24::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:24::SCWMssOS::Compiling cpu

TRACE::2020-08-22.11:41:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:41:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.11:41:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.11:41:24::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:24::SCWMssOS::Compiling intc

TRACE::2020-08-22.11:41:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:41:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:41:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:41:24::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:24::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.11:41:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:41:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:41:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:41:25::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:25::SCWMssOS::Compiling bram

TRACE::2020-08-22.11:41:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:41:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.11:41:25::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.11:41:25::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:41:25::SCWMssOS::Compiling standalone

TRACE::2020-08-22.11:41:26::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.11:41:27::SCWMssOS::Finished building libraries

TRACE::2020-08-22.11:41:27::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.11:41:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.11:41:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.11:41:27::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.11:41:27::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:41:27::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:41:27::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.11:41:27::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:41:27::SCWSystem::dir created 
TRACE::2020-08-22.11:41:27::SCWSystem::Writing the bif 
TRACE::2020-08-22.11:41:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.11:41:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.11:41:27::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.11:41:27::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:41:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:41:27::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:41:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:27::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.11:41:27::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.11:41:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:41:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:41:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:41:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-22.11:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:41:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:41:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:41:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:22::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.11:54:22::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.11:54:22::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:22::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.11:54:22::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.11:54:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:22::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:54:23::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:54:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:54:23::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:54:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:54:23::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:54:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:54:23::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:54:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.11:54:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:23::SCWReader::No isolation master present  
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.11:54:25::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.11:54:25::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.11:54:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.11:54:25::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:54:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:54:25::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:54:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:54:25::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:25::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:54:27::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:27::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:27::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:27::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:54:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:54:27::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:44::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:44::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:44::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:54:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:54:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:54:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:54:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:54:44::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:54:44::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:54:44::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:55:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:55:06::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12288",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.11:55:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:55:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:55:06::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:55:06::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:55:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:55:06::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:55:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:55:06::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:55:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:06::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:55:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:55:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:55:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:55:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:55:07::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:07::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:07::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:07::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:55:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:55:07::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:55:07::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:55:07::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-22.11:55:17::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.11:55:17::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.11:55:17::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-22.11:56:23::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.11:56:23::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.11:56:23::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-22.11:58:34::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.11:58:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.11:58:34::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.11:58:41::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:58:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.11:58:41::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:58:41::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.11:58:41::SCWSystem::Not a boot domain 
LOG::2020-08-22.11:58:41::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.11:58:41::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.11:58:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.11:58:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.11:58:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:58:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:58:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:58:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:58:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.11:58:41::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.11:58:41::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.11:58:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.11:58:41::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:41::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:41::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:41::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:58:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:58:41::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:41::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:58:41::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.11:58:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.11:58:41::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.11:58:41::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.11:58:41::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:58:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:58:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.11:58:41::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.11:58:41::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.11:58:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.11:58:41::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:58:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:58:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:58:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:58:41::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.11:58:41::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.11:58:41::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:58:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:58:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.11:58:41::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.11:58:41::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::include

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:58:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:58:41::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Compiling gpio

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:58:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:58:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Compiling axidma

TRACE::2020-08-22.11:58:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:58:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.11:58:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.11:58:41::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:41::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.11:58:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:58:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:58:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:58:42::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:42::SCWMssOS::Compiling cpu

TRACE::2020-08-22.11:58:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:58:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.11:58:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.11:58:42::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:42::SCWMssOS::Compiling intc

TRACE::2020-08-22.11:58:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:58:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:58:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:58:42::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:42::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.11:58:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:58:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:58:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:58:43::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:43::SCWMssOS::Compiling bram

TRACE::2020-08-22.11:58:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:58:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.11:58:43::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.11:58:43::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:58:43::SCWMssOS::Compiling standalone

TRACE::2020-08-22.11:58:44::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.11:58:45::SCWMssOS::Finished building libraries

TRACE::2020-08-22.11:58:45::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.11:58:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.11:58:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.11:58:45::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.11:58:45::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:58:45::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:58:45::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.11:58:45::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:58:45::SCWSystem::dir created 
TRACE::2020-08-22.11:58:45::SCWSystem::Writing the bif 
TRACE::2020-08-22.11:58:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.11:58:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.11:58:45::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.11:58:45::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:58:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:58:45::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:58:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:58:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:58:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:58:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:58:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:58:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:45::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"dea9a55aad7158525ff03a2c8ce73562",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12288",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.11:58:45::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.11:58:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:58:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:58:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:58:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:58:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:58:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:58:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:58:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:31::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:31::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:31::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:31::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:31::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:31::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:31::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:31::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:31::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:31::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:31::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:31::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:31::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:31::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:31::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:59:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:59:32::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"dea9a55aad7158525ff03a2c8ce73562",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.11:59:32::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:59:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:59:32::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:59:32::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:59:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:59:32::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:59:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:59:32::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.11:59:32::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:59:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:59:32::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:32::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:59:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-22.11:59:38::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.11:59:38::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.11:59:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-22.11:59:44::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.11:59:44::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.11:59:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.11:59:50::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:59:50::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.11:59:50::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:59:50::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.11:59:50::SCWSystem::Not a boot domain 
LOG::2020-08-22.11:59:50::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.11:59:50::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.11:59:50::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.11:59:50::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.11:59:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.11:59:50::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.11:59:50::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.11:59:50::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.11:59:50::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:50::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:50::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:50::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.11:59:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.11:59:50::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:50::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.11:59:50::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.11:59:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.11:59:50::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.11:59:50::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.11:59:50::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:59:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:59:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.11:59:50::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.11:59:50::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.11:59:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.11:59:50::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:59:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:59:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:59:50::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:59:50::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.11:59:50::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.11:59:50::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:59:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:59:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.11:59:50::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.11:59:50::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::include

TRACE::2020-08-22.11:59:50::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.11:59:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:59:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:59:50::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:50::SCWMssOS::Compiling gpio

TRACE::2020-08-22.11:59:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.11:59:51::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.11:59:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.11:59:51::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:51::SCWMssOS::Compiling axidma

TRACE::2020-08-22.11:59:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.11:59:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.11:59:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.11:59:51::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:51::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.11:59:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.11:59:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:59:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:59:52::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:52::SCWMssOS::Compiling cpu

TRACE::2020-08-22.11:59:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.11:59:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.11:59:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.11:59:52::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:52::SCWMssOS::Compiling intc

TRACE::2020-08-22.11:59:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.11:59:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.11:59:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.11:59:52::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:52::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.11:59:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.11:59:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.11:59:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.11:59:52::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:52::SCWMssOS::Compiling bram

TRACE::2020-08-22.11:59:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.11:59:53::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.11:59:53::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.11:59:53::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.11:59:53::SCWMssOS::Compiling standalone

TRACE::2020-08-22.11:59:54::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.11:59:55::SCWMssOS::Finished building libraries

TRACE::2020-08-22.11:59:55::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.11:59:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.11:59:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.11:59:55::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.11:59:55::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.11:59:55::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:59:55::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.11:59:55::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.11:59:55::SCWSystem::dir created 
TRACE::2020-08-22.11:59:55::SCWSystem::Writing the bif 
TRACE::2020-08-22.11:59:55::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.11:59:55::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.11:59:55::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.11:59:55::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.11:59:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.11:59:55::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.11:59:55::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:55::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:55::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:55::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:55::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:55::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:55::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:55::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.11:59:55::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.11:59:55::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.11:59:55::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.11:59:55::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.11:59:55::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:55::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.11:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.11:59:55::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.11:59:55::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.11:59:55::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:38::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.12:20:38::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.12:20:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.12:20:44::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:20:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.12:20:44::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.12:20:44::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.12:20:44::SCWSystem::Not a boot domain 
LOG::2020-08-22.12:20:44::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.12:20:44::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.12:20:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.12:20:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.12:20:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:20:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:20:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:20:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:20:44::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:44::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:20:44::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:44::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.12:20:44::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.12:20:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.12:20:44::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.12:20:44::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.12:20:44::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:20:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:20:44::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.12:20:44::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.12:20:44::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.12:20:44::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.12:20:44::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:20:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:20:44::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.12:20:44::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.12:20:44::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.12:20:44::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.12:20:44::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:20:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:20:44::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.12:20:44::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.12:20:44::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::include

TRACE::2020-08-22.12:20:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.12:20:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.12:20:44::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:44::SCWMssOS::Compiling gpio

TRACE::2020-08-22.12:20:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:20:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:20:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:45::SCWMssOS::Compiling axidma

TRACE::2020-08-22.12:20:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.12:20:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.12:20:45::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:45::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.12:20:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.12:20:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.12:20:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.12:20:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:46::SCWMssOS::Compiling cpu

TRACE::2020-08-22.12:20:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.12:20:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.12:20:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.12:20:46::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:46::SCWMssOS::Compiling intc

TRACE::2020-08-22.12:20:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.12:20:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.12:20:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.12:20:46::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:46::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.12:20:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.12:20:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.12:20:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.12:20:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:46::SCWMssOS::Compiling bram

TRACE::2020-08-22.12:20:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.12:20:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.12:20:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.12:20:47::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:20:47::SCWMssOS::Compiling standalone

TRACE::2020-08-22.12:20:48::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.12:20:49::SCWMssOS::Finished building libraries

TRACE::2020-08-22.12:20:49::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.12:20:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.12:20:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.12:20:49::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.12:20:49::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.12:20:49::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:20:49::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.12:20:49::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:20:49::SCWSystem::dir created 
TRACE::2020-08-22.12:20:49::SCWSystem::Writing the bif 
TRACE::2020-08-22.12:20:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.12:20:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.12:20:49::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.12:20:49::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.12:20:49::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.12:20:49::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.12:20:49::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:20:49::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:20:49::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:20:49::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:20:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:20:49::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:49::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:20:49::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:49::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.12:20:49::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.12:20:49::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:20:49::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:20:49::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:20:49::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:20:49::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:20:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:20:49::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:20:49::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:20:49::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:44::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.12:21:44::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.12:21:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.12:21:50::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:21:50::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.12:21:50::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.12:21:50::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.12:21:50::SCWSystem::Not a boot domain 
LOG::2020-08-22.12:21:50::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.12:21:50::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.12:21:50::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.12:21:50::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.12:21:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:21:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:21:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:21:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:21:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:21:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:50::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.12:21:50::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.12:21:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.12:21:50::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.12:21:50::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.12:21:50::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:21:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:21:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.12:21:50::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.12:21:50::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.12:21:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.12:21:50::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:21:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:21:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.12:21:50::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.12:21:50::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.12:21:50::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.12:21:50::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:21:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:21:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.12:21:50::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.12:21:50::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::include

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.12:21:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.12:21:50::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:50::SCWMssOS::Compiling gpio

TRACE::2020-08-22.12:21:50::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.12:21:50::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.12:21:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.12:21:50::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:51::SCWMssOS::Compiling axidma

TRACE::2020-08-22.12:21:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.12:21:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.12:21:51::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:51::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.12:21:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.12:21:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.12:21:51::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:51::SCWMssOS::Compiling cpu

TRACE::2020-08-22.12:21:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.12:21:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.12:21:51::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:51::SCWMssOS::Compiling intc

TRACE::2020-08-22.12:21:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.12:21:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.12:21:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.12:21:52::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:52::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.12:21:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.12:21:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.12:21:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.12:21:52::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:52::SCWMssOS::Compiling bram

TRACE::2020-08-22.12:21:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.12:21:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.12:21:52::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.12:21:52::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.12:21:52::SCWMssOS::Compiling standalone

TRACE::2020-08-22.12:21:54::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.12:21:55::SCWMssOS::Finished building libraries

TRACE::2020-08-22.12:21:55::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.12:21:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.12:21:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.12:21:55::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.12:21:55::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.12:21:55::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:21:55::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.12:21:55::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:21:55::SCWSystem::dir created 
TRACE::2020-08-22.12:21:55::SCWSystem::Writing the bif 
TRACE::2020-08-22.12:21:55::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.12:21:55::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.12:21:55::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.12:21:55::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.12:21:55::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:21:55::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:21:55::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:21:55::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:21:55::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:55::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:21:55::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:55::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.12:21:55::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.12:21:55::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:21:55::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:21:55::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:21:55::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:21:55::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:21:55::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:21:55::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:21:55::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:24::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:24::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:24::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:27:24::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:24::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.12:27:24::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:24::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:25::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:27:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-22.12:27:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-22.12:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.12:27:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:25::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_41
TRACE::2020-08-22.12:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.12:27:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.12:27:25::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.12:27:25::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.12:27:25::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.12:27:25::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_42
TRACE::2020-08-22.12:27:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.12:27:25::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_42
TRACE::2020-08-22.12:27:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_42
TRACE::2020-08-22.12:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:25::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.12:27:26::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.12:27:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.12:27:26::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:26::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.12:27:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.12:27:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:26::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:27:27::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.12:27:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.12:27:27::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.12:27:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.12:27:27::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.12:27:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.12:27:27::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.12:27:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.12:27:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:27::SCWReader::No isolation master present  
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_43
TRACE::2020-08-22.12:27:32::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-22.12:27:32::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-22.12:27:32::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.12:27:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.12:27:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.12:27:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.12:27:32::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.12:27:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.12:27:32::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.12:27:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.12:27:32::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.12:27:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.12:27:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.12:27:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.12:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.12:27:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.12:27:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.12:27:32::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:17::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.14:37:17::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.14:37:17::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-22.14:37:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:37:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:37:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:37:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.14:37:32::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:32::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:32::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:32::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.14:37:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.14:37:32::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:37:46::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:37:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:37:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:37:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:37:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:37:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.14:37:46::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:37:46::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:37:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:37:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:37:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:37:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:37:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:46::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2020-08-22.14:37:52::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:37:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.14:37:52::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:37:52::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.14:37:52::SCWSystem::Not a boot domain 
LOG::2020-08-22.14:37:52::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.14:37:52::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.14:37:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.14:37:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.14:37:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:37:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:37:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:37:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.14:37:52::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:52::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:52::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:52::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.14:37:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.14:37:52::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:52::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.14:37:52::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.14:37:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.14:37:52::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.14:37:52::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.14:37:52::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:37:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:37:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.14:37:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.14:37:52::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.14:37:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.14:37:52::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:37:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:37:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:37:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:37:52::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.14:37:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.14:37:52::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:37:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:37:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.14:37:52::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.14:37:52::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::include

TRACE::2020-08-22.14:37:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:37:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:37:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:37:52::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:52::SCWMssOS::Compiling gpio

TRACE::2020-08-22.14:37:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:37:53::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:37:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:37:53::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:53::SCWMssOS::Compiling axidma

TRACE::2020-08-22.14:37:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:37:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.14:37:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.14:37:53::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:53::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.14:37:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:37:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:37:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:37:53::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:53::SCWMssOS::Compiling cpu

TRACE::2020-08-22.14:37:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:37:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.14:37:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.14:37:53::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:53::SCWMssOS::Compiling intc

TRACE::2020-08-22.14:37:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:37:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:37:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:37:54::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:54::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.14:37:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:37:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:37:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:37:54::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:54::SCWMssOS::Compiling bram

TRACE::2020-08-22.14:37:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:37:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.14:37:54::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.14:37:54::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:37:55::SCWMssOS::Compiling standalone

TRACE::2020-08-22.14:37:56::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.14:37:57::SCWMssOS::Finished building libraries

TRACE::2020-08-22.14:37:57::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.14:37:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.14:37:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.14:37:57::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.14:37:57::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:37:57::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:37:57::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.14:37:57::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:37:57::SCWSystem::dir created 
TRACE::2020-08-22.14:37:57::SCWSystem::Writing the bif 
TRACE::2020-08-22.14:37:57::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.14:37:57::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.14:37:57::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.14:37:57::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:37:57::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:37:57::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:37:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:37:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:37:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:37:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:37:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:57::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.14:37:57::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.14:37:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:37:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:37:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:37:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:37:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:37:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:37:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:44:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:44:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:44:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:44:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:44:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:44:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:44:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:44:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:44:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:44:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:44:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:45:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:45:12::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.14:45:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:45:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:45:12::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::In reload Mss file.
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.14:45:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.14:45:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.14:45:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:45:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:45:12::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.14:45:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.14:45:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.14:45:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:12::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.14:45:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-22.14:45:24::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.14:45:24::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.14:45:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.14:45:31::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:45:31::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.14:45:31::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:45:31::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.14:45:31::SCWSystem::Not a boot domain 
LOG::2020-08-22.14:45:31::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.14:45:31::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.14:45:31::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.14:45:31::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.14:45:31::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:31::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:31::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:31::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:31::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:31::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:31::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:31::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:31::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:31::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-22.14:45:31::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.14:45:31::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.14:45:31::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.14:45:31::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:31::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:31::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:31::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.14:45:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.14:45:31::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:31::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.14:45:31::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.14:45:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.14:45:31::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.14:45:31::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.14:45:31::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:45:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:45:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.14:45:31::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.14:45:31::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.14:45:31::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.14:45:31::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:45:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:45:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:45:31::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:45:31::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.14:45:31::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.14:45:31::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:45:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:45:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.14:45:31::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.14:45:31::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::include

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:45:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:45:31::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Compiling gpio

TRACE::2020-08-22.14:45:31::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:45:31::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:45:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:45:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:31::SCWMssOS::Compiling axidma

TRACE::2020-08-22.14:45:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:45:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.14:45:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.14:45:32::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:32::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.14:45:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:45:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:45:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:45:32::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:32::SCWMssOS::Compiling cpu

TRACE::2020-08-22.14:45:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:45:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.14:45:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.14:45:32::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:32::SCWMssOS::Compiling intc

TRACE::2020-08-22.14:45:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:45:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:45:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:45:32::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:32::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.14:45:33::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:45:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:45:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:45:33::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:33::SCWMssOS::Compiling bram

TRACE::2020-08-22.14:45:33::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:45:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.14:45:33::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.14:45:33::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:45:33::SCWMssOS::Compiling standalone

TRACE::2020-08-22.14:45:34::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.14:45:35::SCWMssOS::Finished building libraries

TRACE::2020-08-22.14:45:35::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.14:45:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.14:45:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.14:45:35::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.14:45:35::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:45:35::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:45:35::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.14:45:35::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:45:35::SCWSystem::dir created 
TRACE::2020-08-22.14:45:35::SCWSystem::Writing the bif 
TRACE::2020-08-22.14:45:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.14:45:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.14:45:35::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.14:45:35::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:45:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:45:35::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:45:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:35::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:35::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:35::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:35::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.14:45:35::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.14:45:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:45:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:45:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:45:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:45:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:45:35::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:45:35::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:45:35::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:20::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.14:46:20::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.14:46:20::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.14:46:43::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:46:43::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.14:46:43::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:46:43::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.14:46:43::SCWSystem::Not a boot domain 
LOG::2020-08-22.14:46:43::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.14:46:43::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.14:46:43::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.14:46:43::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.14:46:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:46:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:46:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:46:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:46:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:46:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:43::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.14:46:43::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.14:46:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.14:46:43::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.14:46:43::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.14:46:43::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:46:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:46:43::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.14:46:43::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.14:46:43::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.14:46:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.14:46:43::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:46:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:46:43::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:46:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:46:43::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.14:46:43::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.14:46:43::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:46:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:46:43::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.14:46:43::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.14:46:43::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::include

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:46:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:46:43::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Compiling gpio

TRACE::2020-08-22.14:46:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:46:43::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:46:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:46:43::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:43::SCWMssOS::Compiling axidma

TRACE::2020-08-22.14:46:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:46:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.14:46:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.14:46:44::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:44::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.14:46:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:46:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:46:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:46:44::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:44::SCWMssOS::Compiling cpu

TRACE::2020-08-22.14:46:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:46:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.14:46:44::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.14:46:44::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:44::SCWMssOS::Compiling intc

TRACE::2020-08-22.14:46:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:46:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:46:44::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:46:44::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:44::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.14:46:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:46:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:46:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:46:45::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:45::SCWMssOS::Compiling bram

TRACE::2020-08-22.14:46:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:46:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.14:46:45::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.14:46:45::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:46:45::SCWMssOS::Compiling standalone

TRACE::2020-08-22.14:46:46::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.14:46:47::SCWMssOS::Finished building libraries

TRACE::2020-08-22.14:46:47::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.14:46:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.14:46:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.14:46:47::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.14:46:47::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:46:47::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:46:47::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.14:46:47::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:46:47::SCWSystem::dir created 
TRACE::2020-08-22.14:46:47::SCWSystem::Writing the bif 
TRACE::2020-08-22.14:46:47::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.14:46:47::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.14:46:47::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.14:46:47::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:46:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:46:47::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:46:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:46:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:46:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:46:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:46:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:46:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:46:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:47::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.14:46:47::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.14:46:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:46:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:46:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:46:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:46:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:46:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:46:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:46:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:46:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:50:54::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.14:50:54::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.14:50:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.14:51:01::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:51:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.14:51:01::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:51:01::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.14:51:01::SCWSystem::Not a boot domain 
LOG::2020-08-22.14:51:01::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.14:51:01::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.14:51:01::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.14:51:01::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.14:51:01::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:01::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:01::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:01::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:51:01::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:01::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:51:01::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:51:01::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:51:01::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:01::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:51:01::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:01::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.14:51:01::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.14:51:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.14:51:01::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.14:51:01::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.14:51:01::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:51:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:51:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.14:51:01::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.14:51:01::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.14:51:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.14:51:01::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:51:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:51:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:51:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:51:01::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.14:51:01::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.14:51:01::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:51:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:51:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.14:51:01::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.14:51:01::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::include

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:51:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:51:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Compiling gpio

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.14:51:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.14:51:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Compiling axidma

TRACE::2020-08-22.14:51:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.14:51:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.14:51:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.14:51:01::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:01::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.14:51:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.14:51:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:51:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:51:02::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:02::SCWMssOS::Compiling cpu

TRACE::2020-08-22.14:51:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.14:51:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.14:51:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.14:51:02::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:02::SCWMssOS::Compiling intc

TRACE::2020-08-22.14:51:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.14:51:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.14:51:02::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.14:51:02::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:02::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.14:51:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.14:51:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.14:51:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.14:51:03::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:03::SCWMssOS::Compiling bram

TRACE::2020-08-22.14:51:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.14:51:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.14:51:03::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.14:51:03::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.14:51:03::SCWMssOS::Compiling standalone

TRACE::2020-08-22.14:51:04::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.14:51:05::SCWMssOS::Finished building libraries

TRACE::2020-08-22.14:51:05::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.14:51:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.14:51:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.14:51:05::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.14:51:05::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.14:51:05::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:51:05::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.14:51:05::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.14:51:05::SCWSystem::dir created 
TRACE::2020-08-22.14:51:05::SCWSystem::Writing the bif 
TRACE::2020-08-22.14:51:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.14:51:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.14:51:05::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.14:51:05::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.14:51:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.14:51:05::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.14:51:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:51:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:51:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:51:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:51:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:51:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:05::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.14:51:05::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.14:51:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.14:51:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.14:51:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.14:51:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-22.14:51:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-22.14:51:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.14:51:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.14:51:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.14:51:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:56::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:56::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:56::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:23:57::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:23:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.15:23:57::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.15:23:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.15:23:57::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:23:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:23:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.15:23:57::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.15:23:57::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.15:23:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.15:23:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:23:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:23:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:23:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:23:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:23:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:23:57::SCWReader::No isolation master present  
TRACE::2020-08-22.15:23:57::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.15:23:57::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.15:23:57::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.15:24:11::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:24:11::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.15:24:11::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.15:24:11::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.15:24:11::SCWSystem::Not a boot domain 
LOG::2020-08-22.15:24:11::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.15:24:11::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.15:24:11::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.15:24:11::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.15:24:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:24:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:24:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:24:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:24:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:24:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:11::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.15:24:11::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.15:24:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.15:24:11::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.15:24:11::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.15:24:11::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:24:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:24:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.15:24:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.15:24:11::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.15:24:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.15:24:11::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:24:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:24:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.15:24:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.15:24:11::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.15:24:11::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.15:24:11::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:24:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:24:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.15:24:11::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.15:24:11::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::include

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.15:24:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.15:24:11::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Compiling gpio

TRACE::2020-08-22.15:24:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.15:24:11::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:24:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:24:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:11::SCWMssOS::Compiling axidma

TRACE::2020-08-22.15:24:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.15:24:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.15:24:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.15:24:12::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:12::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.15:24:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.15:24:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.15:24:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.15:24:12::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:12::SCWMssOS::Compiling cpu

TRACE::2020-08-22.15:24:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.15:24:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.15:24:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.15:24:12::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:12::SCWMssOS::Compiling intc

TRACE::2020-08-22.15:24:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.15:24:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.15:24:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.15:24:13::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:13::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.15:24:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.15:24:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.15:24:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.15:24:13::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:13::SCWMssOS::Compiling bram

TRACE::2020-08-22.15:24:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.15:24:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.15:24:13::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.15:24:13::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:24:13::SCWMssOS::Compiling standalone

TRACE::2020-08-22.15:24:15::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.15:24:16::SCWMssOS::Finished building libraries

TRACE::2020-08-22.15:24:16::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.15:24:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.15:24:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.15:24:16::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.15:24:16::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.15:24:16::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:24:16::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.15:24:16::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:24:16::SCWSystem::dir created 
TRACE::2020-08-22.15:24:16::SCWSystem::Writing the bif 
TRACE::2020-08-22.15:24:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.15:24:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.15:24:16::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.15:24:16::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.15:24:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.15:24:16::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.15:24:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:24:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:24:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:24:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:24:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:24:16::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:16::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.15:24:16::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.15:24:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:24:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:24:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:24:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:24:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:24:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:24:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:24:16::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:38::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.15:36:38::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.15:36:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.15:36:45::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:36:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.15:36:45::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.15:36:45::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.15:36:45::SCWSystem::Not a boot domain 
LOG::2020-08-22.15:36:45::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.15:36:45::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.15:36:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.15:36:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.15:36:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:36:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:36:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:36:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:36:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:36:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:45::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.15:36:45::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-22.15:36:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-22.15:36:45::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-22.15:36:45::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.15:36:45::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:36:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:36:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.15:36:45::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.15:36:45::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.15:36:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.15:36:45::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:36:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:36:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.15:36:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.15:36:45::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.15:36:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.15:36:45::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:36:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:36:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.15:36:45::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.15:36:45::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::include

TRACE::2020-08-22.15:36:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.15:36:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.15:36:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.15:36:45::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:45::SCWMssOS::Compiling gpio

TRACE::2020-08-22.15:36:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.15:36:46::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.15:36:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.15:36:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:46::SCWMssOS::Compiling axidma

TRACE::2020-08-22.15:36:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.15:36:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.15:36:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.15:36:46::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:46::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.15:36:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.15:36:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.15:36:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.15:36:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:46::SCWMssOS::Compiling cpu

TRACE::2020-08-22.15:36:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.15:36:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.15:36:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.15:36:46::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:46::SCWMssOS::Compiling intc

TRACE::2020-08-22.15:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.15:36:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.15:36:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.15:36:47::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:47::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.15:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.15:36:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.15:36:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.15:36:47::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:47::SCWMssOS::Compiling bram

TRACE::2020-08-22.15:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.15:36:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.15:36:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.15:36:47::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.15:36:48::SCWMssOS::Compiling standalone

TRACE::2020-08-22.15:36:49::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.15:36:50::SCWMssOS::Finished building libraries

TRACE::2020-08-22.15:36:50::SCWMssOS::Copying to export directory.
TRACE::2020-08-22.15:36:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.15:36:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.15:36:50::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.15:36:50::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.15:36:50::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:36:50::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.15:36:50::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.15:36:50::SCWSystem::dir created 
TRACE::2020-08-22.15:36:50::SCWSystem::Writing the bif 
TRACE::2020-08-22.15:36:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.15:36:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.15:36:50::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.15:36:50::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.15:36:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.15:36:50::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.15:36:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:36:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:36:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:36:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:36:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:36:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:36:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:50::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.15:36:50::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.15:36:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.15:36:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.15:36:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.15:36:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-22.15:36:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-22.15:36:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.15:36:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.15:36:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.15:36:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWPlatform::Clearing the existing platform
TRACE::2020-08-22.18:12:36::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-22.18:12:36::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWSystem::Clearing the domains completed.
TRACE::2020-08-22.18:12:36::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.18:12:36::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.18:12:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-22.18:12:36::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.18:12:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-22.18:12:36::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:12:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:12:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.18:12:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.18:12:36::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.18:12:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-22.18:12:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:12:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:36::SCWReader::No isolation master present  
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:39::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-22.18:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:39::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:12:39::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-22.18:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:39::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.18:12:39::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-22.18:12:39::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.18:12:39::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-22.18:12:39::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-22.18:12:39::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_9
TRACE::2020-08-22.18:12:39::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.18:12:39::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:12:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:12:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:12:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-22.18:12:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-22.18:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:12:39::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:12:39::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:12:39::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-22.18:12:55::SCWMssOS::cleaning the bsp 
TRACE::2020-08-22.18:12:55::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-22.18:12:55::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-22.18:13:01::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.18:13:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-22.18:13:01::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-22.18:13:01::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-22.18:13:01::SCWSystem::Not a boot domain 
LOG::2020-08-22.18:13:01::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-22.18:13:01::SCWDomain::Generating domain artifcats
TRACE::2020-08-22.18:13:01::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-22.18:13:01::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-22.18:13:01::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:01::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:01::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:01::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:13:01::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:01::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:13:01::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-22.18:13:01::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-22.18:13:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:13:01::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:01::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:13:01::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:01::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-22.18:13:01::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-08-22.18:13:02::SCWMssOS::doing bsp build ... 
TRACE::2020-08-22.18:13:02::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.18:13:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.18:13:02::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-22.18:13:02::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-22.18:13:02::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-22.18:13:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-22.18:13:02::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.18:13:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.18:13:02::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.18:13:02::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.18:13:02::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-22.18:13:02::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-22.18:13:02::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.18:13:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.18:13:02::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-22.18:13:02::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-22.18:13:02::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::include

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.18:13:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.18:13:02::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Compiling gpio

TRACE::2020-08-22.18:13:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-22.18:13:02::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-22.18:13:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-22.18:13:02::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:02::SCWMssOS::Compiling axidma

TRACE::2020-08-22.18:13:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-22.18:13:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-22.18:13:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-22.18:13:03::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:03::SCWMssOS::Compiling tmrctr

TRACE::2020-08-22.18:13:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-22.18:13:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.18:13:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.18:13:03::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:03::SCWMssOS::Compiling cpu

TRACE::2020-08-22.18:13:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-22.18:13:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-22.18:13:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-22.18:13:03::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:03::SCWMssOS::Compiling intc

TRACE::2020-08-22.18:13:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-22.18:13:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-22.18:13:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-22.18:13:04::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:04::SCWMssOS::Compiling uartlite

TRACE::2020-08-22.18:13:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-22.18:13:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-22.18:13:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-22.18:13:04::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:04::SCWMssOS::Compiling bram

TRACE::2020-08-22.18:13:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-22.18:13:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-22.18:13:05::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-22.18:13:05::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-22.18:13:05::SCWMssOS::Compiling standalone

TRACE::2020-08-22.18:13:06::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-22.18:13:07::SCWMssOS::Finished building libraries

TRACE::2020-08-22.18:13:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-22.18:13:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-22.18:13:07::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-22.18:13:07::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-22.18:13:07::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.18:13:07::SCWPlatform::Started preparing the platform 
TRACE::2020-08-22.18:13:07::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-22.18:13:07::SCWSystem::dir created 
TRACE::2020-08-22.18:13:07::SCWSystem::Writing the bif 
TRACE::2020-08-22.18:13:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-22.18:13:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-22.18:13:07::SCWPlatform::Completed generating the platform
TRACE::2020-08-22.18:13:07::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-22.18:13:07::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-22.18:13:07::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-22.18:13:07::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-22.18:13:07::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-22.18:13:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-22.18:13:07::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:07::SCWMssOS::Commit changes completed.
TRACE::2020-08-22.18:13:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:13:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:13:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-22.18:13:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-22.18:13:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:13:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:13:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:07::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-22.18:13:07::SCWPlatform::updated the xpfm file.
TRACE::2020-08-22.18:13:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-22.18:13:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-22.18:13:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-22.18:13:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-22.18:13:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-22.18:13:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-22.18:13:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-22.18:13:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-22.18:13:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:37::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:37::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:37::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:31:41::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:31:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.21:31:41::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.21:31:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.21:31:41::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:31:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:31:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.21:31:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.21:31:41::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.21:31:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.21:31:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:31:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:41::SCWReader::No isolation master present  
TRACE::2020-08-27.21:31:41::SCWMssOS::cleaning the bsp 
TRACE::2020-08-27.21:31:41::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-27.21:31:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-27.21:31:52::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:31:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.21:31:52::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.21:31:52::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.21:31:52::SCWSystem::Not a boot domain 
LOG::2020-08-27.21:31:52::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.21:31:52::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.21:31:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.21:31:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.21:31:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:31:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:31:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:31:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:31:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:31:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:52::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.21:31:52::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:31:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-08-27.21:31:58::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.21:31:58::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:31:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:31:58::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.21:31:58::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.21:31:58::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.21:31:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.21:31:58::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:31:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:31:58::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.21:31:58::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.21:31:58::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.21:31:58::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.21:31:58::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:31:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:31:58::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.21:31:58::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.21:31:58::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::include

TRACE::2020-08-27.21:31:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.21:31:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.21:31:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.21:31:58::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:31:58::SCWMssOS::Compiling gpio

TRACE::2020-08-27.21:32:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.21:32:00::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:32:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:32:00::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:00::SCWMssOS::Compiling axidma

TRACE::2020-08-27.21:32:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.21:32:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.21:32:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.21:32:00::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:00::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.21:32:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.21:32:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.21:32:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.21:32:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:01::SCWMssOS::Compiling cpu

TRACE::2020-08-27.21:32:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.21:32:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.21:32:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.21:32:01::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:01::SCWMssOS::Compiling intc

TRACE::2020-08-27.21:32:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.21:32:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.21:32:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.21:32:01::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:01::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.21:32:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.21:32:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.21:32:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.21:32:02::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:02::SCWMssOS::Compiling bram

TRACE::2020-08-27.21:32:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.21:32:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.21:32:02::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.21:32:02::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:32:02::SCWMssOS::Compiling standalone

TRACE::2020-08-27.21:32:04::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.21:32:05::SCWMssOS::Finished building libraries

TRACE::2020-08-27.21:32:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.21:32:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.21:32:05::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.21:32:05::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.21:32:05::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:32:05::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.21:32:05::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:32:05::SCWSystem::dir created 
TRACE::2020-08-27.21:32:05::SCWSystem::Writing the bif 
TRACE::2020-08-27.21:32:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.21:32:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.21:32:05::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.21:32:05::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:32:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.21:32:05::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-27.21:32:05::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-27.21:32:05::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-27.21:32:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-27.21:32:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.21:32:05::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:32:05::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.21:32:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:32:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:32:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:32:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:32:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:32:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:32:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:32:05::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.21:32:05::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.21:32:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:32:05::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:32:05::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:32:05::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-08-27.21:32:05::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-27.21:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:32:05::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:32:05::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:32:05::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:17::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.21:46:17::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.21:46:17::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:17::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.21:46:17::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.21:46:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:17::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:46:18::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:46:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.21:46:18::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.21:46:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.21:46:18::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:46:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:46:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.21:46:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.21:46:18::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.21:46:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.21:46:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:46:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:18::SCWReader::No isolation master present  
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:25::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_2
TRACE::2020-08-27.21:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:46:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_3
TRACE::2020-08-27.21:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.21:46:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.21:46:25::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.21:46:25::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.21:46:25::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.21:46:25::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_4
TRACE::2020-08-27.21:46:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.21:46:25::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-27.21:46:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-27.21:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:46:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:25::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"a3a1ce184b91851861958b48b792a0c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-27.21:46:42::SCWMssOS::cleaning the bsp 
TRACE::2020-08-27.21:46:42::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-27.21:46:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-27.21:46:51::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:46:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.21:46:51::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.21:46:51::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.21:46:51::SCWSystem::Not a boot domain 
LOG::2020-08-27.21:46:51::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.21:46:51::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.21:46:51::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.21:46:51::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.21:46:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:46:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:46:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:46:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-27.21:46:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-27.21:46:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:46:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:46:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:51::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.21:46:51::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:46:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-08-27.21:46:57::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.21:46:57::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:46:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:46:57::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.21:46:57::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.21:46:57::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.21:46:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.21:46:57::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:46:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:46:57::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.21:46:57::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.21:46:57::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.21:46:57::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.21:46:57::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:46:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:46:57::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.21:46:57::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.21:46:57::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::include

TRACE::2020-08-27.21:46:57::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.21:46:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.21:46:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.21:46:57::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:57::SCWMssOS::Compiling gpio

TRACE::2020-08-27.21:46:59::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.21:46:59::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.21:46:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.21:46:59::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:46:59::SCWMssOS::Compiling axidma

TRACE::2020-08-27.21:47:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.21:47:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.21:47:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.21:47:00::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:47:00::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.21:47:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.21:47:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.21:47:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.21:47:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:47:01::SCWMssOS::Compiling cpu

TRACE::2020-08-27.21:47:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.21:47:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.21:47:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.21:47:02::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:47:02::SCWMssOS::Compiling intc

TRACE::2020-08-27.21:47:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.21:47:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.21:47:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.21:47:03::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:47:03::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.21:47:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.21:47:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.21:47:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.21:47:04::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:47:04::SCWMssOS::Compiling bram

TRACE::2020-08-27.21:47:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.21:47:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.21:47:05::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.21:47:05::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.21:47:05::SCWMssOS::Compiling standalone

TRACE::2020-08-27.21:47:17::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.21:47:20::SCWMssOS::Finished building libraries

TRACE::2020-08-27.21:47:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.21:47:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.21:47:20::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.21:47:20::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.21:47:20::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:47:20::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.21:47:20::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.21:47:20::SCWSystem::dir created 
TRACE::2020-08-27.21:47:20::SCWSystem::Writing the bif 
TRACE::2020-08-27.21:47:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.21:47:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.21:47:20::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.21:47:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:47:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.21:47:20::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-27.21:47:20::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-27.21:47:20::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-27.21:47:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-27.21:47:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.21:47:20::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:47:20::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.21:47:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:47:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:47:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-27.21:47:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-27.21:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:47:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:47:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:47:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:47:20::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.21:47:20::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.21:47:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.21:47:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.21:47:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.21:47:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-27.21:47:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-27.21:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.21:47:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.21:47:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.21:47:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:50::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.22:15:50::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.22:15:50::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:50::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.22:15:50::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.22:15:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:50::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:15:51::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:15:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.22:15:51::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:15:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:15:51::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:15:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:15:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:15:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:15:51::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:15:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.22:15:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:15:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:51::SCWReader::No isolation master present  
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:54::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-27.22:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:15:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-27.22:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:54::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:15:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:15:54::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:15:54::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.22:15:54::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.22:15:54::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_8
TRACE::2020-08-27.22:15:54::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:15:54::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:15:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:15:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:15:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-27.22:15:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-27.22:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:15:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:15:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:15:54::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-27.22:16:00::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.22:16:00::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.22:16:00::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.22:16:00::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:16:00::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:16:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.22:16:00::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:16:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:16:00::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:16:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:16:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:16:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:16:00::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:16:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.22:16:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:16:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:00::SCWReader::No isolation master present  
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:06::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-27.22:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:16:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_10
TRACE::2020-08-27.22:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:16:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:16:06::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:16:06::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.22:16:06::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.22:16:06::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:16:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:16:06::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:16:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:16:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:16:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:16:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:16:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:16:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:16:06::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-27.22:18:02::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:18:02::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.22:18:02::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.22:18:02::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.22:18:02::SCWSystem::Not a boot domain 
LOG::2020-08-27.22:18:02::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.22:18:02::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.22:18:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.22:18:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.22:18:02::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:18:02::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:18:02::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:18:02::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:18:02::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:18:02::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.22:18:02::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-27.22:18:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-27.22:18:02::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2020-08-27.22:18:02::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-27.22:18:02::SCWMssOS::Copying to export directory.
TRACE::2020-08-27.22:18:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.22:18:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.22:18:02::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.22:18:02::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.22:18:02::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:18:02::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.22:18:02::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:18:02::SCWSystem::dir created 
TRACE::2020-08-27.22:18:02::SCWSystem::Writing the bif 
TRACE::2020-08-27.22:18:02::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.22:18:02::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.22:18:02::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.22:18:02::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:18:02::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:18:02::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:18:02::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:18:02::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:18:02::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:18:02::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:18:02::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:18:02::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.22:18:02::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.22:18:02::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:18:02::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:18:02::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:18:02::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:18:02::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:18:02::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:18:02::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:18:02::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:42::SCWMssOS::cleaning the bsp 
TRACE::2020-08-27.22:34:42::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-27.22:34:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-27.22:34:52::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:34:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.22:34:52::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.22:34:52::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.22:34:52::SCWSystem::Not a boot domain 
LOG::2020-08-27.22:34:52::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.22:34:52::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.22:34:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.22:34:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.22:34:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:34:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:34:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:34:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:34:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:34:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:52::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.22:34:52::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-27.22:34:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-27.22:34:52::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-27.22:34:52::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.22:34:52::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:34:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:34:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.22:34:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.22:34:52::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.22:34:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.22:34:52::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:34:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:34:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.22:34:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.22:34:52::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.22:34:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.22:34:52::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:34:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:34:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.22:34:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.22:34:52::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.22:34:52::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:52::SCWMssOS::include

TRACE::2020-08-27.22:34:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.22:34:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.22:34:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.22:34:53::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:53::SCWMssOS::Compiling gpio

TRACE::2020-08-27.22:34:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.22:34:53::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:34:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:34:53::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:53::SCWMssOS::Compiling axidma

TRACE::2020-08-27.22:34:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.22:34:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.22:34:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.22:34:54::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:54::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.22:34:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.22:34:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.22:34:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.22:34:54::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:54::SCWMssOS::Compiling cpu

TRACE::2020-08-27.22:34:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.22:34:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.22:34:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.22:34:54::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:54::SCWMssOS::Compiling intc

TRACE::2020-08-27.22:34:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.22:34:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.22:34:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.22:34:54::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:54::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.22:34:55::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.22:34:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.22:34:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.22:34:55::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:55::SCWMssOS::Compiling bram

TRACE::2020-08-27.22:34:55::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.22:34:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.22:34:55::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.22:34:55::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:34:55::SCWMssOS::Compiling standalone

TRACE::2020-08-27.22:34:57::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.22:34:58::SCWMssOS::Finished building libraries

TRACE::2020-08-27.22:34:58::SCWMssOS::Copying to export directory.
TRACE::2020-08-27.22:34:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.22:34:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.22:34:58::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.22:34:58::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.22:34:58::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:34:58::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.22:34:58::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:34:58::SCWSystem::dir created 
TRACE::2020-08-27.22:34:58::SCWSystem::Writing the bif 
TRACE::2020-08-27.22:34:58::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.22:34:58::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.22:34:58::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.22:34:58::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:34:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:34:58::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:34:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:34:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:34:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:34:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:34:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:34:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:58::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.22:34:58::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.22:34:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:34:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:34:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:34:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_11
TRACE::2020-08-27.22:34:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-27.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:34:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:34:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:34:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.22:35:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.22:35:26::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.22:35:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:35:26::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:35:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.22:35:26::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:35:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:35:26::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:26::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:26::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:35:26::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:35:26::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:35:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.22:35:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:26::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:26::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:26::SCWReader::No isolation master present  
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::In reload Mss file.
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-27.22:35:34::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-27.22:35:34::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-27.22:35:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-27.22:35:34::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:35:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:35:34::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:35:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:35:34::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:35:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:34::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:35:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:35:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:35:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:35:35::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.22:35:35::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:35::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:35::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:35:35::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:35:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:35:35::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:36:28::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:36:28::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-27.22:36:28::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:36:28::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:36:28::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::In reload Mss file.
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.22:36:28::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:28::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:36:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:36:29::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:29::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:29::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:29::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:29::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:36:29::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:36:29::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:29::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:29::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:29::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.22:36:29::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:36:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:36:29::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:29::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.22:36:29::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-08-27.22:36:46::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:36:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.22:36:46::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.22:36:46::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.22:36:46::SCWSystem::Not a boot domain 
LOG::2020-08-27.22:36:46::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.22:36:46::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.22:36:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.22:36:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.22:36:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-27.22:36:46::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-27.22:36:46::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-27.22:36:46::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-27.22:36:46::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:46::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:46::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:46::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.22:36:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.22:36:46::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:46::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.22:36:46::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-27.22:36:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-27.22:36:46::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-08-27.22:36:46::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.22:36:46::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:36:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:36:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.22:36:46::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.22:36:46::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.22:36:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.22:36:46::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:36:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:36:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.22:36:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.22:36:46::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.22:36:46::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.22:36:46::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:36:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:36:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.22:36:46::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.22:36:46::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::include

TRACE::2020-08-27.22:36:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.22:36:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.22:36:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.22:36:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:46::SCWMssOS::Compiling gpio

TRACE::2020-08-27.22:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.22:36:47::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.22:36:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.22:36:47::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:47::SCWMssOS::Compiling axidma

TRACE::2020-08-27.22:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.22:36:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.22:36:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.22:36:47::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:47::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.22:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.22:36:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.22:36:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.22:36:48::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:48::SCWMssOS::Compiling cpu

TRACE::2020-08-27.22:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.22:36:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.22:36:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.22:36:48::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:48::SCWMssOS::Compiling intc

TRACE::2020-08-27.22:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.22:36:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.22:36:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.22:36:48::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:48::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.22:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.22:36:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.22:36:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.22:36:48::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:48::SCWMssOS::Compiling bram

TRACE::2020-08-27.22:36:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.22:36:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.22:36:49::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.22:36:49::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.22:36:49::SCWMssOS::Compiling standalone

TRACE::2020-08-27.22:36:50::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.22:36:51::SCWMssOS::Finished building libraries

TRACE::2020-08-27.22:36:51::SCWMssOS::Copying to export directory.
TRACE::2020-08-27.22:36:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.22:36:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.22:36:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.22:36:51::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.22:36:51::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:36:51::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.22:36:51::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.22:36:51::SCWSystem::dir created 
TRACE::2020-08-27.22:36:51::SCWSystem::Writing the bif 
TRACE::2020-08-27.22:36:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.22:36:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.22:36:51::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.22:36:51::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.22:36:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.22:36:51::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.22:36:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:51::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.22:36:51::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.22:36:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.22:36:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.22:36:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.22:36:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.22:36:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.22:36:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.22:36:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.23:05:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.23:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:14::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.23:05:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.23:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-27.23:05:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-27.23:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:14::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_16
TRACE::2020-08-27.23:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:14::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:05:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:05:14::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:05:14::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.23:05:14::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.23:05:15::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_17
TRACE::2020-08-27.23:05:15::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.23:05:15::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:15::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:05:15::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:15::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:15::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:15::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:15::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:15::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:15::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_17
TRACE::2020-08-27.23:05:15::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-27.23:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:15::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:15::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:15::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:15::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-27.23:05:16::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.23:05:16::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.23:05:16::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:16::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.23:05:16::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.23:05:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:16::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:05:17::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:05:17::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.23:05:17::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.23:05:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.23:05:17::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:05:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:05:17::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:05:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.23:05:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:17::SCWReader::No isolation master present  
TRACE::2020-08-27.23:05:32::SCWMssOS::cleaning the bsp 
TRACE::2020-08-27.23:05:32::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-27.23:05:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-27.23:05:40::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:05:40::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.23:05:40::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.23:05:40::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.23:05:40::SCWSystem::Not a boot domain 
LOG::2020-08-27.23:05:40::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.23:05:40::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.23:05:40::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.23:05:40::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.23:05:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-27.23:05:40::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-27.23:05:40::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-27.23:05:40::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_19
TRACE::2020-08-27.23:05:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:40::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.23:05:40::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-27.23:05:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-27.23:05:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-27.23:05:40::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.23:05:40::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:05:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:05:40::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.23:05:40::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.23:05:40::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.23:05:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.23:05:40::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:05:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:05:40::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.23:05:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.23:05:40::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.23:05:40::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.23:05:40::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:05:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:05:40::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.23:05:40::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.23:05:40::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::include

TRACE::2020-08-27.23:05:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.23:05:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:05:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:05:40::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:40::SCWMssOS::Compiling gpio

TRACE::2020-08-27.23:05:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.23:05:41::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:05:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:05:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:41::SCWMssOS::Compiling axidma

TRACE::2020-08-27.23:05:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.23:05:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.23:05:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.23:05:42::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:42::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.23:05:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.23:05:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:05:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:05:42::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:42::SCWMssOS::Compiling cpu

TRACE::2020-08-27.23:05:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.23:05:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.23:05:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.23:05:42::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:42::SCWMssOS::Compiling intc

TRACE::2020-08-27.23:05:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.23:05:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.23:05:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.23:05:43::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:43::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.23:05:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.23:05:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:05:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:05:43::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:43::SCWMssOS::Compiling bram

TRACE::2020-08-27.23:05:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.23:05:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.23:05:43::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.23:05:43::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:05:43::SCWMssOS::Compiling standalone

TRACE::2020-08-27.23:05:45::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.23:05:46::SCWMssOS::Finished building libraries

TRACE::2020-08-27.23:05:46::SCWMssOS::Copying to export directory.
TRACE::2020-08-27.23:05:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.23:05:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.23:05:46::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.23:05:46::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.23:05:46::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:05:46::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.23:05:46::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:05:46::SCWSystem::dir created 
TRACE::2020-08-27.23:05:46::SCWSystem::Writing the bif 
TRACE::2020-08-27.23:05:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.23:05:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.23:05:46::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.23:05:46::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:05:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:05:46::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:05:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-27.23:05:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-27.23:05:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:46::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.23:05:46::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.23:05:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:05:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:05:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:05:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-27.23:05:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-27.23:05:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:05:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:05:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:05:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-27.23:26:22::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-27.23:26:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.23:26:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:23::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-27.23:26:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-27.23:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-27.23:26:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-27.23:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.23:26:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:23::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_21
TRACE::2020-08-27.23:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:23::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:26:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:26:23::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:26:23::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.23:26:23::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.23:26:23::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_22
TRACE::2020-08-27.23:26:23::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.23:26:23::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_22
TRACE::2020-08-27.23:26:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_22
TRACE::2020-08-27.23:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:23::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-27.23:26:24::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.23:26:24::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.23:26:24::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:24::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.23:26:24::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.23:26:24::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:24::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:24::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:24::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:24::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:26:25::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:26:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.23:26:25::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.23:26:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.23:26:25::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:26:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:26:25::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:26:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.23:26:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:25::SCWReader::No isolation master present  
TRACE::2020-08-27.23:26:34::SCWMssOS::cleaning the bsp 
TRACE::2020-08-27.23:26:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-27.23:26:34::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-27.23:26:40::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:26:40::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.23:26:40::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.23:26:40::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.23:26:40::SCWSystem::Not a boot domain 
LOG::2020-08-27.23:26:40::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.23:26:40::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.23:26:40::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.23:26:40::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.23:26:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-27.23:26:40::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-27.23:26:40::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-27.23:26:40::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_24
TRACE::2020-08-27.23:26:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:40::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.23:26:40::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-27.23:26:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-27.23:26:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-27.23:26:40::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.23:26:40::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:26:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:26:40::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.23:26:40::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.23:26:40::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.23:26:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.23:26:40::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:26:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:26:40::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.23:26:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.23:26:40::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.23:26:40::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.23:26:40::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:26:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:26:40::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.23:26:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.23:26:40::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.23:26:40::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:40::SCWMssOS::include

TRACE::2020-08-27.23:26:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.23:26:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:26:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:26:41::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:41::SCWMssOS::Compiling gpio

TRACE::2020-08-27.23:26:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.23:26:42::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:26:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:26:42::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:42::SCWMssOS::Compiling axidma

TRACE::2020-08-27.23:26:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.23:26:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.23:26:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.23:26:42::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:43::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.23:26:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.23:26:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:26:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:26:43::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:43::SCWMssOS::Compiling cpu

TRACE::2020-08-27.23:26:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.23:26:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.23:26:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.23:26:43::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:43::SCWMssOS::Compiling intc

TRACE::2020-08-27.23:26:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.23:26:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.23:26:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.23:26:43::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:43::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.23:26:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.23:26:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:26:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:26:44::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:44::SCWMssOS::Compiling bram

TRACE::2020-08-27.23:26:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.23:26:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.23:26:44::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.23:26:44::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:26:44::SCWMssOS::Compiling standalone

TRACE::2020-08-27.23:26:46::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.23:26:47::SCWMssOS::Finished building libraries

TRACE::2020-08-27.23:26:47::SCWMssOS::Copying to export directory.
TRACE::2020-08-27.23:26:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.23:26:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.23:26:47::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.23:26:47::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.23:26:47::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:26:47::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.23:26:47::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:26:47::SCWSystem::dir created 
TRACE::2020-08-27.23:26:47::SCWSystem::Writing the bif 
TRACE::2020-08-27.23:26:47::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.23:26:47::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.23:26:47::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.23:26:47::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:26:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:26:47::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:26:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-27.23:26:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-27.23:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:47::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.23:26:47::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.23:26:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:26:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:26:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:26:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-27.23:26:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-27.23:26:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:26:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:26:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:26:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-27.23:30:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-27.23:30:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.23:30:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:07::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-27.23:30:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-27.23:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-27.23:30:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-27.23:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-27.23:30:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:07::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_26
TRACE::2020-08-27.23:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:07::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:30:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:30:07::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:30:07::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-27.23:30:07::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.23:30:07::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_27
TRACE::2020-08-27.23:30:07::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.23:30:07::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_27
TRACE::2020-08-27.23:30:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_27
TRACE::2020-08-27.23:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:07::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-27.23:30:08::SCWPlatform::Clearing the existing platform
TRACE::2020-08-27.23:30:08::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-27.23:30:08::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:08::SCWSystem::Clearing the domains completed.
TRACE::2020-08-27.23:30:08::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-27.23:30:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:08::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:30:09::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:30:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-27.23:30:09::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-27.23:30:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-27.23:30:09::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:09::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:09::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:30:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:30:09::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:30:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-27.23:30:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:09::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:09::SCWReader::No isolation master present  
TRACE::2020-08-27.23:30:15::SCWMssOS::cleaning the bsp 
TRACE::2020-08-27.23:30:15::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-27.23:30:15::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-27.23:30:22::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:30:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-27.23:30:22::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-27.23:30:22::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-27.23:30:22::SCWSystem::Not a boot domain 
LOG::2020-08-27.23:30:22::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-27.23:30:22::SCWDomain::Generating domain artifcats
TRACE::2020-08-27.23:30:22::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-27.23:30:22::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-27.23:30:22::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:22::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:22::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:22::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:22::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:22::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:22::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-27.23:30:22::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-27.23:30:22::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-27.23:30:22::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_29
TRACE::2020-08-27.23:30:22::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:22::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:22::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:22::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-27.23:30:22::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-27.23:30:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-27.23:30:22::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-27.23:30:22::SCWMssOS::doing bsp build ... 
TRACE::2020-08-27.23:30:22::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:30:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:30:22::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-27.23:30:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-27.23:30:22::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-27.23:30:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-27.23:30:22::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:30:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:30:22::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.23:30:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.23:30:22::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-27.23:30:22::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-27.23:30:22::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:30:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:30:22::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-27.23:30:22::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-27.23:30:22::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::include

TRACE::2020-08-27.23:30:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-27.23:30:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:30:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:30:22::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:22::SCWMssOS::Compiling gpio

TRACE::2020-08-27.23:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-27.23:30:23::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-27.23:30:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-27.23:30:23::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:23::SCWMssOS::Compiling axidma

TRACE::2020-08-27.23:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-27.23:30:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-27.23:30:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-27.23:30:23::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:23::SCWMssOS::Compiling tmrctr

TRACE::2020-08-27.23:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-27.23:30:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:30:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:30:23::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:23::SCWMssOS::Compiling cpu

TRACE::2020-08-27.23:30:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-27.23:30:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-27.23:30:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-27.23:30:24::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:24::SCWMssOS::Compiling intc

TRACE::2020-08-27.23:30:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-27.23:30:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-27.23:30:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-27.23:30:24::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:24::SCWMssOS::Compiling uartlite

TRACE::2020-08-27.23:30:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-27.23:30:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-27.23:30:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-27.23:30:24::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:24::SCWMssOS::Compiling bram

TRACE::2020-08-27.23:30:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-27.23:30:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-27.23:30:25::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-27.23:30:25::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-27.23:30:25::SCWMssOS::Compiling standalone

TRACE::2020-08-27.23:30:26::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-27.23:30:27::SCWMssOS::Finished building libraries

TRACE::2020-08-27.23:30:27::SCWMssOS::Copying to export directory.
TRACE::2020-08-27.23:30:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-27.23:30:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-27.23:30:27::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-27.23:30:27::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-27.23:30:27::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:30:27::SCWPlatform::Started preparing the platform 
TRACE::2020-08-27.23:30:27::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-27.23:30:27::SCWSystem::dir created 
TRACE::2020-08-27.23:30:27::SCWSystem::Writing the bif 
TRACE::2020-08-27.23:30:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-27.23:30:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-27.23:30:27::SCWPlatform::Completed generating the platform
TRACE::2020-08-27.23:30:27::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-27.23:30:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-27.23:30:27::SCWMssOS::Commit changes completed.
TRACE::2020-08-27.23:30:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-27.23:30:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-27.23:30:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:27::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-27.23:30:27::SCWPlatform::updated the xpfm file.
TRACE::2020-08-27.23:30:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-27.23:30:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-27.23:30:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-27.23:30:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-27.23:30:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-27.23:30:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-27.23:30:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-27.23:30:27::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-27.23:30:27::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-28.00:05:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-28.00:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:09::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-28.00:05:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-28.00:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-28.00:05:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-28.00:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:09::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:09::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:09::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_31
TRACE::2020-08-28.00:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:09::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-28.00:05:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-28.00:05:09::SCWMssOS::Commit changes completed.
TRACE::2020-08-28.00:05:09::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-28.00:05:09::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-28.00:05:10::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_32
TRACE::2020-08-28.00:05:10::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-28.00:05:10::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:10::SCWMssOS::Commit changes completed.
TRACE::2020-08-28.00:05:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_32
TRACE::2020-08-28.00:05:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-28.00:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:10::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:10::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:10::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:10::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-28.00:05:11::SCWPlatform::Clearing the existing platform
TRACE::2020-08-28.00:05:11::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-28.00:05:11::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:11::SCWSystem::Clearing the domains completed.
TRACE::2020-08-28.00:05:11::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-28.00:05:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:11::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-28.00:05:12::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-28.00:05:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-28.00:05:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-28.00:05:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-28.00:05:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-28.00:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-28.00:05:12::SCWMssOS::Commit changes completed.
TRACE::2020-08-28.00:05:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-28.00:05:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:12::SCWReader::No isolation master present  
TRACE::2020-08-28.00:05:21::SCWMssOS::cleaning the bsp 
TRACE::2020-08-28.00:05:21::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-28.00:05:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-28.00:05:34::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-28.00:05:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-28.00:05:34::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-28.00:05:34::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-28.00:05:34::SCWSystem::Not a boot domain 
LOG::2020-08-28.00:05:34::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-28.00:05:34::SCWDomain::Generating domain artifcats
TRACE::2020-08-28.00:05:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-28.00:05:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-28.00:05:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-28.00:05:34::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-28.00:05:34::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-28.00:05:34::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_34
TRACE::2020-08-28.00:05:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:34::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-28.00:05:34::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-28.00:05:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-28.00:05:34::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-28.00:05:34::SCWMssOS::doing bsp build ... 
TRACE::2020-08-28.00:05:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-28.00:05:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-28.00:05:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-28.00:05:34::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-28.00:05:34::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-28.00:05:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-28.00:05:34::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-28.00:05:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-28.00:05:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-28.00:05:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-28.00:05:34::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-28.00:05:34::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-28.00:05:34::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-28.00:05:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-28.00:05:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-28.00:05:34::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-28.00:05:34::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::include

TRACE::2020-08-28.00:05:34::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-28.00:05:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-28.00:05:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-28.00:05:34::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:34::SCWMssOS::Compiling gpio

TRACE::2020-08-28.00:05:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-28.00:05:35::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-28.00:05:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-28.00:05:35::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:35::SCWMssOS::Compiling axidma

TRACE::2020-08-28.00:05:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-28.00:05:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-28.00:05:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-28.00:05:36::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:36::SCWMssOS::Compiling tmrctr

TRACE::2020-08-28.00:05:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-28.00:05:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-28.00:05:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-28.00:05:36::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:36::SCWMssOS::Compiling cpu

TRACE::2020-08-28.00:05:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-28.00:05:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-28.00:05:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-28.00:05:36::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:36::SCWMssOS::Compiling intc

TRACE::2020-08-28.00:05:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-28.00:05:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-28.00:05:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-28.00:05:37::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:37::SCWMssOS::Compiling uartlite

TRACE::2020-08-28.00:05:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-28.00:05:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-28.00:05:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-28.00:05:37::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:37::SCWMssOS::Compiling bram

TRACE::2020-08-28.00:05:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-28.00:05:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-28.00:05:37::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-28.00:05:37::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-28.00:05:37::SCWMssOS::Compiling standalone

TRACE::2020-08-28.00:05:39::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-28.00:05:40::SCWMssOS::Finished building libraries

TRACE::2020-08-28.00:05:40::SCWMssOS::Copying to export directory.
TRACE::2020-08-28.00:05:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-28.00:05:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-28.00:05:40::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-28.00:05:40::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-28.00:05:40::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-28.00:05:40::SCWPlatform::Started preparing the platform 
TRACE::2020-08-28.00:05:40::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-28.00:05:40::SCWSystem::dir created 
TRACE::2020-08-28.00:05:40::SCWSystem::Writing the bif 
TRACE::2020-08-28.00:05:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-28.00:05:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-28.00:05:40::SCWPlatform::Completed generating the platform
TRACE::2020-08-28.00:05:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-28.00:05:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-28.00:05:40::SCWMssOS::Commit changes completed.
TRACE::2020-08-28.00:05:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-28.00:05:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-28.00:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:40::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-28.00:05:40::SCWPlatform::updated the xpfm file.
TRACE::2020-08-28.00:05:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-28.00:05:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-28.00:05:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-28.00:05:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-28.00:05:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-28.00:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-28.00:05:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-28.00:05:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-28.00:05:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:05::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:05::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:05::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:52:08::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:52:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.08:52:08::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:52:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.08:52:08::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:08::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:08::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:52:08::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.08:52:08::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:52:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.08:52:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:08::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:08::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:08::SCWReader::No isolation master present  
TRACE::2020-08-29.08:52:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.08:52:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:11::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper
TRACE::2020-08-29.08:52:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper
TRACE::2020-08-29.08:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.08:52:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:11::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-08-29.08:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:11::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:52:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.08:52:11::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:52:11::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.08:52:11::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.08:52:11::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:11::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:52:11::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:11::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.08:52:21::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.08:52:21::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.08:52:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.08:52:32::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:52:32::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.08:52:32::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.08:52:32::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.08:52:32::SCWSystem::Not a boot domain 
LOG::2020-08-29.08:52:32::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.08:52:32::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.08:52:32::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.08:52:32::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.08:52:32::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:32::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:32::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:32::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:32::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:32::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:32::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:32::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:32::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:32::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:32::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:32::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.08:52:32::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-08-29.08:52:35::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.08:52:35::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:52:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:52:35::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.08:52:35::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.08:52:35::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.08:52:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.08:52:35::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:52:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:52:35::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.08:52:35::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.08:52:35::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.08:52:35::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.08:52:35::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:52:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:52:35::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.08:52:35::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.08:52:35::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::include

TRACE::2020-08-29.08:52:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.08:52:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.08:52:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.08:52:35::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:35::SCWMssOS::Compiling gpio

TRACE::2020-08-29.08:52:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.08:52:36::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:52:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:52:36::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:36::SCWMssOS::Compiling axidma

TRACE::2020-08-29.08:52:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.08:52:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.08:52:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.08:52:37::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:37::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.08:52:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.08:52:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.08:52:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.08:52:37::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:37::SCWMssOS::Compiling cpu

TRACE::2020-08-29.08:52:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.08:52:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.08:52:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.08:52:37::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:37::SCWMssOS::Compiling intc

TRACE::2020-08-29.08:52:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.08:52:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.08:52:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.08:52:38::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:38::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.08:52:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.08:52:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.08:52:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.08:52:38::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:38::SCWMssOS::Compiling bram

TRACE::2020-08-29.08:52:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.08:52:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.08:52:38::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.08:52:38::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:52:38::SCWMssOS::Compiling standalone

TRACE::2020-08-29.08:52:40::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.08:52:41::SCWMssOS::Finished building libraries

TRACE::2020-08-29.08:52:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.08:52:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.08:52:41::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.08:52:41::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.08:52:41::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:52:41::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.08:52:41::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:52:41::SCWSystem::dir created 
TRACE::2020-08-29.08:52:41::SCWSystem::Writing the bif 
TRACE::2020-08-29.08:52:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.08:52:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.08:52:41::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.08:52:41::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:52:41::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-29.08:52:41::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-29.08:52:41::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-29.08:52:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-29.08:52:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:52:41::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:41::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:52:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:41::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.08:52:41::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.08:52:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:52:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:52:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:52:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-08-29.08:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:52:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:52:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:52:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.08:53:38::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.08:53:38::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.08:53:38::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:53:38::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:53:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.08:53:38::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:53:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.08:53:38::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:53:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.08:53:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:53:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.08:53:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:38::SCWReader::No isolation master present  
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::In reload Mss file.
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-08-29.08:53:43::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-29.08:53:43::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-29.08:53:43::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-29.08:53:43::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:53:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.08:53:43::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:53:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.08:53:43::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:43::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:44::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.08:53:44::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:44::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:44::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:44::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:53:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.08:53:44::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.08:53:52::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:53:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.08:53:52::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.08:53:52::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:53:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:53:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:53:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:53:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:53:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:53:52::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:52::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:53:59::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.08:53:59::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.08:53:59::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.08:54:05::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.08:54:05::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.08:54:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.08:54:12::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:54:12::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.08:54:12::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.08:54:12::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.08:54:12::SCWSystem::Not a boot domain 
LOG::2020-08-29.08:54:12::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.08:54:12::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.08:54:12::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.08:54:12::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.08:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.08:54:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:54:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.08:54:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:12::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.08:54:12::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-08-29.08:54:12::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.08:54:12::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:54:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:54:12::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.08:54:12::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.08:54:12::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.08:54:12::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.08:54:12::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:54:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:54:12::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.08:54:12::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.08:54:12::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.08:54:12::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.08:54:12::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:54:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:54:12::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.08:54:12::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.08:54:12::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::include

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.08:54:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.08:54:12::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Compiling gpio

TRACE::2020-08-29.08:54:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.08:54:12::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.08:54:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.08:54:12::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:12::SCWMssOS::Compiling axidma

TRACE::2020-08-29.08:54:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.08:54:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.08:54:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.08:54:13::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:13::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.08:54:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.08:54:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.08:54:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.08:54:13::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:13::SCWMssOS::Compiling cpu

TRACE::2020-08-29.08:54:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.08:54:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.08:54:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.08:54:13::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:13::SCWMssOS::Compiling intc

TRACE::2020-08-29.08:54:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.08:54:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.08:54:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.08:54:13::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:13::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.08:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.08:54:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.08:54:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.08:54:14::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:14::SCWMssOS::Compiling bram

TRACE::2020-08-29.08:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.08:54:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.08:54:14::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.08:54:14::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.08:54:14::SCWMssOS::Compiling standalone

TRACE::2020-08-29.08:54:15::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.08:54:16::SCWMssOS::Finished building libraries

TRACE::2020-08-29.08:54:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.08:54:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.08:54:16::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.08:54:16::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.08:54:16::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:54:16::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.08:54:16::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.08:54:16::SCWSystem::dir created 
TRACE::2020-08-29.08:54:16::SCWSystem::Writing the bif 
TRACE::2020-08-29.08:54:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.08:54:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.08:54:16::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.08:54:16::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.08:54:16::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-29.08:54:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-29.08:54:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-29.08:54:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-29.08:54:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.08:54:16::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:16::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.08:54:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:54:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:54:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:54:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:54:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:54:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:54:16::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:16::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.08:54:16::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.08:54:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.08:54:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.08:54:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.08:54:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.08:54:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.08:54:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.08:54:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.08:54:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.08:54:16::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.09:12:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.09:12:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:35::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.09:12:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.09:12:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-08-29.09:12:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-08-29.09:12:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:35::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:35::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:12:35::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:35::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_6
TRACE::2020-08-29.09:12:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:35::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:12:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:12:35::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:12:35::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.09:12:35::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.09:12:36::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_7
TRACE::2020-08-29.09:12:36::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.09:12:36::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:36::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:12:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_7
TRACE::2020-08-29.09:12:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_7
TRACE::2020-08-29.09:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:12:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:36::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.09:12:37::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.09:12:37::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.09:12:37::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:37::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.09:12:37::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.09:12:37::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:37::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:37::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:37::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:37::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:12:38::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:12:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.09:12:38::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.09:12:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.09:12:38::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:12:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:12:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:12:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:12:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:12:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.09:12:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:12:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:12:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:38::SCWReader::No isolation master present  
TRACE::2020-08-29.09:12:45::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.09:12:45::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.09:12:45::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.09:12:50::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.09:12:50::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.09:12:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.09:12:57::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:12:57::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.09:12:57::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.09:12:57::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.09:12:57::SCWSystem::Not a boot domain 
LOG::2020-08-29.09:12:57::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.09:12:57::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.09:12:57::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.09:12:57::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.09:12:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:12:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:12:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:12:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_8
TRACE::2020-08-29.09:12:57::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.09:12:57::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.09:12:57::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_9
TRACE::2020-08-29.09:12:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:12:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:57::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.09:12:57::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:12:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.09:12:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.09:12:57::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.09:12:57::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.09:12:57::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.09:12:57::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.09:12:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:12:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:12:57::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:57::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.09:12:57::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.09:12:57::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.09:12:57::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:57::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.09:12:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.09:12:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.09:12:57::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:57::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.09:12:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:12:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:12:57::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:57::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.09:12:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.09:12:57::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.09:12:57::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:57::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.09:12:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.09:12:57::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.09:12:57::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:58::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.09:12:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:12:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:12:58::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:58::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.09:12:58::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.09:12:58::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.09:12:58::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:58::SCWMssOS::include

TRACE::2020-08-29.09:12:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.09:12:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:12:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:12:58::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:58::SCWMssOS::Compiling gpio

TRACE::2020-08-29.09:12:59::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.09:12:59::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:12:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:12:59::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:12:59::SCWMssOS::Compiling axidma

TRACE::2020-08-29.09:13:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.09:13:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.09:13:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.09:13:00::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:13:00::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.09:13:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.09:13:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:13:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:13:00::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:13:00::SCWMssOS::Compiling cpu

TRACE::2020-08-29.09:13:00::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.09:13:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.09:13:00::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.09:13:00::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:13:00::SCWMssOS::Compiling intc

TRACE::2020-08-29.09:13:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.09:13:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.09:13:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.09:13:01::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:13:01::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.09:13:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.09:13:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:13:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:13:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:13:01::SCWMssOS::Compiling bram

TRACE::2020-08-29.09:13:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.09:13:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.09:13:01::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.09:13:01::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:13:01::SCWMssOS::Compiling standalone

TRACE::2020-08-29.09:13:03::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.09:13:04::SCWMssOS::Finished building libraries

TRACE::2020-08-29.09:13:04::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.09:13:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.09:13:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.09:13:04::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.09:13:04::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.09:13:04::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:13:04::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.09:13:04::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:13:04::SCWSystem::dir created 
TRACE::2020-08-29.09:13:04::SCWSystem::Writing the bif 
TRACE::2020-08-29.09:13:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.09:13:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.09:13:04::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.09:13:04::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:13:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:13:04::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:13:04::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:13:04::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:13:04::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:13:04::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-29.09:13:04::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-29.09:13:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:13:04::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:13:04::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:13:04::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:13:04::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.09:13:04::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.09:13:04::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:13:04::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:13:04::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:13:04::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-29.09:13:04::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-29.09:13:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:13:04::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:13:04::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:13:04::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:44:59::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:44:59::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:44:59::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-29.09:44:59::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-29.09:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:44:59::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.09:44:59::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:44:59::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:00::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.09:45:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-29.09:45:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-29.09:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_9
TRACE::2020-08-29.09:45:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_9
TRACE::2020-08-29.09:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.09:45:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:00::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_11
TRACE::2020-08-29.09:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:00::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:45:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:45:00::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:45:00::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.09:45:00::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.09:45:01::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_12
TRACE::2020-08-29.09:45:01::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.09:45:01::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:01::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:45:01::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:01::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:01::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:01::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:01::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:01::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:01::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_12
TRACE::2020-08-29.09:45:01::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_12
TRACE::2020-08-29.09:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:01::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:01::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:01::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:01::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.09:45:02::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.09:45:02::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.09:45:02::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:02::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.09:45:02::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.09:45:02::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:02::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:02::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:02::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:02::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:45:03::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:45:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.09:45:03::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.09:45:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.09:45:03::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:03::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:03::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:45:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:45:03::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:45:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.09:45:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:03::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:03::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:03::SCWReader::No isolation master present  
TRACE::2020-08-29.09:45:14::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.09:45:14::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.09:45:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.09:45:20::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:45:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.09:45:20::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.09:45:20::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.09:45:20::SCWSystem::Not a boot domain 
LOG::2020-08-29.09:45:20::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.09:45:20::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.09:45:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.09:45:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.09:45:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_13
TRACE::2020-08-29.09:45:20::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.09:45:20::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.09:45:20::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_14
TRACE::2020-08-29.09:45:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:20::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.09:45:20::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.09:45:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.09:45:20::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.09:45:20::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.09:45:20::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:45:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:45:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.09:45:20::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.09:45:20::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.09:45:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.09:45:20::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:45:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:45:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.09:45:20::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.09:45:20::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.09:45:20::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.09:45:20::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:45:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:45:20::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.09:45:20::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.09:45:20::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::include

TRACE::2020-08-29.09:45:20::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.09:45:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:45:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:45:20::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:20::SCWMssOS::Compiling gpio

TRACE::2020-08-29.09:45:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.09:45:23::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:45:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:45:23::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:23::SCWMssOS::Compiling axidma

TRACE::2020-08-29.09:45:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.09:45:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.09:45:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.09:45:23::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:23::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.09:45:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.09:45:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:45:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:45:24::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:24::SCWMssOS::Compiling cpu

TRACE::2020-08-29.09:45:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.09:45:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.09:45:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.09:45:24::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:24::SCWMssOS::Compiling intc

TRACE::2020-08-29.09:45:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.09:45:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.09:45:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.09:45:24::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:24::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.09:45:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.09:45:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:45:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:45:25::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:25::SCWMssOS::Compiling bram

TRACE::2020-08-29.09:45:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.09:45:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.09:45:25::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.09:45:25::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:45:25::SCWMssOS::Compiling standalone

TRACE::2020-08-29.09:45:27::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.09:45:28::SCWMssOS::Finished building libraries

TRACE::2020-08-29.09:45:28::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.09:45:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.09:45:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.09:45:28::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.09:45:28::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.09:45:28::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:45:28::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.09:45:28::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:45:28::SCWSystem::dir created 
TRACE::2020-08-29.09:45:28::SCWSystem::Writing the bif 
TRACE::2020-08-29.09:45:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.09:45:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.09:45:28::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.09:45:28::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:45:28::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:45:28::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:45:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.09:45:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.09:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:28::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.09:45:28::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.09:45:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:45:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:45:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:45:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.09:45:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.09:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:45:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:45:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:45:40::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.09:45:40::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.09:45:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.09:46:00::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:46:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.09:46:00::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.09:46:00::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.09:46:00::SCWSystem::Not a boot domain 
LOG::2020-08-29.09:46:00::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.09:46:00::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.09:46:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.09:46:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.09:46:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:46:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:46:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.09:46:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.09:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:46:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:46:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:00::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.09:46:00::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.09:46:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.09:46:00::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.09:46:00::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.09:46:00::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:46:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:46:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.09:46:01::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.09:46:01::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.09:46:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.09:46:01::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:46:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:46:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.09:46:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.09:46:01::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.09:46:01::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.09:46:01::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:46:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:46:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.09:46:01::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.09:46:01::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::include

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:46:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:46:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Compiling gpio

TRACE::2020-08-29.09:46:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.09:46:01::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.09:46:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.09:46:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:01::SCWMssOS::Compiling axidma

TRACE::2020-08-29.09:46:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.09:46:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.09:46:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.09:46:02::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:02::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.09:46:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.09:46:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:46:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:46:02::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:02::SCWMssOS::Compiling cpu

TRACE::2020-08-29.09:46:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.09:46:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.09:46:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.09:46:02::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:02::SCWMssOS::Compiling intc

TRACE::2020-08-29.09:46:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.09:46:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.09:46:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.09:46:03::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:03::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.09:46:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.09:46:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.09:46:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.09:46:03::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:03::SCWMssOS::Compiling bram

TRACE::2020-08-29.09:46:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.09:46:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.09:46:04::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.09:46:04::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.09:46:04::SCWMssOS::Compiling standalone

TRACE::2020-08-29.09:46:05::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.09:46:06::SCWMssOS::Finished building libraries

TRACE::2020-08-29.09:46:06::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.09:46:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.09:46:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.09:46:06::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.09:46:06::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.09:46:06::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:46:06::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.09:46:06::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.09:46:06::SCWSystem::dir created 
TRACE::2020-08-29.09:46:06::SCWSystem::Writing the bif 
TRACE::2020-08-29.09:46:06::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.09:46:06::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.09:46:06::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.09:46:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.09:46:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.09:46:06::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.09:46:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:46:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:46:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.09:46:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.09:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:46:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:46:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:06::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.09:46:06::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.09:46:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.09:46:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.09:46:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.09:46:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.09:46:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.09:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.09:46:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.09:46:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.09:46:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.12:21:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.12:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:21:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:17::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.12:21:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_14
TRACE::2020-08-29.12:21:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_14
TRACE::2020-08-29.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:21:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:17::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_17
TRACE::2020-08-29.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:17::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:21:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:21:17::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:21:17::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:21:17::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:21:17::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_18
TRACE::2020-08-29.12:21:17::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:21:17::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_18
TRACE::2020-08-29.12:21:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_18
TRACE::2020-08-29.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:17::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.12:21:18::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.12:21:18::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.12:21:18::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:18::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.12:21:18::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.12:21:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:18::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:21:19::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:21:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.12:21:19::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:21:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.12:21:19::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:21:19::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:21:19::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:21:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.12:21:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:19::SCWReader::No isolation master present  
TRACE::2020-08-29.12:21:29::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:21:29::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:21:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:21:29::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:21:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:21:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:21:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:21:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:21:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:21:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:21:30::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.12:21:36::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:21:36::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.12:21:36::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:21:36::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.12:21:36::SCWSystem::Not a boot domain 
LOG::2020-08-29.12:21:36::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.12:21:36::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.12:21:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.12:21:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.12:21:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_19
TRACE::2020-08-29.12:21:36::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.12:21:36::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.12:21:36::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_20
TRACE::2020-08-29.12:21:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:36::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.12:21:36::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.12:21:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.12:21:36::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.12:21:36::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.12:21:36::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.12:21:36::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:21:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:21:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:21:36::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:36::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:21:36::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.12:21:36::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.12:21:36::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:36::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:21:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.12:21:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.12:21:36::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:21:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:21:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:21:37::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:21:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:21:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:21:37::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:21:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.12:21:37::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.12:21:37::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:21:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:21:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:21:37::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:21:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.12:21:37::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.12:21:37::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::include

TRACE::2020-08-29.12:21:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:21:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:21:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:21:37::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:37::SCWMssOS::Compiling gpio

TRACE::2020-08-29.12:21:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:21:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:21:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:21:38::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:38::SCWMssOS::Compiling axidma

TRACE::2020-08-29.12:21:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:21:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.12:21:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.12:21:39::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:39::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.12:21:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:21:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:21:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:21:39::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:39::SCWMssOS::Compiling cpu

TRACE::2020-08-29.12:21:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:21:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.12:21:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.12:21:39::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:39::SCWMssOS::Compiling intc

TRACE::2020-08-29.12:21:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:21:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:21:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:21:39::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:39::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.12:21:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:21:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:21:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:21:40::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:40::SCWMssOS::Compiling bram

TRACE::2020-08-29.12:21:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:21:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.12:21:40::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.12:21:40::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:21:40::SCWMssOS::Compiling standalone

TRACE::2020-08-29.12:21:42::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.12:21:43::SCWMssOS::Finished building libraries

TRACE::2020-08-29.12:21:43::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.12:21:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.12:21:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.12:21:43::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.12:21:43::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:21:43::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:21:43::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.12:21:43::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:21:43::SCWSystem::dir created 
TRACE::2020-08-29.12:21:43::SCWSystem::Writing the bif 
TRACE::2020-08-29.12:21:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.12:21:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.12:21:43::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.12:21:43::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:21:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:21:43::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:21:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_20
TRACE::2020-08-29.12:21:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_20
TRACE::2020-08-29.12:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:43::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.12:21:43::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.12:21:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:21:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:21:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:21:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_20
TRACE::2020-08-29.12:21:43::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_20
TRACE::2020-08-29.12:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:21:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:21:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:21:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:27:29::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:27:29::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:27:29::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_20
TRACE::2020-08-29.12:33:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_20
TRACE::2020-08-29.12:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:54::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_20
TRACE::2020-08-29.12:33:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_20
TRACE::2020-08-29.12:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_20
TRACE::2020-08-29.12:33:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_20
TRACE::2020-08-29.12:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:33:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:54::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_22
TRACE::2020-08-29.12:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:54::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:33:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:33:54::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:33:54::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:33:54::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:33:55::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_23
TRACE::2020-08-29.12:33:55::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:33:55::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:55::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:33:55::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:55::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:55::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:55::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:55::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:55::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:55::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_23
TRACE::2020-08-29.12:33:55::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_23
TRACE::2020-08-29.12:33:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:55::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:55::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:33:55::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:55::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.12:33:56::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.12:33:56::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.12:33:56::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:56::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.12:33:56::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.12:33:56::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:56::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:56::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:56::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:56::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:33:56::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:33:57::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:33:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.12:33:57::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:33:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.12:33:57::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:33:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:33:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:33:57::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:33:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.12:33:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:33:57::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:33:57::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:33:57::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_24
TRACE::2020-08-29.12:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:33:57::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:33:57::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:33:57::SCWReader::No isolation master present  
LOG::2020-08-29.12:34:07::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:34:07::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.12:34:07::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:34:07::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.12:34:07::SCWSystem::Not a boot domain 
LOG::2020-08-29.12:34:07::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.12:34:07::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.12:34:07::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.12:34:07::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.12:34:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:34:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:34:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_24
TRACE::2020-08-29.12:34:07::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.12:34:07::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.12:34:07::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_25
TRACE::2020-08-29.12:34:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:34:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:07::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.12:34:07::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.12:34:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.12:34:07::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.12:34:07::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.12:34:07::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:34:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:34:07::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.12:34:07::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.12:34:07::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.12:34:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.12:34:07::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:34:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:34:07::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:34:07::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:34:07::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.12:34:07::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.12:34:07::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:34:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:34:07::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.12:34:07::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.12:34:07::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::include

TRACE::2020-08-29.12:34:07::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:34:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:34:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:34:07::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:07::SCWMssOS::Compiling gpio

TRACE::2020-08-29.12:34:09::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:34:09::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:34:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:34:09::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:09::SCWMssOS::Compiling axidma

TRACE::2020-08-29.12:34:09::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:34:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.12:34:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.12:34:09::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:09::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.12:34:10::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:34:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:34:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:34:10::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:10::SCWMssOS::Compiling cpu

TRACE::2020-08-29.12:34:10::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:34:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.12:34:10::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.12:34:10::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:10::SCWMssOS::Compiling intc

TRACE::2020-08-29.12:34:10::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:34:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:34:10::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:34:10::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:10::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.12:34:10::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:34:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:34:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:34:10::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:10::SCWMssOS::Compiling bram

TRACE::2020-08-29.12:34:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:34:11::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.12:34:11::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.12:34:11::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:34:11::SCWMssOS::Compiling standalone

TRACE::2020-08-29.12:34:12::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.12:34:13::SCWMssOS::Finished building libraries

TRACE::2020-08-29.12:34:13::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.12:34:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.12:34:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.12:34:13::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.12:34:13::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:34:13::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:34:13::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.12:34:13::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:34:13::SCWSystem::dir created 
TRACE::2020-08-29.12:34:13::SCWSystem::Writing the bif 
TRACE::2020-08-29.12:34:13::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.12:34:13::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.12:34:13::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.12:34:13::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:34:13::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:34:13::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:34:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:34:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:34:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-29.12:34:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-29.12:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:34:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:34:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:13::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.12:34:13::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.12:34:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:34:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:34:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:34:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-29.12:34:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-29.12:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:34:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:34:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:34:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-29.12:35:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-29.12:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:12::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-29.12:35:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-29.12:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_25
TRACE::2020-08-29.12:35:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_25
TRACE::2020-08-29.12:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:12::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_27
TRACE::2020-08-29.12:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:35:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:35:12::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:35:12::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:35:12::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:35:13::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_28
TRACE::2020-08-29.12:35:13::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:35:13::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:13::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:35:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_28
TRACE::2020-08-29.12:35:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_28
TRACE::2020-08-29.12:35:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:13::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.12:35:14::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.12:35:14::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.12:35:14::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.12:35:14::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:35:14::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:35:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.12:35:14::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:35:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.12:35:14::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:35:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:35:14::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:35:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.12:35:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:14::SCWReader::No isolation master present  
TRACE::2020-08-29.12:35:20::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:35:20::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:35:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:35:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:35:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.12:35:26::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:35:26::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:35:26::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.12:35:34::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:35:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.12:35:34::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:35:34::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.12:35:34::SCWSystem::Not a boot domain 
LOG::2020-08-29.12:35:34::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.12:35:34::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.12:35:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.12:35:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.12:35:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_29
TRACE::2020-08-29.12:35:34::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.12:35:34::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.12:35:34::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_30
TRACE::2020-08-29.12:35:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:34::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.12:35:34::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.12:35:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.12:35:34::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.12:35:34::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.12:35:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:35:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:35:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.12:35:34::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.12:35:34::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.12:35:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.12:35:34::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:35:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:35:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:35:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:35:34::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.12:35:34::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.12:35:34::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:35:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:35:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.12:35:34::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.12:35:34::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::include

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:35:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:35:34::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Compiling gpio

TRACE::2020-08-29.12:35:34::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:35:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:35:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:35:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:34::SCWMssOS::Compiling axidma

TRACE::2020-08-29.12:35:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:35:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.12:35:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.12:35:35::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:35::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.12:35:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:35:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:35:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:35:35::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:35::SCWMssOS::Compiling cpu

TRACE::2020-08-29.12:35:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:35:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.12:35:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.12:35:35::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:35::SCWMssOS::Compiling intc

TRACE::2020-08-29.12:35:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:35:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:35:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:35:36::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:36::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.12:35:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:35:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:35:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:35:36::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:36::SCWMssOS::Compiling bram

TRACE::2020-08-29.12:35:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:35:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.12:35:36::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.12:35:36::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:35:36::SCWMssOS::Compiling standalone

TRACE::2020-08-29.12:35:38::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.12:35:39::SCWMssOS::Finished building libraries

TRACE::2020-08-29.12:35:39::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.12:35:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.12:35:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.12:35:39::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.12:35:39::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:35:39::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:35:39::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.12:35:39::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:35:39::SCWSystem::dir created 
TRACE::2020-08-29.12:35:39::SCWSystem::Writing the bif 
TRACE::2020-08-29.12:35:39::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.12:35:39::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.12:35:39::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.12:35:39::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:35:39::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:35:39::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:35:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-29.12:35:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-29.12:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:39::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:39::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:39::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:39::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.12:35:39::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.12:35:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:35:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:35:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:35:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-29.12:35:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-29.12:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:35:39::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:35:39::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:35:39::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-29.12:36:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-29.12:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:36:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:17::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-29.12:36:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-29.12:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_30
TRACE::2020-08-29.12:36:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_30
TRACE::2020-08-29.12:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.12:36:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:17::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_32
TRACE::2020-08-29.12:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:17::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:36:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:36:17::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:36:17::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.12:36:17::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:36:17::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_33
TRACE::2020-08-29.12:36:17::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:36:17::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:17::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:17::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:17::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_33
TRACE::2020-08-29.12:36:17::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_33
TRACE::2020-08-29.12:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:17::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:17::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:17::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.12:36:18::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.12:36:18::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.12:36:18::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:18::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.12:36:18::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.12:36:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:18::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:36:19::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:36:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.12:36:19::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.12:36:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.12:36:19::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:36:19::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:36:19::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:36:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.12:36:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:19::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:19::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:19::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:19::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:19::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:19::SCWReader::No isolation master present  
TRACE::2020-08-29.12:36:25::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:36:25::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:36:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.12:36:32::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:36:32::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:36:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.12:36:38::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:36:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.12:36:38::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:36:38::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.12:36:38::SCWSystem::Not a boot domain 
LOG::2020-08-29.12:36:38::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.12:36:38::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.12:36:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.12:36:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.12:36:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_34
TRACE::2020-08-29.12:36:38::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.12:36:38::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.12:36:38::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_35
TRACE::2020-08-29.12:36:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:38::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.12:36:38::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.12:36:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.12:36:38::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.12:36:38::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.12:36:38::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:36:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:36:38::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.12:36:38::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.12:36:38::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.12:36:38::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.12:36:38::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:36:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:36:38::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:36:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:36:38::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.12:36:38::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.12:36:38::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:36:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:36:38::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:36:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.12:36:38::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.12:36:38::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:38::SCWMssOS::include

TRACE::2020-08-29.12:36:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:36:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:36:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:36:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:46::SCWMssOS::Compiling gpio

TRACE::2020-08-29.12:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:36:47::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:36:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:36:47::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:47::SCWMssOS::Compiling axidma

TRACE::2020-08-29.12:36:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:36:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.12:36:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.12:36:47::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:47::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.12:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:36:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:36:48::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:48::SCWMssOS::Compiling cpu

TRACE::2020-08-29.12:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.12:36:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.12:36:48::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:48::SCWMssOS::Compiling intc

TRACE::2020-08-29.12:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:36:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:36:48::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:48::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.12:36:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:36:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:36:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:36:48::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:48::SCWMssOS::Compiling bram

TRACE::2020-08-29.12:36:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:36:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.12:36:49::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.12:36:49::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:36:49::SCWMssOS::Compiling standalone

TRACE::2020-08-29.12:36:50::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.12:36:51::SCWMssOS::Finished building libraries

TRACE::2020-08-29.12:36:51::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.12:36:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.12:36:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.12:36:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.12:36:51::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:36:51::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:36:51::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.12:36:51::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:36:51::SCWSystem::dir created 
TRACE::2020-08-29.12:36:51::SCWSystem::Writing the bif 
TRACE::2020-08-29.12:36:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.12:36:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.12:36:51::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.12:36:51::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:36:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:36:51::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:36:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.12:36:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.12:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:51::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.12:36:51::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.12:36:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:36:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:36:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:36:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.12:36:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.12:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:36:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:36:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:36:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:43:40::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:43:40::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:43:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.12:43:56::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.12:43:56::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.12:43:56::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.12:44:03::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:44:03::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.12:44:03::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:44:03::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.12:44:03::SCWSystem::Not a boot domain 
LOG::2020-08-29.12:44:03::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.12:44:03::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.12:44:03::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.12:44:03::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.12:44:03::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:03::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:03::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:03::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:44:03::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:03::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:44:03::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.12:44:03::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.12:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:44:03::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:03::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:44:03::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:03::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.12:44:03::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.12:44:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.12:44:03::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.12:44:03::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.12:44:03::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:44:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:44:03::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.12:44:03::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.12:44:03::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.12:44:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.12:44:03::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:44:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:44:03::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:44:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:44:03::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.12:44:03::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.12:44:03::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:44:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:44:03::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.12:44:03::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.12:44:03::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::include

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:44:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:44:03::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:03::SCWMssOS::Compiling gpio

TRACE::2020-08-29.12:44:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.12:44:03::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.12:44:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.12:44:03::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:04::SCWMssOS::Compiling axidma

TRACE::2020-08-29.12:44:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.12:44:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.12:44:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.12:44:04::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:04::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.12:44:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.12:44:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:44:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:44:05::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:05::SCWMssOS::Compiling cpu

TRACE::2020-08-29.12:44:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.12:44:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.12:44:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.12:44:05::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:05::SCWMssOS::Compiling intc

TRACE::2020-08-29.12:44:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.12:44:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.12:44:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.12:44:05::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:05::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.12:44:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.12:44:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.12:44:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.12:44:06::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:06::SCWMssOS::Compiling bram

TRACE::2020-08-29.12:44:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.12:44:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.12:44:06::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.12:44:06::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.12:44:06::SCWMssOS::Compiling standalone

TRACE::2020-08-29.12:44:07::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.12:44:09::SCWMssOS::Finished building libraries

TRACE::2020-08-29.12:44:09::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.12:44:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.12:44:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.12:44:09::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.12:44:09::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.12:44:09::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:44:09::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.12:44:09::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.12:44:09::SCWSystem::dir created 
TRACE::2020-08-29.12:44:09::SCWSystem::Writing the bif 
TRACE::2020-08-29.12:44:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.12:44:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.12:44:09::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.12:44:09::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.12:44:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.12:44:09::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.12:44:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:44:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:44:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.12:44:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.12:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:44:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:09::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:44:09::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:09::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.12:44:09::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.12:44:09::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.12:44:09::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.12:44:09::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.12:44:09::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.12:44:09::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.12:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.12:44:09::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.12:44:09::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.12:44:09::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:50:32::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.16:50:32::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.16:50:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.16:50:38::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.16:50:38::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.16:50:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.16:57:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.16:57:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.16:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.16:57:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:45::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.16:57:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.16:57:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_35
TRACE::2020-08-29.16:57:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_35
TRACE::2020-08-29.16:57:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:57:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.16:57:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:45::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_38
TRACE::2020-08-29.16:57:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:45::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.16:57:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.16:57:45::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.16:57:45::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.16:57:45::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.16:57:45::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_39
TRACE::2020-08-29.16:57:45::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.16:57:45::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_39
TRACE::2020-08-29.16:57:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_39
TRACE::2020-08-29.16:57:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:57:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:45::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.16:57:46::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.16:57:46::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.16:57:46::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:46::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.16:57:46::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.16:57:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:46::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.16:57:47::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.16:57:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.16:57:47::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.16:57:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.16:57:47::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:57:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:57:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.16:57:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.16:57:47::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.16:57:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.16:57:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:57:47::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:57:47::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:57:47::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_40
TRACE::2020-08-29.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:57:47::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:57:47::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:57:47::SCWReader::No isolation master present  
LOG::2020-08-29.16:58:01::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.16:58:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.16:58:01::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.16:58:01::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.16:58:01::SCWSystem::Not a boot domain 
LOG::2020-08-29.16:58:01::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.16:58:01::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.16:58:01::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.16:58:01::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.16:58:01::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:01::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:01::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:01::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:58:01::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:01::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:58:01::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_40
TRACE::2020-08-29.16:58:01::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.16:58:01::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.16:58:01::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_41
TRACE::2020-08-29.16:58:01::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:01::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:58:01::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:01::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.16:58:01::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.16:58:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.16:58:01::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.16:58:01::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.16:58:01::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.16:58:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.16:58:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.16:58:01::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.16:58:01::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.16:58:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.16:58:01::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.16:58:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.16:58:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.16:58:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.16:58:01::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.16:58:01::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.16:58:01::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.16:58:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.16:58:01::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.16:58:01::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.16:58:01::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::include

TRACE::2020-08-29.16:58:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.16:58:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.16:58:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.16:58:01::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:01::SCWMssOS::Compiling gpio

TRACE::2020-08-29.16:58:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.16:58:02::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.16:58:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.16:58:02::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:02::SCWMssOS::Compiling axidma

TRACE::2020-08-29.16:58:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.16:58:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.16:58:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.16:58:03::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:03::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.16:58:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.16:58:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.16:58:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.16:58:03::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:03::SCWMssOS::Compiling cpu

TRACE::2020-08-29.16:58:03::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.16:58:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.16:58:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.16:58:03::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:03::SCWMssOS::Compiling intc

TRACE::2020-08-29.16:58:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.16:58:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.16:58:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.16:58:04::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:04::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.16:58:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.16:58:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.16:58:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.16:58:04::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:04::SCWMssOS::Compiling bram

TRACE::2020-08-29.16:58:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.16:58:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.16:58:04::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.16:58:04::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.16:58:04::SCWMssOS::Compiling standalone

TRACE::2020-08-29.16:58:06::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.16:58:07::SCWMssOS::Finished building libraries

TRACE::2020-08-29.16:58:07::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.16:58:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.16:58:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.16:58:07::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.16:58:07::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.16:58:07::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.16:58:07::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.16:58:07::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.16:58:07::SCWSystem::dir created 
TRACE::2020-08-29.16:58:07::SCWSystem::Writing the bif 
TRACE::2020-08-29.16:58:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.16:58:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.16:58:07::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.16:58:07::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.16:58:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.16:58:07::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.16:58:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:58:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:58:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_41
TRACE::2020-08-29.16:58:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_41
TRACE::2020-08-29.16:58:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:58:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:58:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:07::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.16:58:07::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.16:58:07::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.16:58:07::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.16:58:07::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.16:58:07::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_41
TRACE::2020-08-29.16:58:07::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_41
TRACE::2020-08-29.16:58:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.16:58:07::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.16:58:07::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.16:58:07::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_41
TRACE::2020-08-29.18:30:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_41
TRACE::2020-08-29.18:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:11::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_41
TRACE::2020-08-29.18:30:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_41
TRACE::2020-08-29.18:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_41
TRACE::2020-08-29.18:30:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_41
TRACE::2020-08-29.18:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:30:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:11::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_43
TRACE::2020-08-29.18:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:11::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.18:30:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.18:30:11::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:30:11::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.18:30:11::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.18:30:12::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_44
TRACE::2020-08-29.18:30:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.18:30:12::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:12::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:30:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_44
TRACE::2020-08-29.18:30:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_44
TRACE::2020-08-29.18:30:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:30:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:12::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.18:30:13::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.18:30:13::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.18:30:13::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.18:30:13::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:30:13::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:30:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.18:30:13::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.18:30:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.18:30:13::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:30:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:30:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.18:30:13::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.18:30:13::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:30:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.18:30:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:30:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:30:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:30:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_45
TRACE::2020-08-29.18:30:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:30:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:30:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:30:13::SCWReader::No isolation master present  
TRACE::2020-08-29.18:30:25::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.18:30:25::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.18:30:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.18:30:31::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.18:30:31::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.18:30:31::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_45
TRACE::2020-08-29.18:31:28::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.18:31:28::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.18:31:28::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_46
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:28::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_46
TRACE::2020-08-29.18:31:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_46
TRACE::2020-08-29.18:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_46
TRACE::2020-08-29.18:31:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_46
TRACE::2020-08-29.18:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/tempdsa/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::update - Opened existing hwdb axis_dma_design_wrapper_47
TRACE::2020-08-29.18:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:28::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.18:31:28::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.18:31:28::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:31:28::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2020-08-29.18:31:28::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.18:31:28::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_48
TRACE::2020-08-29.18:31:28::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.18:31:28::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:28::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:28::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:28::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_48
TRACE::2020-08-29.18:31:28::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_48
TRACE::2020-08-29.18:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:28::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:28::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:28::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-29.18:31:29::SCWPlatform::Clearing the existing platform
TRACE::2020-08-29.18:31:29::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-29.18:31:29::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:29::SCWSystem::Clearing the domains completed.
TRACE::2020-08-29.18:31:29::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:29::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-29.18:31:29::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWReader::Active system found as  axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:31:29::SCWReader::Handling sysconfig axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:31:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:29::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:29::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:29::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:29::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-29.18:31:29::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:29::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:29::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:29::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-08-29.18:31:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-29.18:31:29::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:30::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:30::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:30::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:30::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:30::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:30::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:30::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:30::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:30::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:30::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.18:31:30::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.18:31:30::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:31:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-29.18:31:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-29.18:31:30::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:30::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:30::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:30::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:30::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:30::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:30::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:30::SCWReader::No isolation master present  
TRACE::2020-08-29.18:31:37::SCWMssOS::cleaning the bsp 
TRACE::2020-08-29.18:31:37::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-08-29.18:31:37::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-08-29.18:31:43::SCWPlatform::Started generating the artifacts platform axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:31:43::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-29.18:31:43::SCWPlatform::Started generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
LOG::2020-08-29.18:31:43::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-08-29.18:31:43::SCWSystem::Not a boot domain 
LOG::2020-08-29.18:31:43::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-08-29.18:31:43::SCWDomain::Generating domain artifcats
TRACE::2020-08-29.18:31:43::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-29.18:31:43::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-29.18:31:43::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:43::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:43::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:43::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:43::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:43::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:43::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_49
TRACE::2020-08-29.18:31:43::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-08-29.18:31:43::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-08-29.18:31:43::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_50
TRACE::2020-08-29.18:31:43::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:43::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:43::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:43::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-08-29.18:31:43::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-29.18:31:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-29.18:31:43::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-08-29.18:31:43::SCWMssOS::doing bsp build ... 
TRACE::2020-08-29.18:31:43::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-08-29.18:31:43::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.18:31:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.18:31:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.18:31:43::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:43::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.18:31:43::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-08-29.18:31:43::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-08-29.18:31:43::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:43::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.18:31:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-08-29.18:31:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-08-29.18:31:43::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:43::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.18:31:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.18:31:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.18:31:43::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:43::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.18:31:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.18:31:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.18:31:43::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:44::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.18:31:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-08-29.18:31:44::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-08-29.18:31:44::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:44::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.18:31:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.18:31:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.18:31:44::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:44::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.18:31:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-08-29.18:31:44::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-08-29.18:31:44::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:44::SCWMssOS::include

TRACE::2020-08-29.18:31:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-08-29.18:31:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.18:31:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.18:31:44::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:44::SCWMssOS::Compiling gpio

TRACE::2020-08-29.18:31:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-08-29.18:31:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-08-29.18:31:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-08-29.18:31:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:45::SCWMssOS::Compiling axidma

TRACE::2020-08-29.18:31:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-08-29.18:31:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-08-29.18:31:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-08-29.18:31:46::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:46::SCWMssOS::Compiling tmrctr

TRACE::2020-08-29.18:31:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-08-29.18:31:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.18:31:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.18:31:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:46::SCWMssOS::Compiling cpu

TRACE::2020-08-29.18:31:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-08-29.18:31:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-08-29.18:31:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-08-29.18:31:46::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:46::SCWMssOS::Compiling intc

TRACE::2020-08-29.18:31:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-08-29.18:31:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-08-29.18:31:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-08-29.18:31:47::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:47::SCWMssOS::Compiling uartlite

TRACE::2020-08-29.18:31:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-08-29.18:31:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-08-29.18:31:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-08-29.18:31:47::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:47::SCWMssOS::Compiling bram

TRACE::2020-08-29.18:31:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-08-29.18:31:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-08-29.18:31:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-08-29.18:31:47::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-08-29.18:31:47::SCWMssOS::Compiling standalone

TRACE::2020-08-29.18:31:49::SCWMssOS::Compiling FreeRTOS

TRACE::2020-08-29.18:31:50::SCWMssOS::Finished building libraries

TRACE::2020-08-29.18:31:50::SCWMssOS::Copying to export directory.
TRACE::2020-08-29.18:31:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-29.18:31:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-29.18:31:50::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-08-29.18:31:50::SCWSystem::Completed Processing the sysconfig axisDMAPlatform_FreeRTOS
LOG::2020-08-29.18:31:50::SCWPlatform::Completed generating the artifacts for system configuration axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:31:50::SCWPlatform::Started preparing the platform 
TRACE::2020-08-29.18:31:50::SCWSystem::Writing the bif file for system config axisDMAPlatform_FreeRTOS
TRACE::2020-08-29.18:31:50::SCWSystem::dir created 
TRACE::2020-08-29.18:31:50::SCWSystem::Writing the bif 
TRACE::2020-08-29.18:31:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-29.18:31:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-29.18:31:50::SCWPlatform::Completed generating the platform
TRACE::2020-08-29.18:31:50::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-29.18:31:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-29.18:31:50::SCWMssOS::Commit changes completed.
TRACE::2020-08-29.18:31:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_50
TRACE::2020-08-29.18:31:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_50
TRACE::2020-08-29.18:31:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:50::SCWWriter::formatted JSON is {
	"platformName":	"axisDMAPlatform_FreeRTOS",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"axisDMAPlatform_FreeRTOS",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"axisDMAPlatform_FreeRTOS",
	"systems":	[{
			"systemName":	"axisDMAPlatform_FreeRTOS",
			"systemDesc":	"axisDMAPlatform_FreeRTOS",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"axisDMAPlatform_FreeRTOS",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"211dbb8a00d40819aa75748ffd907a33",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"11024",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-29.18:31:50::SCWPlatform::updated the xpfm file.
TRACE::2020-08-29.18:31:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw
TRACE::2020-08-29.18:31:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/hw/axis_dma_design_wrapper.xsa
TRACE::2020-08-29.18:31:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-08-29.18:31:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_50
TRACE::2020-08-29.18:31:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_50
TRACE::2020-08-29.18:31:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-29.18:31:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-08-29.18:31:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-08-29.18:31:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/axisDMAPlatform_FreeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
