lbl_80D2F034:
/* 80D2F034 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 80D2F038 00000004  7C 08 02 A6 */	mflr r0
/* 80D2F03C 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 80D2F040 0000000C  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 80D2F044 00000010  F3 E1 00 78 */	psq_st f31, 120(r1), 0, 0 /* qr0 */
/* 80D2F048 00000014  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 80D2F04C 00000018  F3 C1 00 68 */	psq_st f30, 104(r1), 0, 0 /* qr0 */
/* 80D2F050 00000000  39 61 00 60 */	addi r11, r1, 0x60
/* 80D2F054 00000004  4B FF FB A5 */	bl _savegpr_23
/* 80D2F058 00000008  7C 78 1B 78 */	mr r24, r3
/* 80D2F05C 0000000C  3C 60 00 00 */	lis r3, lit_3807@ha /* 80D2FD58 */
/* 80D2F060 00000010  3B 63 00 00 */	addi r27, r3, lit_3807@l /* 80D2FD58 */
/* 80D2F064 00000014  80 78 00 B0 */	lwz r3, 0xb0(r24)
/* 80D2F068 00000018  54 60 C7 BF */	rlwinm. r0, r3, 0x18, 0x1e, 0x1f
/* 80D2F06C 0000001C  41 82 02 90 */	beq lbl_80D2F2FC
/* 80D2F070 00000020  54 60 B7 3E */	rlwinm r0, r3, 0x16, 0x1c, 0x1f
/* 80D2F074 00000024  2C 00 00 01 */	cmpwi r0, 1
/* 80D2F078 00000028  40 82 00 08 */	bne lbl_80D2F080
/* 80D2F07C 0000002C  48 00 02 80 */	b lbl_80D2F2FC
lbl_80D2F080:
/* 80D2F080 00000000  38 A0 00 00 */	li r5, 0
/* 80D2F084 00000004  3C 60 00 00 */	lis r3, target_info_count@ha /* 80D2FE78 */
/* 80D2F088 00000008  90 A3 00 00 */	stw r5, target_info_count@l(r3) /* 80D2FE78 */
/* 80D2F08C 0000000C  7C A3 2B 78 */	mr r3, r5
/* 80D2F090 00000010  3C 80 00 00 */	lis r4, target_info@ha /* 80D2FE50 */
/* 80D2F094 00000014  38 84 00 00 */	addi r4, r4, target_info@l /* 80D2FE50 */
/* 80D2F098 00000018  38 00 00 0A */	li r0, 0xa
/* 80D2F09C 0000001C  7C 09 03 A6 */	mtctr r0
lbl_80D2F0A0:
/* 80D2F0A0 00000000  7C A4 19 2E */	stwx r5, r4, r3
/* 80D2F0A4 00000004  38 63 00 04 */	addi r3, r3, 4
/* 80D2F0A8 00000008  42 00 FF F8 */	bdnz lbl_80D2F0A0
/* 80D2F0AC 0000000C  3C 60 00 00 */	lis r3, s_a_sub__FPvPv@ha /* 80D2ECA4 */
/* 80D2F0B0 00000010  38 63 00 00 */	addi r3, r3, s_a_sub__FPvPv@l /* 80D2ECA4 */
/* 80D2F0B4 00000014  7F 04 C3 78 */	mr r4, r24
/* 80D2F0B8 00000018  4B FF FB 41 */	bl fpcEx_Search__FPFPvPv_PvPv
/* 80D2F0BC 0000001C  3C 60 00 00 */	lis r3, target_info_count@ha /* 80D2FE78 */
/* 80D2F0C0 00000020  3B 83 00 00 */	addi r28, r3, target_info_count@l /* 80D2FE78 */
/* 80D2F0C4 00000024  80 1C 00 00 */	lwz r0, 0(r28)
/* 80D2F0C8 00000028  2C 00 00 00 */	cmpwi r0, 0
/* 80D2F0CC 0000002C  41 82 02 30 */	beq lbl_80D2F2FC
/* 80D2F0D0 00000030  3B 40 00 00 */	li r26, 0
/* 80D2F0D4 00000034  3A E0 00 00 */	li r23, 0
/* 80D2F0D8 00000038  3C 60 00 00 */	lis r3, target_info@ha /* 80D2FE50 */
/* 80D2F0DC 0000003C  3B A3 00 00 */	addi r29, r3, target_info@l /* 80D2FE50 */
/* 80D2F0E0 00000040  3C 60 00 00 */	lis r3, now__14mDoMtx_stack_c@ha /* 803DD470 */
/* 80D2F0E4 00000044  3B C3 00 00 */	addi r30, r3, now__14mDoMtx_stack_c@l /* 803DD470 */
/* 80D2F0E8 00000048  7F DF F3 78 */	mr r31, r30
/* 80D2F0EC 0000004C  C3 FB 00 00 */	lfs f31, 0(r27)
/* 80D2F0F0 00000050  C3 DB 00 04 */	lfs f30, 4(r27)
/* 80D2F0F4 00000054  48 00 01 FC */	b lbl_80D2F2F0
lbl_80D2F0F8:
/* 80D2F0F8 00000000  7F 3D B8 2E */	lwzx r25, r29, r23
/* 80D2F0FC 00000004  38 61 00 14 */	addi r3, r1, 0x14
/* 80D2F100 00000008  38 99 04 BC */	addi r4, r25, 0x4bc
/* 80D2F104 0000000C  38 B8 04 D0 */	addi r5, r24, 0x4d0
/* 80D2F108 00000010  4B FF FA F1 */	bl __mi__4cXyzCFRC3Vec
/* 80D2F10C 00000014  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 80D2F110 00000018  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 80D2F114 0000001C  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 80D2F118 00000020  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 80D2F11C 00000024  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80D2F120 00000028  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 80D2F124 0000002C  38 61 00 08 */	addi r3, r1, 8
/* 80D2F128 00000030  38 99 04 D0 */	addi r4, r25, 0x4d0
/* 80D2F12C 00000034  38 B8 04 D0 */	addi r5, r24, 0x4d0
/* 80D2F130 00000038  4B FF FA C9 */	bl __mi__4cXyzCFRC3Vec
/* 80D2F134 0000003C  C0 01 00 08 */	lfs f0, 8(r1)
/* 80D2F138 00000040  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 80D2F13C 00000044  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80D2F140 00000048  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 80D2F144 0000004C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80D2F148 00000050  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 80D2F14C 00000054  7F C3 F3 78 */	mr r3, r30
/* 80D2F150 00000058  A8 18 04 DE */	lha r0, 0x4de(r24)
/* 80D2F154 0000005C  7C 00 00 D0 */	neg r0, r0
/* 80D2F158 00000060  7C 04 07 34 */	extsh r4, r0
/* 80D2F15C 00000064  4B FF FA 9D */	bl mDoMtx_YrotS__FPA4_fs
/* 80D2F160 00000068  7F C3 F3 78 */	mr r3, r30
/* 80D2F164 0000006C  38 81 00 2C */	addi r4, r1, 0x2c
/* 80D2F168 00000070  7C 85 23 78 */	mr r5, r4
/* 80D2F16C 00000074  4B FF FA 8D */	bl PSMTXMultVec
/* 80D2F170 00000078  7F E3 FB 78 */	mr r3, r31
/* 80D2F174 0000007C  38 81 00 20 */	addi r4, r1, 0x20
/* 80D2F178 00000080  7C 85 23 78 */	mr r5, r4
/* 80D2F17C 00000084  4B FF FA 7D */	bl PSMTXMultVec
/* 80D2F180 00000088  38 60 00 00 */	li r3, 0
/* 80D2F184 0000008C  7C 60 1B 78 */	mr r0, r3
/* 80D2F188 00000090  C0 21 00 34 */	lfs f1, 0x34(r1)
/* 80D2F18C 00000094  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 80D2F190 00000098  EC 21 00 32 */	fmuls f1, f1, f0
/* 80D2F194 0000009C  FC 01 F8 40 */	fcmpo cr0, f1, f31
/* 80D2F198 00000000  40 80 00 64 */	bge lbl_80D2F1FC
/* 80D2F19C 00000004  C0 A1 00 2C */	lfs f5, 0x2c(r1)
/* 80D2F1A0 00000008  C0 7B 00 04 */	lfs f3, 4(r27)
/* 80D2F1A4 0000000C  C0 98 04 EC */	lfs f4, 0x4ec(r24)
/* 80D2F1A8 00000010  FC 20 20 50 */	fneg f1, f4
/* 80D2F1AC 00000014  EC 43 00 72 */	fmuls f2, f3, f1
/* 80D2F1B0 000000B8  FC 05 10 40 */	fcmpo cr0, f5, f2
/* 80D2F1B4 00000000  40 81 00 48 */	ble lbl_80D2F1FC
/* 80D2F1B8 00000004  EC 23 01 32 */	fmuls f1, f3, f4
/* 80D2F1BC 000000C4  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80D2F1C0 00000000  40 80 00 3C */	bge lbl_80D2F1FC
/* 80D2F1C4 00000004  C0 61 00 20 */	lfs f3, 0x20(r1)
/* 80D2F1C8 000000D0  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 80D2F1CC 00000000  40 81 00 30 */	ble lbl_80D2F1FC
/* 80D2F1D0 000000D8  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F1D4 00000000  40 80 00 28 */	bge lbl_80D2F1FC
/* 80D2F1D8 00000004  C0 61 00 30 */	lfs f3, 0x30(r1)
/* 80D2F1DC 000000E4  FC 03 F8 40 */	fcmpo cr0, f3, f31
/* 80D2F1E0 00000000  40 81 00 1C */	ble lbl_80D2F1FC
/* 80D2F1E4 00000004  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80D2F1E8 00000008  C0 38 04 F0 */	lfs f1, 0x4f0(r24)
/* 80D2F1EC 0000000C  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2F1F0 000000F8  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F1F4 00000000  40 80 00 08 */	bge lbl_80D2F1FC
/* 80D2F1F8 00000004  38 00 00 01 */	li r0, 1
lbl_80D2F1FC:
/* 80D2F1FC 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2F200 00000004  41 82 00 3C */	beq lbl_80D2F23C
/* 80D2F204 00000008  38 00 00 00 */	li r0, 0
/* 80D2F208 0000000C  C0 61 00 24 */	lfs f3, 0x24(r1)
/* 80D2F20C 00000010  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80D2F210 00000014  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F214 00000000  40 81 00 1C */	ble lbl_80D2F230
/* 80D2F218 00000004  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80D2F21C 00000008  C0 38 04 F0 */	lfs f1, 0x4f0(r24)
/* 80D2F220 0000000C  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2F224 00000028  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F228 00000000  40 80 00 08 */	bge lbl_80D2F230
/* 80D2F22C 00000004  38 00 00 01 */	li r0, 1
lbl_80D2F230:
/* 80D2F230 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2F234 00000004  41 82 00 08 */	beq lbl_80D2F23C
/* 80D2F238 00000008  38 60 00 01 */	li r3, 1
lbl_80D2F23C:
/* 80D2F23C 00000000  38 80 00 00 */	li r4, 0
/* 80D2F240 00000004  7C 80 23 78 */	mr r0, r4
/* 80D2F244 00000008  C0 61 00 20 */	lfs f3, 0x20(r1)
/* 80D2F248 0000000C  C0 58 04 EC */	lfs f2, 0x4ec(r24)
/* 80D2F24C 00000010  FC 20 10 50 */	fneg f1, f2
/* 80D2F250 00000014  EC 3E 00 72 */	fmuls f1, f30, f1
/* 80D2F254 00000018  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F258 00000000  40 81 00 38 */	ble lbl_80D2F290
/* 80D2F25C 00000004  EC 3E 00 B2 */	fmuls f1, f30, f2
/* 80D2F260 00000024  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F264 00000000  40 80 00 2C */	bge lbl_80D2F290
/* 80D2F268 00000004  C0 61 00 24 */	lfs f3, 0x24(r1)
/* 80D2F26C 00000008  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80D2F270 00000034  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F274 00000000  40 81 00 1C */	ble lbl_80D2F290
/* 80D2F278 00000004  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80D2F27C 00000008  C0 38 04 F0 */	lfs f1, 0x4f0(r24)
/* 80D2F280 0000000C  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2F284 00000048  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2F288 00000000  40 80 00 08 */	bge lbl_80D2F290
/* 80D2F28C 00000004  38 00 00 01 */	li r0, 1
lbl_80D2F290:
/* 80D2F290 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2F294 00000004  41 82 00 3C */	beq lbl_80D2F2D0
/* 80D2F298 00000008  38 00 00 00 */	li r0, 0
/* 80D2F29C 0000000C  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80D2F2A0 00000010  C0 78 04 F4 */	lfs f3, 0x4f4(r24)
/* 80D2F2A4 00000014  FC 20 18 50 */	fneg f1, f3
/* 80D2F2A8 00000018  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2F2AC 0000001C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80D2F2B0 00000000  40 81 00 14 */	ble lbl_80D2F2C4
/* 80D2F2B4 00000004  EC 22 00 F2 */	fmuls f1, f2, f3
/* 80D2F2B8 00000028  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80D2F2BC 00000000  40 80 00 08 */	bge lbl_80D2F2C4
/* 80D2F2C0 00000004  38 00 00 01 */	li r0, 1
lbl_80D2F2C4:
/* 80D2F2C4 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2F2C8 00000004  41 82 00 08 */	beq lbl_80D2F2D0
/* 80D2F2CC 00000008  38 80 00 01 */	li r4, 1
lbl_80D2F2D0:
/* 80D2F2D0 00000000  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80D2F2D4 00000004  40 82 00 0C */	bne lbl_80D2F2E0
/* 80D2F2D8 00000008  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 80D2F2DC 0000000C  41 82 00 0C */	beq lbl_80D2F2E8
lbl_80D2F2E0:
/* 80D2F2E0 00000000  7F 23 CB 78 */	mr r3, r25
/* 80D2F2E4 00000004  4B FF F9 15 */	bl fopAcM_delete__FP10fopAc_ac_c
lbl_80D2F2E8:
/* 80D2F2E8 00000000  3B 5A 00 01 */	addi r26, r26, 1
/* 80D2F2EC 00000004  3A F7 00 04 */	addi r23, r23, 4
lbl_80D2F2F0:
/* 80D2F2F0 00000000  80 1C 00 00 */	lwz r0, 0(r28)
/* 80D2F2F4 00000004  7C 1A 00 00 */	cmpw r26, r0
/* 80D2F2F8 00000008  41 80 FE 00 */	blt lbl_80D2F0F8
lbl_80D2F2FC:
/* 80D2F2FC 00000000  E3 E1 00 78 */	psq_l f31, 120(r1), 0, 0 /* qr0 */
/* 80D2F300 00000000  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 80D2F304 00000008  E3 C1 00 68 */	psq_l f30, 104(r1), 0, 0 /* qr0 */
/* 80D2F308 00000000  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 80D2F30C 00000004  39 61 00 60 */	addi r11, r1, 0x60
/* 80D2F310 00000008  4B FF F8 E9 */	bl _restgpr_23
/* 80D2F314 0000000C  80 01 00 84 */	lwz r0, 0x84(r1)
/* 80D2F318 00000010  7C 08 03 A6 */	mtlr r0
/* 80D2F31C 00000014  38 21 00 80 */	addi r1, r1, 0x80
/* 80D2F320 00000018  4E 80 00 20 */	blr 
