Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Mon Jun  2 02:46:45 2025
| Host             : archlinux running 64-bit Arch Linux
| Command          : report_power -file alinx_ax7203_power.rpt
| Design           : alinx_ax7203
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.008        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.857        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 82.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        8 |       --- |             --- |
| Slice Logic              |     0.013 |    12780 |       --- |             --- |
|   LUT as Logic           |     0.011 |     5689 |    133800 |            4.25 |
|   CARRY4                 |     0.001 |      372 |     33450 |            1.11 |
|   Register               |    <0.001 |     5209 |    267600 |            1.95 |
|   LUT as Distributed RAM |    <0.001 |      144 |     46200 |            0.31 |
|   F7/F8 Muxes            |    <0.001 |       51 |    133800 |            0.04 |
|   LUT as Shift Register  |    <0.001 |        5 |     46200 |            0.01 |
|   Others                 |     0.000 |       51 |       --- |             --- |
| Signals                  |     0.015 |    10949 |       --- |             --- |
| Block RAM                |     0.031 |     31.5 |       365 |            8.63 |
| PLL                      |     0.144 |        1 |        10 |           10.00 |
| DSPs                     |     0.002 |        4 |       740 |            0.54 |
| I/O                      |     0.630 |      108 |       285 |           37.89 |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.008 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.136 |       0.102 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.193 |       0.163 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.091 |       0.086 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.123 |       0.118 |      0.005 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------+-----------------+
| Clock       | Domain      | Constraint (ns) |
+-------------+-------------+-----------------+
| clk200_p    | clk200_p    |             5.0 |
| crg_clkout0 | crg_clkout0 |            20.0 |
| crg_clkout1 | crg_clkout1 |             5.0 |
| crg_clkout2 | crg_clkout2 |             5.0 |
| crg_clkout3 | crg_clkout3 |             5.0 |
| pll_fb      | pll_fb      |             5.0 |
+-------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| alinx_ax7203               |     0.857 |
|   IOBUF                    |     0.002 |
|   IOBUFDS                  |     0.014 |
|     OBUFTDS                |     0.002 |
|   IOBUFDS_1                |     0.014 |
|     OBUFTDS                |     0.002 |
|   IOBUFDS_2                |     0.014 |
|     OBUFTDS                |     0.002 |
|   IOBUFDS_3                |     0.014 |
|     OBUFTDS                |     0.002 |
|   IOBUF_1                  |     0.003 |
|   IOBUF_10                 |     0.002 |
|   IOBUF_11                 |     0.002 |
|   IOBUF_12                 |     0.002 |
|   IOBUF_13                 |     0.002 |
|   IOBUF_14                 |     0.002 |
|   IOBUF_15                 |     0.002 |
|   IOBUF_16                 |     0.002 |
|   IOBUF_17                 |     0.002 |
|   IOBUF_18                 |     0.002 |
|   IOBUF_19                 |     0.002 |
|   IOBUF_2                  |     0.002 |
|   IOBUF_20                 |     0.002 |
|   IOBUF_21                 |     0.002 |
|   IOBUF_22                 |     0.003 |
|   IOBUF_23                 |     0.002 |
|   IOBUF_24                 |     0.002 |
|   IOBUF_25                 |     0.002 |
|   IOBUF_26                 |     0.003 |
|   IOBUF_27                 |     0.002 |
|   IOBUF_28                 |     0.002 |
|   IOBUF_29                 |     0.002 |
|   IOBUF_3                  |     0.003 |
|   IOBUF_30                 |     0.002 |
|   IOBUF_31                 |     0.003 |
|   IOBUF_4                  |     0.002 |
|   IOBUF_5                  |     0.002 |
|   IOBUF_6                  |     0.002 |
|   IOBUF_7                  |     0.003 |
|   IOBUF_8                  |     0.002 |
|   IOBUF_9                  |     0.002 |
|   OBUFDS                   |     0.002 |
|   VexRiscv                 |     0.020 |
|     IBusCachedPlugin_cache |     0.004 |
|     dataCache_1            |     0.003 |
|   cordic_dac               |     0.013 |
|     u_cordic               |     0.011 |
|     u_dac_out              |     0.002 |
+----------------------------+-----------+


