verilog work ../design/iir.v ../design/iir_test.v