// Seed: 239410925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  logic [7:0] id_6, id_7;
  wire id_8;
  wire id_9;
  integer id_10;
  assign id_7[1] = 1'b0;
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  wor   id_6,
    output wor   id_7,
    input  uwire id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
endmodule
