

================================================================
== Vivado HLS Report for 'AddBias'
================================================================
* Date:           Mon Feb 27 15:59:43 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.091|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   51|  196611|   51|  196611|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+-------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |   49|  196609|         3|          1|          1| 48 ~ 196608 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     794|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        0|      -|      224|     176|    -|
|Multiplexer      |        -|      -|        -|     195|    -|
|Register         |        -|      -|      611|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      835|    1165|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |bias_0_U   |AddBias_bias_0   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_1_U   |AddBias_bias_1   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_10_U  |AddBias_bias_10  |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_11_U  |AddBias_bias_11  |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_12_U  |AddBias_bias_12  |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_13_U  |AddBias_bias_13  |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_14_U  |AddBias_bias_14  |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_15_U  |AddBias_bias_15  |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_2_U   |AddBias_bias_2   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_3_U   |AddBias_bias_3   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_4_U   |AddBias_bias_4   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_5_U   |AddBias_bias_5   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_6_U   |AddBias_bias_6   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_7_U   |AddBias_bias_7   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_8_U   |AddBias_bias_8   |        0|  14|  11|    0|    48|   14|     1|          672|
    |bias_9_U   |AddBias_bias_9   |        0|  14|  11|    0|    48|   14|     1|          672|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                 |        0| 224| 176|    0|   768|  224|    16|        10752|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln215_10_fu_906_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln215_11_fu_915_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln215_12_fu_924_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln215_13_fu_933_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln215_14_fu_942_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln215_15_fu_951_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_825_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_2_fu_834_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_3_fu_843_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_4_fu_852_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_5_fu_861_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_6_fu_870_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_7_fu_879_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_8_fu_888_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_9_fu_897_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln215_fu_816_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln525_fu_612_p2               |     +    |      0|  0|  45|          38|           1|
    |i_fu_806_p2                       |     +    |      0|  0|  15|           1|           6|
    |bound_fu_601_p2                   |     -    |      0|  0|  45|          38|          38|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op138         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op16          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln525_fu_607_p2              |   icmp   |      0|  0|  21|          38|          38|
    |icmp_ln527_fu_618_p2              |   icmp   |      0|  0|  11|           6|           6|
    |out_data_last_V_fu_993_p2         |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln527_fu_624_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 794|         649|         617|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_560_p4  |   9|          2|    6|         12|
    |i_0_reg_556                   |   9|          2|    6|         12|
    |in_V_data_V_blk_n             |   9|          2|    1|          2|
    |in_V_dest_V_blk_n             |   9|          2|    1|          2|
    |in_V_id_V_blk_n               |   9|          2|    1|          2|
    |in_V_last_V_blk_n             |   9|          2|    1|          2|
    |in_V_user_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_545        |   9|          2|   38|         76|
    |out_V_data_V_blk_n            |   9|          2|    1|          2|
    |out_V_data_V_din              |  15|          3|  512|       1536|
    |out_V_dest_V_blk_n            |   9|          2|    1|          2|
    |out_V_id_V_blk_n              |   9|          2|    1|          2|
    |out_V_last_V_blk_n            |   9|          2|    1|          2|
    |out_V_last_V_din              |  15|          3|    1|          3|
    |out_V_user_V_blk_n            |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 195|         42|  577|       1669|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |bound_reg_999                      |  34|   0|   38|          4|
    |i_0_reg_556                        |   6|   0|    6|          0|
    |i_reg_1178                         |   6|   0|    6|          0|
    |icmp_ln525_reg_1004                |   1|   0|    1|          0|
    |icmp_ln525_reg_1004_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_545             |  38|   0|   38|          0|
    |p_Result_10_reg_1128               |  32|   0|   32|          0|
    |p_Result_11_reg_1138               |  32|   0|   32|          0|
    |p_Result_12_reg_1148               |  32|   0|   32|          0|
    |p_Result_13_reg_1158               |  32|   0|   32|          0|
    |p_Result_14_reg_1168               |  32|   0|   32|          0|
    |p_Result_1_reg_1028                |  32|   0|   32|          0|
    |p_Result_2_reg_1038                |  32|   0|   32|          0|
    |p_Result_3_reg_1048                |  32|   0|   32|          0|
    |p_Result_4_reg_1058                |  32|   0|   32|          0|
    |p_Result_5_reg_1068                |  32|   0|   32|          0|
    |p_Result_6_reg_1078                |  32|   0|   32|          0|
    |p_Result_7_reg_1088                |  32|   0|   32|          0|
    |p_Result_8_reg_1098                |  32|   0|   32|          0|
    |p_Result_9_reg_1108                |  32|   0|   32|          0|
    |p_Result_s_reg_1118                |  32|   0|   32|          0|
    |select_ln527_reg_1013              |   6|   0|    6|          0|
    |trunc_ln647_reg_1018               |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 611|   0|  615|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    AddBias   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    AddBias   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    AddBias   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    AddBias   | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    AddBias   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    AddBias   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    AddBias   | return value |
|in_V_data_V_dout     |  in |  512|   ap_fifo  |  in_V_data_V |    pointer   |
|in_V_data_V_empty_n  |  in |    1|   ap_fifo  |  in_V_data_V |    pointer   |
|in_V_data_V_read     | out |    1|   ap_fifo  |  in_V_data_V |    pointer   |
|in_V_id_V_dout       |  in |    8|   ap_fifo  |   in_V_id_V  |    pointer   |
|in_V_id_V_empty_n    |  in |    1|   ap_fifo  |   in_V_id_V  |    pointer   |
|in_V_id_V_read       | out |    1|   ap_fifo  |   in_V_id_V  |    pointer   |
|in_V_dest_V_dout     |  in |    8|   ap_fifo  |  in_V_dest_V |    pointer   |
|in_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  in_V_dest_V |    pointer   |
|in_V_dest_V_read     | out |    1|   ap_fifo  |  in_V_dest_V |    pointer   |
|in_V_user_V_dout     |  in |   16|   ap_fifo  |  in_V_user_V |    pointer   |
|in_V_user_V_empty_n  |  in |    1|   ap_fifo  |  in_V_user_V |    pointer   |
|in_V_user_V_read     | out |    1|   ap_fifo  |  in_V_user_V |    pointer   |
|in_V_last_V_dout     |  in |    1|   ap_fifo  |  in_V_last_V |    pointer   |
|in_V_last_V_empty_n  |  in |    1|   ap_fifo  |  in_V_last_V |    pointer   |
|in_V_last_V_read     | out |    1|   ap_fifo  |  in_V_last_V |    pointer   |
|out_V_data_V_din     | out |  512|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_data_V_full_n  |  in |    1|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_data_V_write   | out |    1|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_id_V_din       | out |    8|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_id_V_full_n    |  in |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_id_V_write     | out |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_dest_V_din     | out |    8|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_dest_V_full_n  |  in |    1|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_dest_V_write   | out |    1|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_user_V_din     | out |   16|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_user_V_full_n  |  in |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_user_V_write   | out |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_last_V_din     | out |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_last_V_full_n  |  in |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_last_V_write   | out |    1|   ap_fifo  | out_V_last_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

