#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Mar 26 2013 11:48:29

#File Generated:     Oct 14 2014 23:52:25

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\bin/sjplacer.exe --proj-name DrivePlatform --netlist-vh2 DrivePlatform_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5_irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5_dmaconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5_dsiconn.cydata --pins-file PSoC5_Panther_100-TQFP.xml --lib-file DrivePlatform_p.lib --sdc-file DrivePlatform.sdc --io-pcf DrivePlatform.pci --outdir . --legacy-udb-reset

		Softjin Techologies Placer, Version 1.1

Build Date : Mar 26 2013	11:50:26

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - DrivePlatform_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark
Package                   - 
Defparam file             - 
SDC file                  - DrivePlatform.sdc
Output directory          - .
Timing library            - DrivePlatform_p.lib
IO Placement file         - DrivePlatform.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "DrivePlatform_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	19
    Number of Sequential MCs    	:	32
    Number of DPs               	:	10
    Number of Controls          	:	3
    Number of Status            	:	5
    Number of SyncCells         	:	0
    Number of count7cells       	:	2

Device Utilization Summary after Packing
    Macrocells                  :	51/192
    UDBS                        :	12/24
    IOs                         :	3/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency:  35.2 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency:  62.7 MHz | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: TIMER_CLOCK          | Frequency:  28.0 MHz | Target:   1.0 MHz
Clock: UART_IntClock        | Frequency:  42.7 MHz | Target:   0.9 MHz
Clock: UART_TEST_IntClock   | Frequency:  44.9 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency:   1.9 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency:  62.7 MHz | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: TIMER_CLOCK          | Frequency:   1.9 MHz | Target:   1.0 MHz
Clock: UART_IntClock        | Frequency:  40.7 MHz | Target:   0.9 MHz
Clock: UART_TEST_IntClock   | Frequency:  44.8 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	19
    Number of Sequential MCs    	:	32
    Number of DPs               	:	10
    Number of Controls          	:	3
    Number of Status            	:	5
    Number of SyncCells         	:	0
    Number of count7cells       	:	2
    Number of IOs       	:	3

Device Utilization Summary
    Macrocells                  :	51/192
    IOs                         :	3/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency:   1.9 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency:  62.7 MHz | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: TIMER_CLOCK          | Frequency:   1.9 MHz | Target:   1.0 MHz
Clock: UART_IntClock        | Frequency:  40.7 MHz | Target:   0.9 MHz
Clock: UART_TEST_IntClock   | Frequency:  44.8 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency:   1.9 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency:  62.7 MHz | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: TIMER_CLOCK          | Frequency:   1.9 MHz | Target:   1.0 MHz
Clock: UART_IntClock        | Frequency:  42.7 MHz | Target:   0.9 MHz
Clock: UART_TEST_IntClock   | Frequency:  44.9 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency:   1.9 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency:  60.6 MHz | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: TIMER_CLOCK          | Frequency:   1.9 MHz | Target:   1.0 MHz
Clock: UART_IntClock        | Frequency:  41.2 MHz | Target:   0.9 MHz
Clock: UART_TEST_IntClock   | Frequency:  44.9 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	19
    Number of Sequential MCs    	:	32
    Number of DPs               	:	10
    Number of Controls          	:	3
    Number of Status            	:	5
    Number of SyncCells         	:	0
    Number of count7cells       	:	2
    Number of IOs       	:	3

Device Utilization Summary
    Macrocells                  :	51/192
    IOs                         :	3/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency:   1.9 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency:  50.9 MHz | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: TIMER_CLOCK          | Frequency:   1.9 MHz | Target:   1.0 MHz
Clock: UART_IntClock        | Frequency:  42.8 MHz | Target:   0.9 MHz
Clock: UART_TEST_IntClock   | Frequency:  42.8 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 2.2 sec.

