Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Apr 11 12:29:35 2019
| Host         : ece07 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file image_top_timing_summary_routed.rpt -pb image_top_timing_summary_routed.pb -rpx image_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk_div/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 747 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.596        0.000                      0                  180        0.051        0.000                      0                  180        3.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.596        0.000                      0                  180        0.051        0.000                      0                  180        3.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hs_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.805ns (16.802%)  route 3.986ns (83.198%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         2.210     8.838    clk_div/enable_BUFG
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.962 r  clk_div/hs_i_2/O
                         net (fo=1, routed)           0.493     9.455    vga_control/clock_out_reg
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.579 r  vga_control/hs_i_1/O
                         net (fo=1, routed)           0.552    10.131    vga_control/hs_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  vga_control/hs_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  vga_control/hs_reg/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    12.727    vga_control/hs_reg
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.805ns (16.560%)  route 4.056ns (83.440%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.634    10.201    vga_control/vcounter[9]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[4]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X26Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.805ns (16.560%)  route 4.056ns (83.440%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.634    10.201    vga_control/vcounter[9]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X26Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.805ns (16.560%)  route 4.056ns (83.440%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.634    10.201    vga_control/vcounter[9]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[7]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X26Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.805ns (16.560%)  route 4.056ns (83.440%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.634    10.201    vga_control/vcounter[9]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[9]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X26Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.805ns (16.575%)  route 4.052ns (83.425%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.629    10.197    vga_control/vcounter[9]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[0]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.805ns (16.575%)  route 4.052ns (83.425%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.629    10.197    vga_control/vcounter[9]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[1]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.805ns (16.575%)  route 4.052ns (83.425%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.629    10.197    vga_control/vcounter[9]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[2]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.805ns (16.575%)  route 4.052ns (83.425%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.629    10.197    vga_control/vcounter[9]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[3]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.805ns (16.575%)  route 4.052ns (83.425%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=140, routed)         1.849     8.477    vga_control/enable
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.601 r  vga_control/hcounter[9]_i_1/O
                         net (fo=12, routed)          0.843     9.444    vga_control/hcounter
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.629    10.197    vga_control/vcounter[9]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    12.895    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[5]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X27Y49         FDRE (Setup_fdre_C_R)       -0.429    12.822    vga_control/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  2.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 clk_div/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.760%)  route 0.230ns (55.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.469    clk_div/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clk_div/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  clk_div/count_reg[25]/Q
                         net (fo=3, routed)           0.230     1.839    clk_div/count_reg_n_0_[25]
    SLICE_X23Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  clk_div/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.884    clk_div/clock_out_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.989    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
                         clock pessimism             -0.247     1.742    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.833    clk_div/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk_div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.475    clk_div/clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clk_div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_div/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.748    clk_div/count_reg_n_0_[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.908 r  clk_div/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clk_div/plusOp_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  clk_div/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.963    clk_div/data0[25]
    SLICE_X22Y50         FDRE                                         r  clk_div/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.985    clk_div/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clk_div/count_reg[25]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    clk_div/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.558%)  route 0.136ns (39.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga_control/hcounter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.778    vga_control/hcounter_reg_n_0_[0]
    SLICE_X30Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  vga_control/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga_control/plusOp[5]
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.992    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.614    vga_control/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.714%)  route 0.088ns (26.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.477    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     1.625 r  vga_control/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.088     1.712    vga_control/hcount[6]
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.098     1.810 r  vga_control/hcounter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.810    vga_control/plusOp[9]
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.992    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.598    vga_control/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  vga_control/vcounter_reg[7]/Q
                         net (fo=5, routed)           0.091     1.697    vga_control/vcounter_reg_n_0_[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.099     1.796 r  vga_control/vcounter[9]_i_3/O
                         net (fo=1, routed)           0.000     1.796    vga_control/plusOp__0[9]
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  vga_control/vcounter_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.092     1.570    vga_control/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_control/vcounter_reg[0]/Q
                         net (fo=7, routed)           0.133     1.751    vga_control/vcounter_reg_n_0_[0]
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  vga_control/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga_control/plusOp__0[5]
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092     1.570    vga_control/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_control/vcounter_reg[0]/Q
                         net (fo=7, routed)           0.181     1.800    vga_control/vcounter_reg_n_0_[0]
    SLICE_X27Y49         LUT4 (Prop_lut4_I2_O)        0.043     1.843 r  vga_control/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    vga_control/plusOp__0[3]
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  vga_control/vcounter_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.107     1.585    vga_control/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.477    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vga_control/hcounter_reg[2]/Q
                         net (fo=5, routed)           0.185     1.826    vga_control/hcounter_reg_n_0_[2]
    SLICE_X30Y46         LUT4 (Prop_lut4_I3_O)        0.043     1.869 r  vga_control/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga_control/plusOp[3]
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.992    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.131     1.608    vga_control/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_control/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  vga_control/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga_control/vid_reg/Q
                         net (fo=3, routed)           0.175     1.817    vga_control/vid
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.862 r  vga_control/vid_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga_control/vid_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  vga_control/vid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  vga_control/vid_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.598    vga_control/vid_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.231%)  route 0.186ns (46.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.477    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vga_control/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.186     1.827    vga_control/hcount[7]
    SLICE_X30Y46         LUT5 (Prop_lut5_I2_O)        0.048     1.875 r  vga_control/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga_control/plusOp[8]
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.992    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.131     1.608    vga_control/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clk_div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clk_div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clk_div/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_div/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_div/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_div/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y48    clk_div/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y51    pixel_push/B_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y52    pixel_push/B_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y50    pixel_push/G_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y53    pixel_push/G_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y50    pixel_push/G_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y53    pixel_push/R_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y51    pixel_push/R_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y52    pixel_push/R_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y53    pixel_push/addrIn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y55    pixel_push/addrIn_reg[10]/C



