{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724972105577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724972105577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 19:55:05 2024 " "Processing started: Thu Aug 29 19:55:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724972105577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972105577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semestral -c design " "Command: quartus_map --read_settings_files=on --write_settings_files=off semestral -c design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972105577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724972105666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724972105666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../button_handler.v" "" { Text "/home/andreojr/dev/project-elevator-ed/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/weight_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/weight_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_tb " "Found entity 1: weight_tb" {  } { { "../weight_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/weight.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight " "Found entity 1: weight" {  } { { "../weight.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/sos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/sos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos_handler_tb " "Found entity 1: sos_handler_tb" {  } { { "../sos_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/sos_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/sos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/sos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos " "Found entity 1: sos" {  } { { "../sos.v" "" { Text "/home/andreojr/dev/project-elevator-ed/sos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/movement_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/movement_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_tb " "Found entity 1: movement_tb" {  } { { "../movement_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "door DOOR movement.v(18) " "Verilog HDL Declaration information at movement.v(18): object \"door\" differs only in case from object \"DOOR\" in the same scope" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724972109137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/movement.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109137 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../led_disable.v " "Can't analyze file -- file ../led_disable.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724972109137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/goal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/goal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal_tb " "Found entity 1: goal_tb" {  } { { "../goal_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/goal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/goal.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal " "Found entity 1: goal" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_tb " "Found entity 1: frequency_tb" {  } { { "../frequency_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_move.v(18) " "Verilog HDL information at frequency_move.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../frequency_move.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_move.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1724972109138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency_move.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_move " "Found entity 1: frequency_move" {  } { { "../frequency_move.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency_door.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency_door.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_door " "Found entity 1: frequency_door" {  } { { "../frequency_door.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../frequency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/floor_types_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/floor_types_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types_tb " "Found entity 1: floor_types_tb" {  } { { "../floor_types_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/floor_types_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/floor_types.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/floor_types.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types " "Found entity 1: floor_types" {  } { { "../floor_types.v" "" { Text "/home/andreojr/dev/project-elevator-ed/floor_types.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/emergency_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/andreojr/dev/project-elevator-ed/emergency_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/emergency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/emergency.v" { { "Info" "ISGN_ENTITY_NAME" "1 emergency " "Found entity 1: emergency" {  } { { "../emergency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/emergency.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/door_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/door_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_tb " "Found entity 1: door_tb" {  } { { "../door_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/door_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/door.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/door.v" { { "Info" "ISGN_ENTITY_NAME" "1 door " "Found entity 1: door" {  } { { "../door.v" "" { Text "/home/andreojr/dev/project-elevator-ed/door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/design.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/design.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../design.v" "" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/delay_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/delay_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_tb " "Found entity 1: delay_tb" {  } { { "../delay_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/delay_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109140 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "delay.v(9) " "Verilog HDL Event Control warning at delay.v(9): Event Control contains a complex event expression" {  } { { "../delay.v" "" { Text "/home/andreojr/dev/project-elevator-ed/delay.v" 9 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1724972109140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../delay.v" "" { Text "/home/andreojr/dev/project-elevator-ed/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/buttons_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/buttons_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons_tb " "Found entity 1: buttons_tb" {  } { { "../buttons_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724972109141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button1 testbench.v(34) " "Verilog HDL Implicit Net warning at testbench.v(34): created implicit net for \"button1\"" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button2 testbench.v(35) " "Verilog HDL Implicit Net warning at testbench.v(35): created implicit net for \"button2\"" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button3 testbench.v(36) " "Verilog HDL Implicit Net warning at testbench.v(36): created implicit net for \"button3\"" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724972109158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:FREQUENCY " "Elaborating entity \"frequency\" for hierarchy \"frequency:FREQUENCY\"" {  } { { "../design.v" "FREQUENCY" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(14) " "Verilog HDL assignment warning at frequency.v(14): truncated value with size 32 to match size of target (26)" {  } { { "../frequency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724972109159 "|TOP|frequency:FREQUENCY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:BUTTON_HANDLER " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:BUTTON_HANDLER\"" {  } { { "../design.v" "BUTTON_HANDLER" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:MOVEMENT " "Elaborating entity \"movement\" for hierarchy \"movement:MOVEMENT\"" {  } { { "../design.v" "MOVEMENT" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_door movement:MOVEMENT\|frequency_door:FD " "Elaborating entity \"frequency_door\" for hierarchy \"movement:MOVEMENT\|frequency_door:FD\"" {  } { { "../movement.v" "FD" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_move movement:MOVEMENT\|frequency_move:FM " "Elaborating entity \"frequency_move\" for hierarchy \"movement:MOVEMENT\|frequency_move:FM\"" {  } { { "../movement.v" "FM" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency_move.v(22) " "Verilog HDL assignment warning at frequency_move.v(22): truncated value with size 32 to match size of target (26)" {  } { { "../frequency_move.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_move.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724972109161 "|TOP|movement:MOVEMENT|frequency_move:FM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_types movement:MOVEMENT\|floor_types:FT " "Elaborating entity \"floor_types\" for hierarchy \"movement:MOVEMENT\|floor_types:FT\"" {  } { { "../movement.v" "FT" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door movement:MOVEMENT\|door:DOOR " "Elaborating entity \"door\" for hierarchy \"movement:MOVEMENT\|door:DOOR\"" {  } { { "../movement.v" "DOOR" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal movement:MOVEMENT\|goal:GOAL " "Elaborating entity \"goal\" for hierarchy \"movement:MOVEMENT\|goal:GOAL\"" {  } { { "../movement.v" "GOAL" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109161 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_handler goal.v(18) " "Verilog HDL Always Construct warning at goal.v(18): variable \"move_handler\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "floor goal.v(19) " "Verilog HDL Always Construct warning at goal.v(19): variable \"floor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gf goal.v(35) " "Verilog HDL Always Construct warning at goal.v(35): variable \"gf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gf goal.v(37) " "Verilog HDL Always Construct warning at goal.v(37): variable \"gf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gf goal.v(17) " "Verilog HDL Always Construct warning at goal.v(17): inferring latch(es) for variable \"gf\", which holds its previous value in one or more paths through the always construct" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gf\[0\] goal.v(37) " "Inferred latch for \"gf\[0\]\" at goal.v(37)" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gf\[1\] goal.v(37) " "Inferred latch for \"gf\[1\]\" at goal.v(37)" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons movement:MOVEMENT\|buttons:BT " "Elaborating entity \"buttons\" for hierarchy \"movement:MOVEMENT\|buttons:BT\"" {  } { { "../movement.v" "BT" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(23) " "Verilog HDL warning at buttons.v(23): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 23 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "led1 buttons.v(22) " "Verilog HDL warning at buttons.v(22): assignments to led1 create a combinational loop" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 22 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(25) " "Verilog HDL warning at buttons.v(25): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 25 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "led2 buttons.v(24) " "Verilog HDL warning at buttons.v(24): assignments to led2 create a combinational loop" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 24 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(27) " "Verilog HDL warning at buttons.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "led3 buttons.v(26) " "Verilog HDL warning at buttons.v(26): assignments to led3 create a combinational loop" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 26 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emergency emergency:EMERGENCY " "Elaborating entity \"emergency\" for hierarchy \"emergency:EMERGENCY\"" {  } { { "../design.v" "EMERGENCY" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sos emergency:EMERGENCY\|sos:SOS " "Elaborating entity \"sos\" for hierarchy \"emergency:EMERGENCY\|sos:SOS\"" {  } { { "../emergency.v" "SOS" { Text "/home/andreojr/dev/project-elevator-ed/emergency.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight emergency:EMERGENCY\|weight:WEIGHT " "Elaborating entity \"weight\" for hierarchy \"emergency:EMERGENCY\|weight:WEIGHT\"" {  } { { "../emergency.v" "WEIGHT" { Text "/home/andreojr/dev/project-elevator-ed/emergency.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 weight.v(19) " "Verilog HDL assignment warning at weight.v(19): truncated value with size 32 to match size of target (3)" {  } { { "../weight.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724972109163 "|TOP|emergency:EMERGENCY|weight:WEIGHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 weight.v(21) " "Verilog HDL assignment warning at weight.v(21): truncated value with size 32 to match size of target (3)" {  } { { "../weight.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724972109163 "|TOP|emergency:EMERGENCY|weight:WEIGHT"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement:MOVEMENT\|goal:GOAL\|gf\[0\] " "Latch movement:MOVEMENT\|goal:GOAL\|gf\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement:MOVEMENT\|floor\[0\] " "Ports D and ENA on the latch are fed by the same signal movement:MOVEMENT\|floor\[0\]" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724972109424 ""}  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724972109424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement:MOVEMENT\|goal:GOAL\|gf\[1\] " "Latch movement:MOVEMENT\|goal:GOAL\|gf\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement:MOVEMENT\|floor\[1\] " "Ports D and ENA on the latch are fed by the same signal movement:MOVEMENT\|floor\[1\]" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724972109424 ""}  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724972109424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724972109491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreojr/dev/project-elevator-ed/quartus/output_files/design.map.smsg " "Generated suppressed messages file /home/andreojr/dev/project-elevator-ed/quartus/output_files/design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724972109773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724972109773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724972109789 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724972109789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724972109789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724972109789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724972109792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 19:55:09 2024 " "Processing ended: Thu Aug 29 19:55:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724972109792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724972109792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724972109792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724972109792 ""}
