<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>
defines: 
time_elapsed: 2.104s
ram usage: 41476 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzixocfhs/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: No timescale set for &#34;m&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: Compile module &#34;work@top&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:16</a>: Colliding compilation unit name: &#34;m&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:41</a>: Colliding compilation unit name: &#34;top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: Top level module &#34;work@m&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: Top level module &#34;work@top&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:16</a>: Multiply defined module &#34;work@m&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:41</a>: Multiply defined module &#34;work@top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 4
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpzixocfhs/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_m
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzixocfhs/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzixocfhs/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@m)
 |vpiName:work@m
 |uhdmallPackages:
 \_package: builtin, parent:work@m
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:1, parent:work@m
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiProcess:
   \_always: , line:9
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:9
       |vpiFullName:work@m
   |vpiNet:
   \_logic_net: (clk), line:2
     |vpiName:clk
     |vpiFullName:work@m.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2
     |vpiName:b
     |vpiFullName:work@m.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (p), line:3
     |vpiName:p
     |vpiFullName:work@m.p
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (q), line:3
     |vpiName:q
     |vpiFullName:work@m.q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r), line:3
     |vpiName:r
     |vpiFullName:work@m.r
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:29, parent:work@m
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_always: , line:33
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:33
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:37
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:37
           |vpiName:b
           |vpiFullName:work@top.b
         |vpiRhs:
         \_operation: , line:37
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (a), line:37
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiOperand:
           \_ref_obj: (y), line:37
             |vpiName:y
             |vpiFullName:work@top.y
   |vpiNet:
   \_logic_net: (x), line:30
     |vpiName:x
     |vpiFullName:work@top.x
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:31
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:31
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:1
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@m
     |vpiName:clk
     |vpiFullName:work@m.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@m
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2, parent:work@m
     |vpiName:b
     |vpiFullName:work@m.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (p), line:3, parent:work@m
     |vpiName:p
     |vpiFullName:work@m.p
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (q), line:3, parent:work@m
     |vpiName:q
     |vpiFullName:work@m.q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r), line:3, parent:work@m
     |vpiName:r
     |vpiFullName:work@m.r
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:29
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (x), line:30, parent:work@top
     |vpiName:x
     |vpiFullName:work@top.x
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:31, parent:work@top
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:31, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:36
Object: \work_m of type 3000
Object: \work_m of type 32
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \p of type 36
Object: \q of type 36
Object: \r of type 36
Object: \work_top of type 32
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \work_m of type 32
Object:  of type 1
Object:  of type 4
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \p of type 36
Object: \q of type 36
Object: \r of type 36
Object: \work_top of type 32
Object:  of type 1
Object:  of type 4
Object:  of type 3
Object: \b of type 608
Object:  of type 39
Object: \a of type 608
Object: \y of type 608
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_m&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20d9d80] str=&#39;\work_m&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&gt; [0x20da080] str=&#39;\clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&gt; [0x20da350] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&gt; [0x20da4f0] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&gt; [0x20da670] str=&#39;\p&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&gt; [0x20da7f0] str=&#39;\q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&gt; [0x20da9c0] str=&#39;\r&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:9</a>.0-9.0&gt; [0x20db3d0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:9</a>.0-9.0&gt; [0x20db5a0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20d9d80] str=&#39;\work_m&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&gt; [0x20da080] str=&#39;\clk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&gt; [0x20da350] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&gt; [0x20da4f0] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&gt; [0x20da670] str=&#39;\p&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&gt; [0x20da7f0] str=&#39;\q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&gt; [0x20da9c0] str=&#39;\r&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:9</a>.0-9.0&gt; [0x20db3d0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:9</a>.0-9.0&gt; [0x20db5a0] basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20dac60] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:30</a>.0-30.0&gt; [0x20dae30] str=&#39;\x&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:31</a>.0-31.0&gt; [0x20dafb0] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:31</a>.0-31.0&gt; [0x20db130] str=&#39;\b&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:33</a>.0-33.0&gt; [0x20db920]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:33</a>.0-33.0&gt; [0x20dba40]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dbc20]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dbf80] str=&#39;\b&#39;
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dc2a0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dc540] str=&#39;\a&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dc890] str=&#39;\y&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\b&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20dac60] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:30</a>.0-30.0&gt; [0x20dae30] str=&#39;\x&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:31</a>.0-31.0&gt; [0x20dafb0] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:31</a>.0-31.0&gt; [0x20db130] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:33</a>.0-33.0&gt; [0x20db920] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:33</a>.0-33.0&gt; [0x20dba40] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dbc20] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dbf80 -&gt; 0x20db130] str=&#39;\b&#39; basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dc2a0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dc540 -&gt; 0x20dafb0] str=&#39;\a&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>.0-37.0&gt; [0x20dc890 -&gt; 0x20f3180] str=&#39;\y&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:0</a>.0-0.0&gt; [0x20f3180] str=&#39;\y&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:37</a>: Warning: Identifier `\y&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_m

2.2. Analyzing design hierarchy..
Top module:  \work_m
Removing unused module `\work_top&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_m.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:9</a>$1&#39;.
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_m..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_m ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_m..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_m&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;p&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;r&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_m&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_m();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&#34; *)
  wire a;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&#34; *)
  wire b;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:2</a>.0-2.0&#34; *)
  wire clk;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&#34; *)
  wire p;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&#34; *)
  wire q;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:3</a>.0-3.0&#34; *)
  wire r;
endmodule

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: d7b59d4f43, CPU: user 0.01s system 0.00s, MEM: 13.73 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>