
TOP SOURCE: user_project_wrapper
SOURCE FILE(S): /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice
 /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
 /home/engtech/Desktop/Openlane_v2/memristor/xschem/simulation/core_flat_v4.spice
 /home/engtech/Desktop/Openlane_v2/memristor/lvs/user_project_wrapper/defines.v
 /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
 /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v
 /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v
TOP LAYOUT: user_project_wrapper
LAYOUT FILE: /home/engtech/Desktop/Openlane_v2/memristor/gds/user_project_wrapper.gds
EXTRACT_FLATGLOB: 
EXTRACT_ABSTRACT: *__fill_*
 *__fakediode_*
 *__tapvpwrvgnd_*
LVS_FLATTEN: 
LVS_NOFLATTEN: 
LVS_IGNORE: 
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/outputs/reports
 
Running hierarchical comparison between verilog and layout...
Creating /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/verilog.cells from the following files...
	/home/engtech/Desktop/Openlane_v2/memristor/lvs/user_project_wrapper/defines.v
	/home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
	/home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v
	/home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v
[INFO] Changing from /home/engtech/Desktop/Openlane_v2/memristor/gds/user_project_wrapper.gds
	to /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/layout.txt
Hierarchy check for user_project_wrapper passed.
 
Running soft connection check on layout...
WARNING: Tech files do not match:
/home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.tech/magic/sky130B.tech: version 1.0.424-0-g78b7bc3
/root/mpw_precheck/checks/be_checks//tech/sky130B/sky130B.tech: version 1.0.446-0-gdd7771c
Results may be incorrect. Contact efabless to update the soft connection rules.
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/outputs/reports
TOP: user_project_wrapper
LAYOUT: /home/engtech/Desktop/Openlane_v2/memristor/gds/user_project_wrapper.gds
EXTRACT_FLATGLOB: 
EXTRACT_ABSTRACT: *__fill_*
 *__fakediode_*
 *__tapvpwrvgnd_*
Extracting layout with well in background process. See /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext.log.
Extracting layout without well in background process. See /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/nowell.ext.log.
Netgen 1.5.254 compiled on Tue Apr 16 18:21:46 UTC 2024
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Reading netlist file /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext/user_project_wrapper.gds.nowell.spice
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__reram_reram_cell
Creating placeholder cell definition.
Reading netlist file /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/nowell.ext/user_project_wrapper.gds.nowell.spice
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__reram_reram_cell
Creating placeholder cell definition.

Reading setup file /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.tech/netgen/sky130B_setup.tcl

Model sky130_fd_pr__res_generic_po pin end_a == end_b
No property mult found for device sky130_fd_pr__res_generic_po
Model sky130_fd_pr__res_generic_po pin end_a == end_b
No property mult found for device sky130_fd_pr__res_generic_po
Model sky130_fd_pr__nfet_01v8 pin 1 == 3
No property mult found for device sky130_fd_pr__nfet_01v8
No property sa found for device sky130_fd_pr__nfet_01v8
No property sb found for device sky130_fd_pr__nfet_01v8
No property sd found for device sky130_fd_pr__nfet_01v8
No property nf found for device sky130_fd_pr__nfet_01v8
No property nrd found for device sky130_fd_pr__nfet_01v8
No property nrs found for device sky130_fd_pr__nfet_01v8
No property area found for device sky130_fd_pr__nfet_01v8
No property perim found for device sky130_fd_pr__nfet_01v8
No property topography found for device sky130_fd_pr__nfet_01v8
Model sky130_fd_pr__nfet_01v8 pin 1 == 3
No property mult found for device sky130_fd_pr__nfet_01v8
No property sa found for device sky130_fd_pr__nfet_01v8
No property sb found for device sky130_fd_pr__nfet_01v8
No property sd found for device sky130_fd_pr__nfet_01v8
No property nf found for device sky130_fd_pr__nfet_01v8
No property nrd found for device sky130_fd_pr__nfet_01v8
No property nrs found for device sky130_fd_pr__nfet_01v8
No property area found for device sky130_fd_pr__nfet_01v8
No property perim found for device sky130_fd_pr__nfet_01v8
No property topography found for device sky130_fd_pr__nfet_01v8
Model sky130_fd_pr__nfet_g5v0d10v5 pin 1 == 3
No property mult found for device sky130_fd_pr__nfet_g5v0d10v5
No property sa found for device sky130_fd_pr__nfet_g5v0d10v5
No property sb found for device sky130_fd_pr__nfet_g5v0d10v5
No property sd found for device sky130_fd_pr__nfet_g5v0d10v5
No property nf found for device sky130_fd_pr__nfet_g5v0d10v5
No property nrd found for device sky130_fd_pr__nfet_g5v0d10v5
No property nrs found for device sky130_fd_pr__nfet_g5v0d10v5
No property area found for device sky130_fd_pr__nfet_g5v0d10v5
No property perim found for device sky130_fd_pr__nfet_g5v0d10v5
No property topography found for device sky130_fd_pr__nfet_g5v0d10v5
Model sky130_fd_pr__nfet_g5v0d10v5 pin 1 == 3
No property mult found for device sky130_fd_pr__nfet_g5v0d10v5
No property sa found for device sky130_fd_pr__nfet_g5v0d10v5
No property sb found for device sky130_fd_pr__nfet_g5v0d10v5
No property sd found for device sky130_fd_pr__nfet_g5v0d10v5
No property nf found for device sky130_fd_pr__nfet_g5v0d10v5
No property nrd found for device sky130_fd_pr__nfet_g5v0d10v5
No property nrs found for device sky130_fd_pr__nfet_g5v0d10v5
No property area found for device sky130_fd_pr__nfet_g5v0d10v5
No property perim found for device sky130_fd_pr__nfet_g5v0d10v5
No property topography found for device sky130_fd_pr__nfet_g5v0d10v5
Model sky130_fd_pr__pfet_01v8 pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_01v8
No property sa found for device sky130_fd_pr__pfet_01v8
No property sb found for device sky130_fd_pr__pfet_01v8
No property sd found for device sky130_fd_pr__pfet_01v8
No property nf found for device sky130_fd_pr__pfet_01v8
No property nrd found for device sky130_fd_pr__pfet_01v8
No property nrs found for device sky130_fd_pr__pfet_01v8
No property area found for device sky130_fd_pr__pfet_01v8
No property perim found for device sky130_fd_pr__pfet_01v8
No property topography found for device sky130_fd_pr__pfet_01v8
Model sky130_fd_pr__pfet_01v8 pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_01v8
No property sa found for device sky130_fd_pr__pfet_01v8
No property sb found for device sky130_fd_pr__pfet_01v8
No property sd found for device sky130_fd_pr__pfet_01v8
No property nf found for device sky130_fd_pr__pfet_01v8
No property nrd found for device sky130_fd_pr__pfet_01v8
No property nrs found for device sky130_fd_pr__pfet_01v8
No property area found for device sky130_fd_pr__pfet_01v8
No property perim found for device sky130_fd_pr__pfet_01v8
No property topography found for device sky130_fd_pr__pfet_01v8
Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_01v8_hvt
No property sa found for device sky130_fd_pr__pfet_01v8_hvt
No property sb found for device sky130_fd_pr__pfet_01v8_hvt
No property sd found for device sky130_fd_pr__pfet_01v8_hvt
No property nf found for device sky130_fd_pr__pfet_01v8_hvt
No property nrd found for device sky130_fd_pr__pfet_01v8_hvt
No property nrs found for device sky130_fd_pr__pfet_01v8_hvt
No property area found for device sky130_fd_pr__pfet_01v8_hvt
No property perim found for device sky130_fd_pr__pfet_01v8_hvt
No property topography found for device sky130_fd_pr__pfet_01v8_hvt
Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_01v8_hvt
No property sa found for device sky130_fd_pr__pfet_01v8_hvt
No property sb found for device sky130_fd_pr__pfet_01v8_hvt
No property sd found for device sky130_fd_pr__pfet_01v8_hvt
No property nf found for device sky130_fd_pr__pfet_01v8_hvt
No property nrd found for device sky130_fd_pr__pfet_01v8_hvt
No property nrs found for device sky130_fd_pr__pfet_01v8_hvt
No property area found for device sky130_fd_pr__pfet_01v8_hvt
No property perim found for device sky130_fd_pr__pfet_01v8_hvt
No property topography found for device sky130_fd_pr__pfet_01v8_hvt
Model sky130_fd_pr__pfet_g5v0d10v5 pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_g5v0d10v5
No property sa found for device sky130_fd_pr__pfet_g5v0d10v5
No property sb found for device sky130_fd_pr__pfet_g5v0d10v5
No property sd found for device sky130_fd_pr__pfet_g5v0d10v5
No property nf found for device sky130_fd_pr__pfet_g5v0d10v5
No property nrd found for device sky130_fd_pr__pfet_g5v0d10v5
No property nrs found for device sky130_fd_pr__pfet_g5v0d10v5
No property area found for device sky130_fd_pr__pfet_g5v0d10v5
No property perim found for device sky130_fd_pr__pfet_g5v0d10v5
No property topography found for device sky130_fd_pr__pfet_g5v0d10v5
Model sky130_fd_pr__pfet_g5v0d10v5 pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_g5v0d10v5
No property sa found for device sky130_fd_pr__pfet_g5v0d10v5
No property sb found for device sky130_fd_pr__pfet_g5v0d10v5
No property sd found for device sky130_fd_pr__pfet_g5v0d10v5
No property nf found for device sky130_fd_pr__pfet_g5v0d10v5
No property nrd found for device sky130_fd_pr__pfet_g5v0d10v5
No property nrs found for device sky130_fd_pr__pfet_g5v0d10v5
No property area found for device sky130_fd_pr__pfet_g5v0d10v5
No property perim found for device sky130_fd_pr__pfet_g5v0d10v5
No property topography found for device sky130_fd_pr__pfet_g5v0d10v5
Comparison output logged to file /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/soft.report
Logging to file "/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/soft.report" enabled
Circuit sky130_fd_pr__pfet_01v8_hvt contains no devices.
Circuit sky130_fd_pr__nfet_01v8 contains no devices.
Circuit sky130_fd_pr__pfet_g5v0d10v5 contains no devices.
Circuit sky130_fd_pr__nfet_g5v0d10v5 contains no devices.
Circuit sky130_fd_pr__pfet_01v8 contains no devices.
Circuit sky130_fd_pr__reram_reram_cell contains no devices.

Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 2 nets,    Circuit 2 contains 2 nets.


Contents of circuit 1:  Circuit: 'sky130_ef_sc_hd__decap_12'
Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.
Contents of circuit 2:  Circuit: 'sky130_ef_sc_hd__decap_12'
Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 2 nets,    Circuit 2 contains 2 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 2 nets,    Circuit 2 contains 2 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 2 nets,    Circuit 2 contains 2 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   1
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   1
Circuit contains 2 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 2 nets,    Circuit 2 contains 2 nets.


Contents of circuit 1:  Circuit: 'core_flat_v4'
Circuit core_flat_v4 contains 128 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:  27
  Class: sky130_fd_pr__pfet_01v8 instances:  27
  Class: sky130_fd_pr__nfet_g5v0d10v5 instances:  40
  Class: sky130_fd_pr__res_generic_po instances:   6
  Class: sky130_fd_pr__reram_reram_cell instances:   4
  Class: sky130_fd_pr__pfet_g5v0d10v5 instances:  24
Circuit contains 68 nets.
Contents of circuit 2:  Circuit: 'core_flat_v4'
Circuit core_flat_v4 contains 128 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:  27
  Class: sky130_fd_pr__pfet_01v8 instances:  27
  Class: sky130_fd_pr__nfet_g5v0d10v5 instances:  40
  Class: sky130_fd_pr__res_generic_po instances:   6
  Class: sky130_fd_pr__reram_reram_cell instances:   4
  Class: sky130_fd_pr__pfet_g5v0d10v5 instances:  24
Circuit contains 68 nets.

Circuit 1 contains 128 devices, Circuit 2 contains 128 devices.
Circuit 1 contains 68 nets,    Circuit 2 contains 68 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.

Circuit 1 contains 4 devices, Circuit 2 contains 4 devices.
Circuit 1 contains 5 nets,    Circuit 2 contains 5 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.

Circuit 1 contains 4 devices, Circuit 2 contains 4 devices.
Circuit 1 contains 5 nets,    Circuit 2 contains 5 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'
Circuit sky130_fd_sc_hd__clkbuf_4 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'
Circuit sky130_fd_sc_hd__clkbuf_4 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.

Circuit 1 contains 4 devices, Circuit 2 contains 4 devices.
Circuit 1 contains 5 nets,    Circuit 2 contains 5 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances.
  Class: sky130_fd_pr__res_generic_po instances:   2
Circuit contains 4 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances.
  Class: sky130_fd_pr__res_generic_po instances:   2
Circuit contains 4 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 4 nets,    Circuit 2 contains 4 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.

Circuit 1 contains 4 devices, Circuit 2 contains 4 devices.
Circuit 1 contains 5 nets,    Circuit 2 contains 5 nets.


Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_8'
Circuit sky130_fd_sc_hd__clkbuf_8 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_8'
Circuit sky130_fd_sc_hd__clkbuf_8 contains 4 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:   2
  Class: sky130_fd_pr__pfet_01v8_hvt instances:   2
Circuit contains 5 nets.

Circuit 1 contains 4 devices, Circuit 2 contains 4 devices.
Circuit 1 contains 5 nets,    Circuit 2 contains 5 nets.


Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 104318 device instances.
  Class: sky130_fd_sc_hd__buf_2 instances:   1
  Class: sky130_fd_sc_hd__buf_4 instances:   1
  Class: sky130_ef_sc_hd__decap_12 instances: 81808
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   2
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   9
  Class: sky130_fd_sc_hd__decap_3 instances: 2064
  Class: sky130_fd_sc_hd__decap_4 instances: 515
  Class: sky130_fd_sc_hd__decap_6 instances: 19519
  Class: sky130_fd_sc_hd__decap_8 instances: 396
  Class: core_flat_v4          instances:   1
Circuit contains 37 nets.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 104318 device instances.
  Class: sky130_fd_sc_hd__buf_2 instances:   1
  Class: sky130_fd_sc_hd__buf_4 instances:   1
  Class: sky130_ef_sc_hd__decap_12 instances: 81808
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   2
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   9
  Class: sky130_fd_sc_hd__decap_3 instances: 2064
  Class: sky130_fd_sc_hd__decap_4 instances: 515
  Class: sky130_fd_sc_hd__decap_6 instances: 19519
  Class: sky130_fd_sc_hd__decap_8 instances: 396
  Class: core_flat_v4          instances:   1
Circuit contains 37 nets.

Circuit was modified by parallel/series device merging.
New circuit summary:

Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 21 device instances.
  Class: sky130_fd_sc_hd__buf_2 instances:   1
  Class: sky130_fd_sc_hd__buf_4 instances:   1
  Class: sky130_ef_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   2
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   9
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: core_flat_v4          instances:   1
Circuit contains 37 nets.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 21 device instances.
  Class: sky130_fd_sc_hd__buf_2 instances:   1
  Class: sky130_fd_sc_hd__buf_4 instances:   1
  Class: sky130_ef_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   2
  Class: sky130_fd_sc_hd__clkbuf_4 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   9
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: core_flat_v4          instances:   1
Circuit contains 37 nets.

Circuit 1 contains 21 devices, Circuit 2 contains 21 devices.
Circuit 1 contains 37 nets,    Circuit 2 contains 37 nets.


Contents of circuit 1:  Circuit: 'user_project_wrapper'
Circuit user_project_wrapper contains 1 device instances.
  Class: user_proj_example     instances:   1
Circuit contains 22 nets.
Contents of circuit 2:  Circuit: 'user_project_wrapper'
Circuit user_project_wrapper contains 1 device instances.
  Class: user_proj_example     instances:   1
Circuit contains 22 nets.

Circuit 1 contains 1 devices, Circuit 2 contains 1 devices.
Circuit 1 contains 22 nets,    Circuit 2 contains 22 nets.


Final result: 
Circuits match uniquely.
.
Logging to file "/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/soft.report" disabled
LVS Done.
 
Running LVS...
TOP SOURCE: user_project_wrapper
SOURCE FILE(S): /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice
 /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
 /home/engtech/Desktop/Openlane_v2/memristor/xschem/simulation/core_flat_v4.spice
 /home/engtech/Desktop/Openlane_v2/memristor/lvs/user_project_wrapper/defines.v
 /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
 /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v
 /home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v
TOP LAYOUT: user_project_wrapper
LAYOUT FILE: /home/engtech/Desktop/Openlane_v2/memristor/gds/user_project_wrapper.gds
EXTRACT_FLATGLOB: 
EXTRACT_ABSTRACT: *__fill_*
 *__fakediode_*
 *__tapvpwrvgnd_*
LVS_FLATTEN: 
LVS_NOFLATTEN: 
LVS_IGNORE: 
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/outputs/reports
Reusing /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext/user_project_wrapper.gds.spice.
 
Netgen 1.5.254 compiled on Tue Apr 16 18:21:46 UTC 2024
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Reading layout /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext/user_project_wrapper.gds.spice...
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__reram_reram_cell
Creating placeholder cell definition.
Reading source /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice...
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
Creating placeholder cell definition.
Reading source /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice...
Call to undefined subcircuit sky130_fd_sc_hd__nand2_2
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_sc_hd__nor2_2
Creating placeholder cell definition.
Reading source /home/engtech/Desktop/Openlane_v2/memristor/xschem/simulation/core_flat_v4.spice...
Call to undefined subcircuit CONTROLLER
Creating placeholder cell definition.
Call to undefined subcircuit 1T1R_2x2
Creating placeholder cell definition.
Call to undefined subcircuit DEMUX
Creating placeholder cell definition.
Call to undefined subcircuit switch
Creating placeholder cell definition.
Call to undefined subcircuit level_up_shifter_2x
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__reram_reram_cell
Creating placeholder cell definition.
Call to undefined subcircuit and
Creating placeholder cell definition.
Call to undefined subcircuit NOT
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_01v8
Creating placeholder cell definition.
Ignoring line starting with token: N1
line number 107 = 'N1 TE BE nFilament sky130_fd_pr_reram__reram_model'
Ignoring line starting with token: .ic
line number 108 = '.ic v(nFilament)={Tfilament_0*1.0e9}'
File /home/engtech/Desktop/Openlane_v2/memristor/xschem/simulation/core_flat_v4.spice read with 2 warnings.
Reading source /home/engtech/Desktop/Openlane_v2/memristor/lvs/user_project_wrapper/defines.v...
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Reading source /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v...
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Expected to find instance pin block but got "*)"
Expected to find end of instance but got "module"
line number 3 = 'module core_flat_v4('
Warning:  Cell (* has no pins
Creating placeholder cell definition for module (*.
Note:  Implicit pin (no pins) in instance blackbox of (* in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "inout"
Expected to find end of instance but got "vdda1"
line number 6 = '        inout vdda1,    // User area 1 1.8V power'
Warning:  Cell core_flat_v4 has no pins
Note:  Implicit pin DigitalIN1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin AIN1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin SEL1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin DigitalIN2 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin AIN2 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin SEL2 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin DigitalIN3 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin AIN3 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin SEL3 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin VSSD1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin VCCD1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin VDDA1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Note:  Implicit pin VSSA1 in instance ( of core_flat_v4 in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "vssa1"
Expected to find instance pin block but got "inout"
Expected to find end of instance but got "vccd1"
line number 8 = '        inout vccd1,'
Warning:  Cell , has no pins
Creating placeholder cell definition for module ,.
Note:  Implicit pin (no pins) in instance , of , in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "vssd1"
Expected to find instance pin block but got "input"
Expected to find end of instance but got "SEL1"
line number 13 = 'input SEL1,'
Warning:  Cell , has no pins
Note:  Implicit pin (no pins) in instance , of , in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "DIGITALIN1"
Expected to find instance pin block but got "input"
Expected to find end of instance but got "SEL3"
line number 15 = 'input SEL3,'
Warning:  Cell , has no pins
Note:  Implicit pin (no pins) in instance , of , in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "DIGITALIN3"
Expected to find instance pin block but got "input"
Expected to find end of instance but got "SEL2"
line number 17 = 'input SEL2,'
Warning:  Cell , has no pins
Note:  Implicit pin (no pins) in instance , of , in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "DIGITALIN2"
Expected to find instance pin block but got "inout"
Expected to find end of instance but got "AIN1"
line number 19 = 'inout AIN1,'
Warning:  Cell , has no pins
Note:  Implicit pin (no pins) in instance , of , in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "AIN2"
Expected to find instance pin block but got "inout"
Expected to find end of instance but got "AIN3"
line number 21 = 'inout AIN3'
Warning:  Cell , has no pins
Note:  Implicit pin (no pins) in instance , of , in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
Expected to find instance pin block but got "endmodule"
Expected to find end of instance but got "`default_nettype"
line number 24 = '`default_nettype wire'
Warning:  Cell ) has no pins
Creating placeholder cell definition for module ).
Note:  Implicit pin (no pins) in instance ; of ) in cell /home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
awk: fatal: cannot open file `/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/lvs.report' for reading (No such file or directory)
cp: cannot stat ‘/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/lvs.report’: No such file or directory

Error: netgen ended abnormally.
DESIGN NAME: user_project_wrapper
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/outputs/reports
 
Running CVC...
Creating /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext/user_project_wrapper.cdl
CVC: Circuit Validation Check  Version 1.1.5
CVC: Log output to /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvc.log
CVC: Error output to /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvc.error.gz
CVC: Debug output to /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvc.debug.gz
CVC: Start: Sat Apr 20 01:01:33 2024

Using the following parameters for CVC (Circuit Validation Check) from /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvcrc
CVC_TOP = 'user_project_wrapper'
CVC_NETLIST = '/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext/user_project_wrapper.cdl.gz'
CVC_MODE = 'user_project_wrapper'
CVC_MODEL_FILE = '/root/mpw_precheck/checks/be_checks//tech/sky130B/cvc.models'
CVC_POWER_FILE = '/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvc.power.user_project_wrapper'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvc.log'
CVC_REPORT_TITLE = 'CVC user_project_wrapper'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
CVC_MODEL_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/ext/user_project_wrapper.cdl.gz

Read 15 circuits, 145462 instances, 161 devicesCdl fixed data size 2534166
Usage CDL: Time: 0  Memory: 74992  I/O: 8  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 88840  I/O: 8  Swap: 0
CVC: 145464(145464) instances, 721(721) nets, 208783(208783) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
 model short...
	Shorted 0 short
 model sky130_fd_pr__res_generic_l1...
	Shorted 0 sky130_fd_pr__res_generic_l1
 model sky130_fd_pr__res_generic_m1...
	Shorted 0 sky130_fd_pr__res_generic_m1
 model sky130_fd_pr__res_generic_m2...
	Shorted 0 sky130_fd_pr__res_generic_m2
 model sky130_fd_pr__res_generic_m3...
	Shorted 0 sky130_fd_pr__res_generic_m3
 model sky130_fd_pr__res_generic_m4...
	Shorted 0 sky130_fd_pr__res_generic_m4
 model sky130_fd_pr__res_generic_m5...
	Shorted 0 sky130_fd_pr__res_generic_m5
Setting instance power...
CVC: Linking devices...

Usage EQUIV: Time: 0  Memory: 98824  I/O: 72  Swap: 0
Power nets 382
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 99016  I/O: 80  Swap: 0
Power nets 382
CVC: Calculating min/max voltages...
Processing trivial nets found 27 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 99016  I/O: 80  Swap: 0
Power nets 388
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 99016  I/O: 80  Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 99784  I/O: 80  Swap: 0
Power nets 388
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 99784  I/O: 80  Swap: 0
Power nets 388
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 27 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 99784  I/O: 80  Swap: 0
Power nets 394
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Model errors:          0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 100360  I/O: 120  Swap: 0
Virtual net update/access 1502/10038994
CVC: Log output to /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/cvc.log
CVC: End: Sat Apr 20 01:01:34 2024


Soft check result:
Final result: 
Circuits match uniquely.
.

LVS result:
LVS problem: check the following files
/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/logs/ext.log
/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/logs/lvs.log
/home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/outputs/reports/lvs.report

CVC result:
CVC: Total:                 0

Runtime: 0:01:56 (hh:mm:ss)

WARNING: possible errors SOFT 0 LVS 139 CVC 0
