`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_1 = 1
) (
    output logic [~  id_1[1] : 1 'h0] id_2,
    id_3,
    id_4,
    input id_5,
    input [id_4 : id_3] id_6,
    id_7,
    input id_8,
    id_9,
    input id_10,
    id_11,
    id_12,
    id_13,
    input logic id_14,
    input [id_9 : 1] id_15,
    id_16
);
  always @(posedge id_15[1]) id_1 <= id_6;
endmodule
