-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w16a16/amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block2.vhd
-- Created: 2025-02-19 19:19:31
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block2
-- Source Path: model_pqt_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 1/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block2 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block2;


ARCHITECTURE rtl OF amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block2 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"00b7", X"00cc", X"dcba", X"fa87", X"025d", X"e27e", X"0422", X"fa9b", X"1b38", X"02fc", X"f488", X"1665", X"f50b", X"0337",
                                                        X"037e", X"fcab", X"0975", X"f530", X"fbc7", X"0a7b", X"f09e", X"0227", X"f2a9", X"04e5", X"0489", X"f76f", X"f1a0", X"1163",
                                                        X"e0d4", X"fdac", X"fd0b", X"feee", X"e020", X"f2dd", X"039f", X"f533", X"f44a", X"f83b", X"fcae", X"e8c8", X"de27", X"1689",
                                                        X"e7ee", X"fbc6", X"ff71", X"08fe", X"e542", X"1e21", X"f743", X"0215", X"005a", X"0467", X"071a", X"f5f4", X"0416", X"f038",
                                                        X"1018", X"fe10", X"0809", X"2097", X"fba2", X"25d2", X"de89", X"fef3", X"020c", X"13bc", X"f7c5", X"049f", X"e8ef", X"06a8",
                                                        X"0482", X"1446", X"daa0", X"0546", X"f611", X"070d", X"f626", X"da8d", X"f0c6", X"de35", X"df51", X"0fc5", X"f017", X"f637",
                                                        X"1c36", X"0465", X"1b1f", X"fd4b", X"fc76", X"f3fa", X"e543", X"02a3", X"0da2", X"eb07", X"da3c", X"fa80", X"ffb6", X"e606",
                                                        X"f98d", X"f5e7", X"f0d1", X"0c0e", X"264f", X"03b8", X"f9b9", X"f6da", X"ff82", X"f598", X"e97f", X"06bc", X"0986", X"f643",
                                                        X"f309", X"fa1d", X"ffb1", X"0a18", X"045c", X"2861", X"0326", X"2548", X"0708", X"f8e4", X"0b4a", X"fc15", X"149a", X"00ba",
                                                        X"f2c6", X"01a4");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"01a4";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

