<?xml version="1.0"?>
<block name="top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:5944c203d3887f9a079cde546b415d44c5ccfcb42f1249751e5246c67f1ee14b" atom_netlist_id="SHA256:f452e19a5ef0fb40535b39c006ce11442925cef3b46d6a19d7642c4a064eaa90">
	<inputs>a b</inputs>
	<outputs>out:c</outputs>
	<clocks></clocks>
	<block name="c" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">open open b open open a open open open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="c" instance="fle[7]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open open clb.I[2]-&gt;crossbar</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct_ble_out</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="c" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct_ble_in open open fle.in[3]-&gt;direct_ble_in</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux_seq_comb_selector</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="c" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct_lut_in open open ble4.in[3]-&gt;direct_lut_in</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="c" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">c</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:c" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">c</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:c" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="a" instance="io[2]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
