
<html>																																						<html>
  <head>																																					  <head>
     <title>Reports for interconnect_valid</title>																																     <title>Reports for interconnect_valid</title>
     <link href="/home/inesc/svn/misc/scripts/regress_html_templates/style.css" rel="stylesheet" type="text/css">																								     <link href="/home/inesc/svn/misc/scripts/regress_html_templates/style.css" rel="stylesheet" type="text/css">
  </head>																																					  </head>

  <body>																																					  <body>
    <h1>Test Results for interconnect_valid</h1>																																    <h1>Test Results for interconnect_valid</h1>

    <div align="left">																																				    <div align="left">
                Test suite : interconnect_valid<br>																																                Test suite : interconnect_valid<br>
           Test suite type : <b>valid</b><br>																																	           Test suite type : <b>valid</b><br>
                 Date/Time : 19/10/2007, 09:03:13																															   |	                 Date/Time : 19/10/2007, 12:59:40
<br>																																						<br>
    </div>																																					    </div>
    <div align="left">																																				    <div align="left">

<!-- add these error counts to the template																																	<!-- add these error counts to the template
    my @numberOfErrors=("Tests passed: countValues{pass_count} of total_noskip \n",																												    my @numberOfErrors=("Tests passed: countValues{pass_count} of total_noskip \n",
                        "Sources count for this testsuite: countErrorValues{num_tests}\n",																											                        "Sources count for this testsuite: countErrorValues{num_tests}\n",
                        "Warnings:              countErrorValues{warnings}\n",																													                        "Warnings:              countErrorValues{warnings}\n",
                        "Memcheck errors:       countErrorValues{memcheckErrors}\n",																												                        "Memcheck errors:       countErrorValues{memcheckErrors}\n",
                        "Exception errors:      countErrorValues{exception_error}\n",      																											                        "Exception errors:      countErrorValues{exception_error}\n",      
                        "Assert errors:         countErrorValues{assert_error}\n",																												                        "Assert errors:         countErrorValues{assert_error}\n",
                        "Seg fault errors:      countErrorValues{seg_fault_error}\n",																												                        "Seg fault errors:      countErrorValues{seg_fault_error}\n",
                        "Abort errors:          countErrorValues{abort_error}\n",																												                        "Abort errors:          countErrorValues{abort_error}\n",
                        "No via alt errors:     countErrorValues{no_via_alt}\n",																												                        "No via alt errors:     countErrorValues{no_via_alt}\n",
                        "Mismatch errors:       countErrorValues{mismatch_error}\n",																												                        "Mismatch errors:       countErrorValues{mismatch_error}\n",
                        "Unexpect token errors: countErrorValues{unexpected_token}\n",																												                        "Unexpect token errors: countErrorValues{unexpected_token}\n",
                        "Normal Error:          countErrorValues{normal_error}\n",																												                        "Normal Error:          countErrorValues{normal_error}\n",
# FIX - RM                        "Errors preprocessing Verilog program: countErrorValues{pps_error}\n",																									# FIX - RM                        "Errors preprocessing Verilog program: countErrorValues{pps_error}\n",
                        "Passed percentage:     percent_passed\n");																														                        "Passed percentage:     percent_passed\n");
-->																																						-->

    <p align="left">Regression tests execution time: 																																    <p align="left">Regression tests execution time: 
    (s),  hour(s),  minute(s),  sec(s).</p>																																	    (s),  hour(s),  minute(s),  sec(s).</p>

    <p></p>																																					    <p></p>
    <link href="style.css" rel="stylesheet" type="text/css">Page Number: 3 																													    <link href="style.css" rel="stylesheet" type="text/css">Page Number: 3 
    <p></p>																																					    <p></p>

  <p>Links to interconnect_valid test results pages																																  <p>Links to interconnect_valid test results pages
    																																						    
              																																					              
        <span class="page_link"> <a href="">  </a> &nbsp; </span>																														        <span class="page_link"> <a href="">  </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_0.html"> 0 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_0.html"> 0 </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_1.html"> 1 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_1.html"> 1 </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_2.html"> 2 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_2.html"> 2 </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_3.html"> 3 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_3.html"> 3 </a> &nbsp; </span>
    																																						    
    </p>																																					    </p>


    <table border="0" width="40%" cellpadding="1" cellspacing="1" class="table">																												    <table border="0" width="40%" cellpadding="1" cellspacing="1" class="table">
    <tr align="center">																																				    <tr align="center">
      <td class="table_header">No.                 </td>																															      <td class="table_header">No.                 </td>
      <td class="table_header">Test Name           </td>																															      <td class="table_header">Test Name           </td>
      <td class="table_header">Lexer               </td>																															      <td class="table_header">Lexer               </td>
      <td class="table_header">Parser              </td>																															      <td class="table_header">Parser              </td>
      <td class="table_header">Walker CSLOM Cmd    </td>																															      <td class="table_header">Walker CSLOM Cmd    </td>
      <td class="table_header">Instance Tree       </td>																															      <td class="table_header">Instance Tree       </td>
      <td class="table_header">Auto Router         </td>																															      <td class="table_header">Auto Router         </td>
      <td class="table_header">Auto Mapper         </td>																															      <td class="table_header">Auto Mapper         </td>
      <td class="table_header">CSLOM Checker       </td>																															      <td class="table_header">CSLOM Checker       </td>
      <td class="table_header">Cpp Code Gen        </td>																															      <td class="table_header">Cpp Code Gen        </td>
      <td class="table_header">Csim Code Gen       </td>																															      <td class="table_header">Csim Code Gen       </td>
      <td class="table_header">Adapter             </td>																															      <td class="table_header">Adapter             </td>
      <td class="table_header">CDOM Checker        </td>																															      <td class="table_header">CDOM Checker        </td>
      <td class="table_header">Verilog Code Gen    </td>																															      <td class="table_header">Verilog Code Gen    </td>
      <td class="table_header">SC Code Gen         </td>																															      <td class="table_header">SC Code Gen         </td>
      <td class="table_header">minor error         </td>																															      <td class="table_header">minor error         </td>
      <td class="table_header">major error         </td>																															      <td class="table_header">major error         </td>
      <td class="table_header">Valgrind Error      </td>																															      <td class="table_header">Valgrind Error      </td>
      <td class="table_header">File Overall        </td>																															      <td class="table_header">File Overall        </td>
      <td class="table_header">Stages Pass Percent </td>																															      <td class="table_header">Stages Pass Percent </td>
      <td class="table_header">Generated Verilog code </td>																															      <td class="table_header">Generated Verilog code </td>
      <td class="table_header">Generated SystemC code      </td>																														      <td class="table_header">Generated SystemC code      </td>
      <td class="table_header">Generated C++ code      </td>																															      <td class="table_header">Generated C++ code      </td>
      <td class="table_header">Generated CSimulator code      </td>																														      <td class="table_header">Generated CSimulator code      </td>
    </tr>  																																					    </tr>  
    																																						    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">151</td>																																	   |	      <td class="file_name"name="testnumber"                           >151</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./not_work_signal_declaration.csl" target="mainframe">not_work_signal_declaration&nbsp    </a></td>													   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./not_work_signal_declaration.csl" target="mainframe">not_work_signal_declaration&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/not_work_signal_declaration.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">152</td>																																	   |	      <td class="file_name"name="testnumber"                           >152</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./output_connected_to_input.csl" target="mainframe">output_connected_to_input&nbsp    </a></td>														   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./output_connected_to_input.csl" target="mainframe">output_connected_to_input&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/output_connected_to_input.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">153</td>																																	   |	      <td class="file_name"name="testnumber"                           >153</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_dim_range_lower_limit_error.csl" target="mainframe">set_dim_range_lower_limit_error&nbsp    </a></td>												   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_dim_range_lower_limit_error.csl" target="mainframe">set_dim_range_lower_limit_error&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_lower_limit_error.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">154</td>																																	   |	      <td class="file_name"name="testnumber"                           >154</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_dim_range_upper_lower.csl" target="mainframe">set_dim_range_upper_lower&nbsp    </a></td>														   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_dim_range_upper_lower.csl" target="mainframe">set_dim_range_upper_lower&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_dim_range_upper_lower.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">155</td>																																	   |	      <td class="file_name"name="testnumber"                           >155</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_instance_alternation_bit.csl" target="mainframe">set_instance_alternation_bit&nbsp    </a></td>													   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_instance_alternation_bit.csl" target="mainframe">set_instance_alternation_bit&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>									   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_instance_alternation_bit.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">156</td>																																	   |	      <td class="file_name"name="testnumber"                           >156</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_number_of_dimensions.csl" target="mainframe">set_number_of_dimensions&nbsp    </a></td>														   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./set_number_of_dimensions.csl" target="mainframe">set_number_of_dimensions&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>										   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/set_number_of_dimensions.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">157</td>																																	   |	      <td class="file_name"name="testnumber"                           >157</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./temp3.csl" target="mainframe">temp3&nbsp    </a></td>																			   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./temp3.csl" target="mainframe">temp3&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="majorErrorCnt" >  0 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/temp3.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">    100% </td>																																	   |	      <td class="passed" name="overall">    100% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																					   |	    
    <tr align="center">																																			   |	    <tr align="center" start_test_result=true">
      <td class="file_name">158</td>																																	   |	      <td class="file_name"name="testnumber"                           >158</td>
      <td class="file_name"><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./unit_test4.csl" target="mainframe">unit_test4&nbsp    </a></td>																		   |	      <td class="file_name"name="file_results"                         ><a href="file:///home/inesc/svn/misc/test/csl/interconnect_valid/./unit_test4.csl" target="mainframe">unit_test4&nbsp    </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="lexer"         >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">passed </a></td>
      <td class="passed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">passed </a></td>												   |	      <td class="passed" name="parser"        >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">passed </a></td>
      <td class="failed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">failed </a></td>												   |	      <td class="failed" name="treewalker"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">failed </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="instanceTree"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="autorouter"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="automapper"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="cslomChecker"  >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="cppCodeGen"    >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="csimCodeGen"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="adapter"       >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="cdomChecker"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="verilogCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="compiler_phase_dnr">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>										   |	      <td class="compiler_phase_dnr" name="systemCCodeGen">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">cpdnr </a></td>
      <td class="passed">  0 </td>																																	   |	      <td class="passed" name="minorErrorCnt" >  0 </td>
      <td class="failed">  1 </td>																																	   |	      <td class="failed" name="majorErrorCnt" >  1 </td>
      <td class="compiler_phase_dnr">  vg_dnr </td>																															   |	      <td class="compiler_phase_dnr" name="valgrindError" >  vg_dnr </td>
      <td class="failed">  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">failed </a></td>												   |	      <td class="failed" name="overallTest"   >  <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/log/interconnect_valid/unit_test4.cslc.txt"  target="mainframe">failed </a></td>
      <td class="failed">     15% </td>																																	   |	      <td class="failed" name="overall">     15% </td>
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/verilog_generated_code" target="mainframe">*.v  </a></td>          
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   						   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/systemc_generated_code     " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/cpp_generated_code    " target="mainframe">*.cpp</a></td>   
      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   							   |	      <td class="file_name"                                     >             <a href="file:///home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/gen_code/csim_generated_code   " target="mainframe">*.cpp</a></td>   
    </tr>																																				   |	    </tr end_test_result=true">
    																																						    
    <tr align="center">																																				    <tr align="center">
      <td class="table_header">No.                 </td>																															      <td class="table_header">No.                 </td>
      <td class="table_header">Test Name           </td>																															      <td class="table_header">Test Name           </td>
      <td class="table_header">Lexer               </td>																															      <td class="table_header">Lexer               </td>
      <td class="table_header">Parser              </td>																															      <td class="table_header">Parser              </td>
      <td class="table_header">Walker CSLOM Cmd    </td>																															      <td class="table_header">Walker CSLOM Cmd    </td>
      <td class="table_header">Instance Tree       </td>																															      <td class="table_header">Instance Tree       </td>
      <td class="table_header">Auto Router         </td>																															      <td class="table_header">Auto Router         </td>
      <td class="table_header">Auto Mapper         </td>																															      <td class="table_header">Auto Mapper         </td>
      <td class="table_header">CSLOM Checker       </td>																															      <td class="table_header">CSLOM Checker       </td>
      <td class="table_header">Cpp Code Gen        </td>																															      <td class="table_header">Cpp Code Gen        </td>
      <td class="table_header">Csim Code Gen       </td>																															      <td class="table_header">Csim Code Gen       </td>
      <td class="table_header">Adapter             </td>																															      <td class="table_header">Adapter             </td>
      <td class="table_header">CDOM Checker        </td>																															      <td class="table_header">CDOM Checker        </td>
      <td class="table_header">Verilog Code Gen    </td>																															      <td class="table_header">Verilog Code Gen    </td>
      <td class="table_header">SC Code Gen         </td>																															      <td class="table_header">SC Code Gen         </td>
      <td class="table_header">minor error         </td>																															      <td class="table_header">minor error         </td>
      <td class="table_header">major error         </td>																															      <td class="table_header">major error         </td>
      <td class="table_header">Valgrind Error      </td>																															      <td class="table_header">Valgrind Error      </td>
      <td class="table_header">File Overall        </td>																															      <td class="table_header">File Overall        </td>
      <td class="table_header">Stages Pass Percent </td>																															      <td class="table_header">Stages Pass Percent </td>
      <td class="table_header">Generated Verilog code </td>																															      <td class="table_header">Generated Verilog code </td>
      <td class="table_header">Generated SystemC code      </td>																														      <td class="table_header">Generated SystemC code      </td>
      <td class="table_header">Generated C++ code      </td>																															      <td class="table_header">Generated C++ code      </td>
      <td class="table_header">Generated CSimulator code      </td>																														      <td class="table_header">Generated CSimulator code      </td>
    </tr>  																																					    </tr>  
    </table>																																					    </table>
    																																						    
    <p>Legend:																																					    <p>Legend:
    <ul>																																					    <ul>
       <span class="passed"            > passed = compiler phase passed                    </span><br>																										       <span class="passed"            > passed = compiler phase passed                    </span><br>
       <span class="passed_w"          > passed = compiler phase passed with some warnings </span><br>																										       <span class="passed_w"          > passed = compiler phase passed with some warnings </span><br>
       <span class="failed"            > failed = compiler phase failed                    </span><br>																										       <span class="failed"            > failed = compiler phase failed                    </span><br>
       <span class="compiler_phase_dnr"> cpdnr  = compiler phase did not run               </span><br>																										       <span class="compiler_phase_dnr"> cpdnr  = compiler phase did not run               </span><br>
       <span class="valgrind_ne"       > vne    = valgrind not enabled                     </span><br>																										       <span class="valgrind_ne"       > vne    = valgrind not enabled                     </span><br>
       <span class="tdne"              > tdne   = test does not exist                      </span><br>																										       <span class="tdne"              > tdne   = test does not exist                      </span><br>
    </ul>																																					    </ul>
    </p>																																					    </p>

    <p>Links to interconnect_valid test results pages																																    <p>Links to interconnect_valid test results pages
    																																						    
              																																					              
        <span class="page_link"> <a href="">  </a> &nbsp; </span>																														        <span class="page_link"> <a href="">  </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_0.html"> 0 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_0.html"> 0 </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_1.html"> 1 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_1.html"> 1 </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_2.html"> 2 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_2.html"> 2 </a> &nbsp; </span>
              																																					              
        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_09_03_13/csl/interconnect_valid/interconnect_valid_regression_summary_3.html"> 3 </a> &nbsp; </span>													   |	        <span class="page_link"> <a href="/home/inesc/svn/misc/test/report/results_19.10.2007_12_59_40/csl/interconnect_valid/interconnect_valid_regression_summary_3.html"> 3 </a> &nbsp; </span>
    																																						    
    </p>																																					    </p>

    <p align="left">Regression test list execution time: 																															    <p align="left">Regression test list execution time: 
    (s),  hour(s),  minute(s),  sec(s).<br>																																	    (s),  hour(s),  minute(s),  sec(s).<br>
     Regression script Path : <br>																																		     Regression script Path : <br>
     </p>																																					     </p>
    </body>																																					    </body>
</html>																																						</html>
