// Seed: 157869974
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    output logic id_4,
    input supply1 id_5
);
  always begin : LABEL_0
    id_4 <= {1'h0, -id_0} | 1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  buf primCall (id_1, id_5);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always #1 id_23 <= id_10;
  integer id_27 = 1'b0;
  assign id_27 = id_22;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_15,
      id_15
  );
endmodule
