// Seed: 2058490069
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    input tri id_3,
    input uwire id_4
);
  tri0 id_6 = id_3 ^ 1;
  assign id_6 = (id_6);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_4, id_1, id_5, id_2, id_5
  );
endmodule
module module_2 (
    input  wire  id_0,
    input  tri1  id_1,
    output wire  id_2,
    output uwire id_3
);
  wire id_5;
  tri0 id_6;
  wire id_7;
  module_0(
      id_3, id_2, id_0, id_0, id_1
  );
  wire id_8;
  assign id_6 = 1;
endmodule
