v 4
file "/home/rakib/Documents/LLMs-for-RTL-Design/codellama13b/multiplier/" "testbench.vhd" "0c225f925cf0607d6c4a13027cd08d5c3136f3b3" "20240209140855.568":
  entity testbench at 2( 1) + 0 on 11;
  architecture testbench of testbench at 8( 78) + 0 on 12;
file "/home/rakib/Documents/LLMs-for-RTL-Design/codellama13b/multiplier/" "multiplier4bit.vhd" "3a5db09fb6427285662b9305268677c1ec82f775" "20240209140855.707":
  entity multiplier4bit at 5( 82) + 0 on 13;
  architecture behavioral of multiplier4bit at 14( 296) + 0 on 14;
file "/home/rakib/Documents/LLMs-for-RTL-Design/codellama13b/multiplier/" "half_adder_vhdl_code.vhd" "c83a71778a8aa1d5fb629e397882c56e93d77c77" "20240209140855.935":
  entity half_adder_vhdl_code at 5( 93) + 0 on 17;
  architecture rtl of half_adder_vhdl_code at 18( 335) + 0 on 18;
file "/home/rakib/Documents/LLMs-for-RTL-Design/codellama13b/multiplier/" "full_adder_vhdl_code.vhd" "cbdbc0895f98b795b5d3f1976b65fed38aa83594" "20240209140855.868":
  entity full_adder_vhdl_code at 5( 93) + 0 on 15;
  architecture gate_level of full_adder_vhdl_code at 16( 307) + 0 on 16;
