    1 |   6 | ::            ::                :: | label_basic_block_1: s_mov_b64 s[10:11], exec
    2 |   6 | ::            ::                :: | s_wqm_b64 exec, exec
    3 |   6 | ::            ::                :: | s_mov_b32 m0, s8
    4 |   6 | ::            ::                :: | s_mov_b32 s0, s1
    5 |   6 | ::            ::                :: | s_movk_i32 s1, 0x0000
    6 |   6 | ::            ::                :: | s_movk_i32 s3, 0x0000
    7 |   6 | v:^           ::                :: | v_interp_p1_f32 v2, v0, attr2.x
    8 |   6 | v:            ::   ^            :: | v_interp_p1_f32 v19, v0, attr3.x
    9 |   7 | :v^           ::                :: | v_interp_p2_f32 v2, v1, attr2.x
   10 |   7 | v:: ^         ::                :: | v_interp_p1_f32 v4, v0, attr2.y
   11 |   8 | :v:           ::   ^            :: | v_interp_p2_f32 v19, v1, attr3.x
   12 |   8 | v::           ::   :^           :: | v_interp_p1_f32 v20, v0, attr3.y
   13 |   9 | :v: ^         ::   :            :: | v_interp_p2_f32 v4, v1, attr2.y
   14 |   9 | v:: :^        ::   :            :: | v_interp_p1_f32 v5, v0, attr2.z
   15 |  10 | :v: :         ::   :^           :: | v_interp_p2_f32 v20, v1, attr3.y
   16 |  10 | v:: :         ::   ::^          :: | v_interp_p1_f32 v21, v0, attr3.z
   17 |  11 | ::: : ^       ::   v:           :: | v_mul_f32 v6, v19, v19
   18 |  12 | ::v : :^      ::   ::           :: | v_mul_f32 v7, v2, v2
   19 |  13 | :v: :^::      ::   ::           :: | v_interp_p2_f32 v5, v1, attr2.z
   20 |  14 | :v: ::::      ::   ::^          :: | v_interp_p2_f32 v21, v1, attr3.z
   21 |  14 | ::: ::x:      ::   :v:          :: | v_mac_f32 v6, v20, v20
   22 |  14 | ::: v::x      ::   :::          :: | v_mac_f32 v7, v4, v4
   23 |  14 | ::: ::x:      ::   ::v          :: | v_mac_f32 v6, v21, v21
   24 |  14 | ::: :v:x      ::   :::          :: | v_mac_f32 v7, v5, v5
   25 |  15 | ::: ::v:      ::   :::^         :: | v_rsq_f32 v22, v6
   26 |  15 | :::^:: v      ::   ::::         :: | v_rsq_f32 v3, v7
   27 |  15 | ::::::        ::   v::v^        :: | v_mul_f32 v23, v19, v22
   28 |  16 | ::vv::        ::   :::::^       :: | v_mul_f32 v24, v2, v3
   29 |  15 | :: :::        ::   ::::::       :: | s_andn2_b32 s5, s5, 0x3fff0000
   30 |  16 | :: :::        ::   :v:v::^      :: | v_mul_f32 v25, v20, v22
   31 |  17 | :: vv:        ::   :::::::^     :: | v_mul_f32 v26, v4, v3
   32 |  17 | ::^: :        ::   ::::vv::     :: | v_mul_f32 v2, v24, -v23
   33 |  18 | :::: :        ::   ::vv::::^    :: | v_mul_f32 v27, v21, v22
   34 |  19 | :::v v        ::   :::::::::^   :: | v_mul_f32 v28, v5, v3
   35 |  17 | ::x           ::   ::::::vv::   :: | v_mad_f32 v2, v26, -v25, v2
   36 |  17 | :::           ::   ::::::::::   :: | s_buffer_load_dword s8, s[4:7], 0x10
   37 |  17 | ::x           ::   ::::::::vv   :: | v_mad_f32 v2, v28, -v27, v2
   38 |  18 | ::v^          ::   :::::v::::   :: | v_mul_f32 v3, v24, -v2
   39 |  19 | ::v:^         ::   :::::::v::   :: | v_mul_f32 v4, v26, -v2
   40 |  19 | ::x::         ::   :::::::::v   :: | v_mul_f32 v2, v28, -v2
   41 |  19 | :::x:         ::   v::v::::::   :: | v_mad_f32 v3, -v19, v22, v3
   42 |  19 | ::::x         ::   :v:v::::::   :: | v_mad_f32 v4, -v20, v22, v4
   43 |  19 | ::x::         ::   ::vv::::::   :: | v_mad_f32 v2, -v21, v22, v2
   44 |  20 | ::vvv^        ::   ::::::::::   :: | v_cubema_f32 v5, v3, v4, v2
   45 |  20 | ::::::        ::   ::::::::::   :: | s_load_dwordx8 s[12:19], s[0:1], 0x80
   46 |  20 | :::::x        ::   ::::::::::   :: | v_rcp_f32 v5, abs(v5)
   47 |  20 | ::::::        ::   ::::::::::   :: | s_load_dwordx4 s[20:23], s[2:3], 0x40
   48 |  20 | ::::::        ::   ::::::::::   :: | s_waitcnt lgkmcnt(0)
   49 |  21 | ::::::        ::   ::::::::::^  :: | v_subrev_f32 v29, s8, 1.0
   50 |  22 | ::::::^       ::   :::::::::::  :: | v_mov_b32 v6, 0x3fd9999a
   51 |  22 | :::::::       ::   :::::::::::  :: | s_mov_b32 s9, 0xbf333333
   52 |  22 | ::::::x       ::   ::::::::::v  :: | v_mac_f32 v6, s9, v29
   53 |  22 | ::::::x       ::   ::::::::::v  :: | v_mul_f32 v6, v29, v6
   54 |  23 | ::vvv::^      ::   :::::::::::  :: | v_cubetc_f32 v7, v3, v4, v2
   55 |  24 | ::vvv:::^     ::   :::::::::::  :: | v_cubesc_f32 v8, v3, v4, v2
   56 |  25 | ::::::v::  ^  ::   :::::::::::  :: | v_mul_f32 v11, 0x40c00000, v6
   57 |  25 | ::vvv: :: ^:  ::   :::::::::::  :: | v_cubeid_f32 v10, v3, v4, v2
   58 |  23 | ::   v v:^::  ::   :::::::::::  :: | v_madak_f32 v9, v7, v5, 0x3fc00000
   59 |  22 | ::   v  x:::  ::   :::::::::::  :: | v_madak_f32 v8, v8, v5, 0x3fc00000
   60 |  25 | ::^^^^  vvvv  ::   :::::::::::  :: | image_sample_l v[2:5], v[8:11], s[12:19], s[20:23]
   61 |  23 | ::::::  ::    ::   :::::::::::  :: | s_load_dwordx8 s[12:19], s[0:1], 0x60
   62 |  23 | ::::::  ::    ::   :::::::::::  :: | s_load_dwordx8 s[20:27], s[2:3], 0x20
   63 |  23 | v:::::^ ::    ::   :::::::::::  :: | v_interp_p1_f32 v6, v0, attr1.x
   64 |  23 | v::::: ^::    ::   :::::::::::  :: | v_interp_p1_f32 v7, v0, attr1.y
   65 |  23 | ::::::  ::    ::   :::::::::::  :: | s_load_dwordx8 s[28:35], s[0:1], 0x00
   66 |  24 | :v::::^ ::    ::   :::::::::::  :: | v_interp_p2_f32 v6, v1, attr1.x
   67 |  25 | :v:::::^::    ::   :::::::::::  :: | v_interp_p2_f32 v7, v1, attr1.y
   68 |  25 | v:::::::::  ^ ::   :::::::::::  :: | v_interp_p1_f32 v12, v0, attr5.w
   69 |  25 | ::::::::::    ::   :::::::::::  :: | s_load_dwordx4 s[36:39], s[2:3], 0x00
   70 |  25 | ::::::::::    ::   :::::::::::  :: | s_load_dwordx8 s[40:47], s[0:1], 0x40
   71 |  26 | :v::::::::  ^ ::   :::::::::::  :: | v_interp_p2_f32 v12, v1, attr5.w
   72 |  26 | ::::::::::  : ::   :::::::::::  :: | s_waitcnt lgkmcnt(0)
   73 |  28 | ::::::vvxx^^: ::   :::::::::::  :: | image_sample v[8:11], v[6:9], s[12:19], s[24:27]
   74 |  28 | ::::::::::::: ::   :::::::::::  :: | s_load_dwordx8 s[12:19], s[0:1], 0x20
   75 |  29 | ::::::::::::v ::^  :::::::::::  :: | v_rcp_f32 v16, v12
   76 |  28 | ::::::::::::  :::  :::::::::::  :: | s_load_dwordx4 s[0:3], s[2:3], 0x10
   77 |  28 | v:::::::::::^ :::  :::::::::::  :: | v_interp_p1_f32 v12, v0, attr0.x
   78 |  28 | v::::::::::: ^:::  :::::::::::  :: | v_interp_p1_f32 v13, v0, attr0.y
   79 |  29 | :v::::::::::^ :::  :::::::::::  :: | v_interp_p2_f32 v12, v1, attr0.x
   80 |  30 | :v:::::::::::^:::  :::::::::::  :: | v_interp_p2_f32 v13, v1, attr0.y
   81 |  30 | v::::::::::::::::^ :::::::::::  :: | v_interp_p1_f32 v17, v0, attr5.x
   82 |  30 | v:::::::::::::::: ^:::::::::::  :: | v_interp_p1_f32 v18, v0, attr5.y
   83 |  31 | :v:::::::::::::::^ :::::::::::  :: | v_interp_p2_f32 v17, v1, attr5.x
   84 |  32 | :v::::::::::::::::^:::::::::::  :: | v_interp_p2_f32 v18, v1, attr5.y
   85 |  32 | ::::::::::::xxxx::::::::::::::  :: | image_sample v[12:15], v[12:15], s[28:35], s[36:39]
   86 |  33 | ::::::::::::::::vv::::::::::::^ :: | v_mul_f32 v30, v17, v16
   87 |  33 | ::::::::::::::::v v::::::::::::^:: | v_mul_f32 v31, v18, v16
   88 |  34 | ::::::vvvv::::::^^^::::::::::::::: | image_sample v[16:18], v[6:9], s[40:47], s[20:23]
   89 |  32 | ::::::  :::::::::::::::::::::::::: | s_nop 0x0000
   90 |  32 | ::::::  :::::::::::::::::::::::::: | s_waitcnt lgkmcnt(0)
   91 |  33 | ::::::^ ::::::::::::::::::::::vvvv | image_sample v6, v[30:33], s[12:19], s[0:3]
   92 |  29 | ::::::: ::::::::::::::::::::::     | s_buffer_load_dwordx4 s[0:3], s[4:7], 0x30
   93 |  29 | ::::::: ::::::::::::::::::::::     | s_waitcnt lgkmcnt(0)
   94 |  30 | :::::::^:::::::::::v::v:::::::     | v_mad_f32 v7, v19, v22, s0
   95 |  30 | :::::::::::::::::::^v:v:::::::     | v_mad_f32 v19, v20, v22, s1
   96 |  30 | :::::::v::::::::::::^:::::::::     | v_mul_f32 v20, v7, v7
   97 |  30 | :::::::::::::::::::::xv:::::::     | v_mad_f32 v21, v21, v22, s2
   98 |  29 | :::::::::::::::::::vx: :::::::     | v_mac_f32 v20, v19, v19
   99 |  29 | ::::::::::::::::::::xv :::::::     | v_mac_f32 v20, v21, v21
  100 |  29 | ::::::::::::::::::::x: :::::::     | v_max_f32 v20, 0x00800000, v20
  101 |  29 | :::::::::::::::::::::: :::::::     | s_buffer_load_dwordx4 s[12:15], s[4:7], 0x60
  102 |  29 | ::::::::::::::::::::x: :::::::     | v_rsq_f32 v20, v20
  103 |  29 | :::::::::::::::::::::: :::::::     | s_waitcnt vmcnt(4)
  104 |  29 | :::::x:::::::::::::::: :::::::     | v_add_f32 v5, -1.0, v5
  105 |  29 | :::::::x::::::::::::v: :::::::     | v_mul_f32 v7, v7, v20
  106 |  29 | :::::::::::::::::::::: :::::::     | s_waitcnt lgkmcnt(0)
  107 |  29 | :::::x:::::::::::::::: :::::::     | v_mad_f32 v5, v5, s15, 1.0
  108 |  29 | :::::::::::::::::::xv: :::::::     | v_mul_f32 v19, v19, v20
  109 |  30 | :::::::v::::::::::::::^:v:::::     | v_mul_f32 v22, v24, v7
  110 |  30 | :::::x::::::::::::::::::::::::     | v_max_f32 v5, 0, v5
  111 |  30 | ::::::::::::::::::::xv::::::::     | v_mul_f32 v20, v21, v20
  112 |  29 | :::::::::::::::::::v: x:::v:::     | v_mac_f32 v22, v19, v26
  113 |  29 | :::::::x::::::::::::: ::::::::     | v_mul_f32 v7, s0, v7
  114 |  29 | :::::x::::::::::::::: ::::::::     | v_log_f32 v5, v5
  115 |  30 | :::::::::::::::::::::^:::::::v     | v_mul_f32 v21, v29, v29
  116 |  30 | ::::::::::::::::::::v:x:::::v:     | v_mad_f32 v22, v20, v28, v22
  117 |  30 | :::::::x:::::::::::v::::::::::     | v_mac_f32 v7, s1, v19
  118 |  30 | :::::::::::::::::::^:v::::::::     | v_mad_f32 v19, v21, v21, -1.0
  119 |  30 | :::::::x::::::::::::v:::::::::     | v_mad_f32 v7, v20, s2, v7
  120 |  30 | ::::::::::::::::::::^:v:::::::     | v_mul_f32 v20, v22, v22
  121 |  29 | :::::::::::::::::::::: :::::::     | s_buffer_load_dword s3, s[4:7], 0x40
  122 |  29 | :::::::x:::::::::::::: :::::::     | v_mul_f32 v7, v7, v7
  123 |  29 | :::::::::::::::::::xv: :::::::     | v_madak_f32 v19, v19, v20, 0x3f800054
  124 |  28 | :::::::::::::::::::: : :::::::     | s_buffer_load_dwordx4 s[16:19], s[4:7], 0x00
  125 |  28 | :::::::x:::::::::::: : :::::::     | v_max_f32 v7, 0x3dcccccd, v7
  126 |  28 | :::::::::::::::::::x : :::::::     | v_mul_f32 v19, v19, v19
  127 |  28 | :::::::::::::::::::: : :::::::     | s_buffer_load_dword s9, s[4:7], 0x50
  128 |  28 | :::::x:::::::::::::: : :::::::     | v_mul_f32 v5, s13, v5
  129 |  29 | ::::::::::::::::::::^: ::::::v     | v_mad_f32 v20, v29, v29, 0.5
  130 |  28 | :::::::::::::::::::::: ::::::      | s_waitcnt vmcnt(3)
  131 |  28 | ::::::::x::::::::::::: ::::::      | v_add_f32 v8, -0.5, v8
  132 |  28 | :::::::x:::::::::::v:: ::::::      | v_mul_f32 v7, v7, v19
  133 |  28 | :::::::::::::::::::^:: vv::::      | v_mul_f32 v19, v23, v24
  134 |  27 | :::::x::::::::::::::::  :::::      | v_exp_f32 v5, v5
  135 |  27 | :::::::::x::::::::::::  :::::      | v_add_f32 v9, -0.5, v9
  136 |  27 | :::::::::::x::::::::::  :::::      | v_max_f32 v11, 0x38d1b717, v11
  137 |  27 | ::::::::x:::::::::::::  v::::      | v_mul_f32 v8, v24, v8
  138 |  27 | :::::::x::::::::::::v:  :::::      | v_mul_f32 v7, v20, v7
  139 |  26 | :::::::::::::::::::x :  :vv::      | v_mac_f32 v19, v25, v26
  140 |  26 | ::::::::::::::::::::^v  : :::      | v_mad_f32 v20, v21, v21, 1.0
  141 |  27 | ::::::::::::::::::::::^ : :::      | v_mov_b32 v22, 0x3f75c28f
  142 |  28 | :::::::::::::::::::::::^: :::      | v_mov_b32 v23, 0xbf75c28f
  143 |  28 | ::::::::::x:::::::::::::: :::      | v_add_f32 v10, -0.5, v10
  144 |  28 | ::::::::xv::::::::::::::: v::      | v_mac_f32 v8, v9, v26
  145 |  28 | :::::::::^:v::::::::::::: :::      | v_rcp_f32 v9, v11
  146 |  27 | :::::::x::: ::::::::::::: :::      | v_rcp_f32 v7, v7
  147 |  27 | ::::::::::: ::::::::::::: :::      | s_buffer_load_dwordx4 s[4:7], s[4:7], 0x20
  148 |  27 | ::::::::::: :::::::x::::: :vv      | v_mad_f32 v19, v27, v28, v19
  149 |  27 | :::::::::::^::::::::v:::: : :      | v_rcp_f32 v11, v20
  150 |  26 | :::::::::::::::::::: :::: : :      | s_waitcnt lgkmcnt(0)
  151 |  26 | :::::::::::::::::::: :xv: : :      | v_mac_f32 v22, s3, v23
  152 |  26 | ::::::::::::::::::::^:: : : :      | v_mov_b32 v20, 0xbd23d70a
  153 |  26 | ::::::::x:v:::::::::::: : : v      | v_mac_f32 v8, v10, v28
  154 |  26 | ::::::::::^::::::::v::: : : :      | v_sub_f32 v10, 1.0, v19
  155 |  26 | :::::::::::::::::::^::v : : :      | v_sub_f32 v19, s8, v22
  156 |  26 | ::::::::::::::::::::::: : : :      | s_waitcnt vmcnt(2)
  157 |  27 | ::::::::::::v:::::::v::^: : :      | v_mad_f32 v23, v12, s16, v20
  158 |  28 | :::::::::::::v::::::v::::^: :      | v_mad_f32 v25, v13, s17, v20
  159 |  28 | ::::::::::::::v:::::x:::::: :      | v_mac_f32 v20, s18, v14
  160 |  29 | :::::::::::::::::::::::::::^:      | v_mov_b32 v27, 0x3d23d70a
  161 |  29 | ::::::::x::::::::::::::::::::      | v_add_f32 v8, 0.5, v8
  162 |  29 | ::::::::::::::::::::::::x::::      | v_mul_f32 v24, s0, v24
  163 |  29 | ::::::::::x::::::::::::::::::      | v_mul_f32 v10, v10, v10
  164 |  29 | :::::x:::::::::::::::::::::::      | v_mul_f32 v5, s12, v5
  165 |  29 | :::::::::::::::::::::x:::::::      | v_mul_f32 v21, v21, v21
  166 |  29 | :::::::::::::::::::x:::::::::      | v_add_f32 v19, v19, 1.0
  167 |  29 | ::::::::::::x::::::::::::::::      | v_mul_f32 v12, s16, v12
  168 |  29 | :::::::::::::x:::::::::::::::      | v_mul_f32 v13, s17, v13
  169 |  29 | ::::::::::::::x::::::::::::::      | v_mul_f32 v14, s18, v14
  170 |  29 | :::::::::::::::::::::::x:::v:      | v_mad_f32 v23, s3, v23, v27
  171 |  29 | :::::::::::::::::::::::::x:v:      | v_mad_f32 v25, s3, v25, v27
  172 |  29 | ::::::::::::::::::::v::::::x:      | v_mac_f32 v27, s3, v20
  173 |  28 | :::::::::::::::::::: ::::::::      | s_waitcnt vmcnt(1)
  174 |  28 | ::::::::v:::::::x::: ::::::::      | v_mul_f32 v16, v8, v16
  175 |  28 | ::::::::v::::::::x:: ::::::::      | v_mul_f32 v17, v8, v17
  176 |  28 | ::::::::x:::::::::v: ::::::::      | v_mul_f32 v8, v8, v18
  177 |  27 | :::::::::::::::::: : :::x:v::      | v_mac_f32 v24, s1, v26
  178 |  27 | ::::::::::::::::::^: ::::: ::      | v_subrev_f32 v18, s9, 1.0
  179 |  27 | ::x::v:::::::::::::: ::::: ::      | v_mul_f32 v2, v2, v5
  180 |  27 | :::x:v:::::::::::::: ::::: ::      | v_mul_f32 v3, v3, v5
  181 |  27 | ::::xv:::::::::::::: ::::: ::      | v_mul_f32 v4, v4, v5
  182 |  27 | :::::^::::v::::::::: ::::: ::      | v_mul_f32 v5, v10, v10
  183 |  27 | ::::::::::^::::::::v ::v:: ::      | v_sub_f32 v10, v19, v23
  184 |  28 | :::::::::::::::::::v^::::v ::      | v_sub_f32 v20, v19, v25
  185 |  28 | :::::::::::::::::::x:::::: v:      | v_sub_f32 v19, v19, v27
  186 |  28 | :::::::::v::::::x::::::::: ::      | v_mul_f32 v16, v16, v9
  187 |  28 | :::::::::v:::::::x:::::::: ::      | v_mul_f32 v17, v17, v9
  188 |  28 | ::::::::xv:::::::::::::::: ::      | v_mul_f32 v8, v8, v9
  189 |  28 | :::::::::^::v:::::::::v::: ::      | v_mul_f32 v9, v22, v12
  190 |  29 | :::::::::::::v::::::::v:::^::      | v_mul_f32 v26, v22, v13
  191 |  30 | ::::::::::::::v:::::::v::::::^     | v_mul_f32 v29, v22, v14
  192 |  30 | ::::::::::::::::::::::::x:::v:     | v_mad_f32 v24, s2, v28, v24
  193 |  29 | :::::::x:::::::::::::v:::::: :     | v_mul_f32 v7, v21, v7
  194 |  28 | ::::::::::::::::::::: :::::: :     | s_waitcnt vmcnt(0)
  195 |  28 | ::::::v:::::::::::x:: :::::: :     | v_mac_f32 v18, s9, v6
  196 |  27 | ::x::: ::::v::::::::: :::::: :     | v_mul_f32 v2, v2, v11
  197 |  27 | :::x:: ::::v::::::::: :::::: :     | v_mul_f32 v3, v3, v11
  198 |  27 | ::::x: ::::v::::::::: :::::: :     | v_mul_f32 v4, v4, v11
  199 |  27 | :::::v^:::v ::::::::: :v:::: :     | v_mad_f32 v6, v5, v10, v23
  200 |  27 | :::::v::::^ ::::::::v :::v:: :     | v_mad_f32 v10, v5, v20, v25
  201 |  26 | :::::x::::: :::::::v  :::::v :     | v_mad_f32 v5, v5, v19, v27
  202 |  26 | :::::::::v:^::::v::   :::::: :     | v_mul_f32 v11, v16, v9
  203 |  26 | ::::::::::::::::^v:   ::::v: :     | v_mul_f32 v16, v17, v26
  204 |  25 | ::::::::x:::::::: :   :::::: v     | v_mul_f32 v8, v8, v29
  205 |  26 | :::::::v:::::::::^:   :v:::: :     | v_mul_f32 v17, v23, v7
  206 |  26 | :::::::v:::::::::::^  : :v:: :     | v_mul_f32 v19, v25, v7
  207 |  25 | :::::::x::::::::::::  : : :v :     | v_mul_f32 v7, v27, v7
  208 |  24 | ::::::::::::::::::x:  : v :  :     | v_mul_f32 v18, v24, v18
  209 |  23 | ::v:::v::::x::::::::  :   :  :     | v_mac_f32 v11, v2, v6
  210 |  21 | :: v:: :::v:::::x:::  :   :  :     | v_mac_f32 v16, v3, v10
  211 |  19 | ::  vv :x: :::::::::  :   :  :     | v_mac_f32 v8, v4, v5
  212 |  17 | ::     ::: :v::::x::  v   :  :     | v_mac_f32 v17, v22, v12
  213 |  16 | ::     ::: : v:::::x  v   :  :     | v_mac_f32 v19, v22, v13
  214 |  15 | ::     x:: :  v:::::  v   :  :     | v_mac_f32 v7, v22, v14
  215 |  14 | ::^    ::: :   :::v:      :  :     | v_mul_f32 v2, s4, v18
  216 |  15 | :::^   ::: :   :::v:      :  :     | v_mul_f32 v3, s5, v18
  217 |  16 | ::::^  ::: :   :::v:      :  :     | v_mul_f32 v4, s6, v18
  218 |  15 | v::::^ ::: :   ::: :      :  :     | v_interp_p1_f32 v5, v0, attr4.y
  219 |  15 | v:::: ^::: :   ::: :      :  :     | v_interp_p1_f32 v6, v0, attr4.z
  220 |  15 | x::::  ::: :   ::: :      :  :     | v_interp_p1_f32 v0, v0, attr4.w
  221 |  14 |  :v::  ::: x   ::v :      :  :     | v_mac_f32 v11, v17, v2
  222 |  12 |  : v:  ::: :   :x  v      :  :     | v_mac_f32 v16, v19, v3
  223 |  10 |  :  v  vx: :   ::         :  :     | v_mac_f32 v8, v7, v4
  224 |   9 |  v   ^  :: :   ::         :  :     | v_interp_p2_f32 v5, v1, attr4.y
  225 |  10 |  v   :^ :: :   ::         :  :     | v_interp_p2_f32 v6, v1, attr4.z
  226 |  11 | ^v   :: :: :   ::         :  :     | v_interp_p2_f32 v0, v1, attr4.w
  227 |  11 | :^   :: :: :   v:         :  :     | v_mul_f32 v1, s19, v15
  228 |  10 | ::   v: :v x    :         :  :     | v_mac_f32 v11, v9, v5
  229 |   8 | ::    v :  :    x         v  :     | v_mac_f32 v16, v26, v6
  230 |   6 | v:      x  :    :            v     | v_mac_f32 v8, v29, v0
  231 |   4 |  :      :  :    :                  | s_mov_b64 exec, s[10:11]
  232 |   5 | ^:      :  v    v                  | v_cvt_pkrtz_f16_f32 v0, v11, v16
  233 |   3 | :x      v                          | v_cvt_pkrtz_f16_f32 v1, v8, v1
  234 |   2 | vv                                 | exp mrt0, v0, v0, v1, v1
  235 |   0 |                                    | s_endpgm 

Maximum # VGPR used  34, # VGPR allocated:  34
