#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028bf86d4f60 .scope module, "top_tb" "top_tb" 2 3;
 .timescale 0 0;
v0000028bf87291f0_0 .var "a", 3 0;
v0000028bf87296f0_0 .var "b", 3 0;
v0000028bf8729290_0 .net "cb", 0 0, L_0000028bf8728570;  1 drivers
v0000028bf8729830_0 .var "clk", 0 0;
v0000028bf8729d30_0 .var "expected_result", 3 0;
v0000028bf8728430_0 .var "funct", 0 0;
v0000028bf8728f70_0 .var "instruction", 11 0;
v0000028bf8729e70_0 .var "opcode", 2 0;
v0000028bf8728a70_0 .var "operation", 15 0;
v0000028bf8729510_0 .var "reset_n", 0 0;
v0000028bf8729b50_0 .net "result", 3 0, L_0000028bf8728930;  1 drivers
v0000028bf8729f10_0 .net "rvalid", 0 0, v0000028bf86935c0_0;  1 drivers
v0000028bf8729dd0_0 .var "start", 0 0;
E_0000028bf86cba60 .event posedge, v0000028bf86935c0_0;
E_0000028bf86cb5e0 .event negedge, v0000028bf8693fc0_0;
S_0000028bf86d50f0 .scope module, "DUT" "top" 2 153, 3 5 0, S_0000028bf86d4f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12 "instruction";
    .port_info 4 /OUTPUT 4 "result";
    .port_info 5 /OUTPUT 1 "cb";
    .port_info 6 /OUTPUT 1 "rvalid";
P_0000028bf86c9d20 .param/l "INSTR_LENGTH" 0 3 5, +C4<00000000000000000000000000001100>;
v0000028bf8729790_0 .net "cb", 0 0, L_0000028bf8728570;  alias, 1 drivers
v0000028bf87290b0_0 .net "clk", 0 0, v0000028bf8729830_0;  1 drivers
v0000028bf87289d0_0 .net "data_out", 11 0, v0000028bf8693f20_0;  1 drivers
v0000028bf8728b10_0 .net "exec_en", 0 0, v0000028bf8694060_0;  1 drivers
v0000028bf8728750_0 .net "in_cb", 0 0, v0000028bf8693d40_0;  1 drivers
v0000028bf8728110_0 .net "in_result", 3 0, v0000028bf8693ac0_0;  1 drivers
v0000028bf8729650_0 .net "instruction", 11 0, v0000028bf8728f70_0;  1 drivers
v0000028bf8729470_0 .net "reset_n", 0 0, v0000028bf8729510_0;  1 drivers
v0000028bf8728e30_0 .net "result", 3 0, L_0000028bf8728930;  alias, 1 drivers
v0000028bf87284d0_0 .net "result_out", 4 0, v0000028bf8729010_0;  1 drivers
v0000028bf87281b0_0 .net "rvalid", 0 0, v0000028bf86935c0_0;  alias, 1 drivers
v0000028bf8728610_0 .net "shift_en_in", 0 0, v0000028bf8693340_0;  1 drivers
v0000028bf8729330_0 .net "shift_en_out", 0 0, v0000028bf8693de0_0;  1 drivers
v0000028bf8729c90_0 .net "start", 0 0, v0000028bf8729dd0_0;  1 drivers
E_0000028bf86ca760 .event posedge, v0000028bf8693fc0_0;
L_0000028bf8728ed0 .concat [ 4 1 0 0], v0000028bf8693ac0_0, v0000028bf8693d40_0;
L_0000028bf87282f0 .part v0000028bf8693f20_0, 7, 4;
L_0000028bf87298d0 .part v0000028bf8693f20_0, 3, 4;
L_0000028bf8728d90 .part v0000028bf8693f20_0, 0, 3;
L_0000028bf87293d0 .part v0000028bf8693f20_0, 11, 1;
L_0000028bf8728930 .part v0000028bf8729010_0, 0, 4;
L_0000028bf8728570 .part v0000028bf8729010_0, 4, 1;
S_0000028bf86abfd0 .scope module, "ALU" "alu" 3 55, 4 1 0, S_0000028bf86d50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "funct";
    .port_info 4 /INPUT 1 "exec_en";
    .port_info 5 /OUTPUT 4 "out";
    .port_info 6 /OUTPUT 1 "cb";
P_0000028bf86ca820 .param/l "BIT_LENGTH" 0 4 1, +C4<00000000000000000000000000000100>;
v0000028bf8693840_0 .net "a", 3 0, L_0000028bf87282f0;  1 drivers
v0000028bf86937a0_0 .net "b", 3 0, L_0000028bf87298d0;  1 drivers
v0000028bf8693d40_0 .var "cb", 0 0;
v0000028bf86932a0_0 .net "exec_en", 0 0, v0000028bf8694060_0;  alias, 1 drivers
v0000028bf8693980_0 .net "funct", 0 0, L_0000028bf87293d0;  1 drivers
v0000028bf8693ca0_0 .net "opcode", 2 0, L_0000028bf8728d90;  1 drivers
v0000028bf86938e0_0 .net "operator", 3 0, L_0000028bf8728250;  1 drivers
v0000028bf8693ac0_0 .var "out", 3 0;
E_0000028bf86c9ea0 .event anyedge, v0000028bf86932a0_0, v0000028bf86938e0_0, v0000028bf8693840_0, v0000028bf86937a0_0;
L_0000028bf8728250 .concat [ 3 1 0 0], L_0000028bf8728d90, L_0000028bf87293d0;
S_0000028bf86ac160 .scope module, "CONTROL" "controller" 3 45, 5 1 0, S_0000028bf86d50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "shift_en_in";
    .port_info 4 /OUTPUT 1 "shift_en_out";
    .port_info 5 /OUTPUT 1 "exec_en";
    .port_info 6 /OUTPUT 1 "rvalid";
P_0000028bf86b6420 .param/l "EXECUTE" 0 5 15, C4<10>;
P_0000028bf86b6458 .param/l "IDLE" 0 5 13, C4<00>;
P_0000028bf86b6490 .param/l "LOAD" 0 5 14, C4<01>;
P_0000028bf86b64c8 .param/l "MEM_WRITE" 0 5 16, C4<11>;
v0000028bf8693fc0_0 .net "clk", 0 0, v0000028bf8729830_0;  alias, 1 drivers
v0000028bf8694060_0 .var "exec_en", 0 0;
v0000028bf8693a20_0 .var "next_state", 1 0;
v0000028bf8693160_0 .var "present_state", 1 0;
v0000028bf8693b60_0 .net "reset_n", 0 0, v0000028bf8729510_0;  alias, 1 drivers
v0000028bf86935c0_0 .var "rvalid", 0 0;
v0000028bf8693340_0 .var "shift_en_in", 0 0;
v0000028bf8693de0_0 .var "shift_en_out", 0 0;
v0000028bf8693660_0 .net "start", 0 0, v0000028bf8729dd0_0;  alias, 1 drivers
E_0000028bf86c9e60/0 .event negedge, v0000028bf8693b60_0;
E_0000028bf86c9e60/1 .event posedge, v0000028bf8693fc0_0;
E_0000028bf86c9e60 .event/or E_0000028bf86c9e60/0, E_0000028bf86c9e60/1;
E_0000028bf86ca620 .event anyedge, v0000028bf8693160_0, v0000028bf8693660_0;
S_0000028bf86a3a10 .scope begin, "NSL" "NSL" 5 20, 5 20 0, S_0000028bf86ac160;
 .timescale 0 0;
S_0000028bf86a3ba0 .scope begin, "OL" "OL" 5 30, 5 30 0, S_0000028bf86ac160;
 .timescale 0 0;
S_0000028bf8699130 .scope module, "INPUT_REGISTER" "shift_reg" 3 29, 6 1 0, S_0000028bf86d50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 12 "data_in_p";
    .port_info 4 /OUTPUT 12 "data_out_p";
P_0000028bf86ca120 .param/l "DATA_LENGTH" 0 6 1, +C4<00000000000000000000000000001100>;
v0000028bf8693e80_0 .net "clk", 0 0, v0000028bf8729830_0;  alias, 1 drivers
v0000028bf86933e0_0 .net "data_in_p", 11 0, v0000028bf8728f70_0;  alias, 1 drivers
v0000028bf8693f20_0 .var "data_out_p", 11 0;
v0000028bf8693200_0 .net "reset_n", 0 0, v0000028bf8729510_0;  alias, 1 drivers
v0000028bf8693480_0 .net "shift_en", 0 0, v0000028bf8693340_0;  alias, 1 drivers
S_0000028bf86992c0 .scope module, "OUTPUT_REGISTER" "shift_reg" 3 37, 6 1 0, S_0000028bf86d50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 5 "data_in_p";
    .port_info 4 /OUTPUT 5 "data_out_p";
P_0000028bf86ca860 .param/l "DATA_LENGTH" 0 6 1, +C4<00000000000000000000000000000101>;
v0000028bf8693520_0 .net "clk", 0 0, v0000028bf8729830_0;  alias, 1 drivers
v0000028bf8729150_0 .net "data_in_p", 4 0, L_0000028bf8728ed0;  1 drivers
v0000028bf8729010_0 .var "data_out_p", 4 0;
v0000028bf8728070_0 .net "reset_n", 0 0, v0000028bf8729510_0;  alias, 1 drivers
v0000028bf8729970_0 .net "shift_en", 0 0, v0000028bf8693de0_0;  alias, 1 drivers
    .scope S_0000028bf8699130;
T_0 ;
    %wait E_0000028bf86c9e60;
    %load/vec4 v0000028bf8693200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028bf8693f20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028bf8693480_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0000028bf86933e0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000028bf8693f20_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000028bf8693f20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028bf86992c0;
T_1 ;
    %wait E_0000028bf86c9e60;
    %load/vec4 v0000028bf8728070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028bf8729010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028bf8729970_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0000028bf8729150_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000028bf8729010_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0000028bf8729010_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028bf86ac160;
T_2 ;
    %wait E_0000028bf86ca620;
    %fork t_1, S_0000028bf86a3a10;
    %jmp t_0;
    .scope S_0000028bf86a3a10;
t_1 ;
    %load/vec4 v0000028bf8693160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028bf8693a20_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000028bf8693660_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0000028bf8693a20_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028bf8693a20_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028bf8693a20_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028bf8693a20_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0000028bf86ac160;
t_0 %join;
    %fork t_3, S_0000028bf86a3ba0;
    %jmp t_2;
    .scope S_0000028bf86a3ba0;
t_3 ;
    %load/vec4 v0000028bf8693160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8693340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8693de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf86935c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8694060_0, 0, 1;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8693340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8693de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf86935c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8694060_0, 0, 1;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8693340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8693de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf86935c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8694060_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8693340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8693de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf86935c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8694060_0, 0, 1;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %end;
    .scope S_0000028bf86ac160;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028bf86ac160;
T_3 ;
    %wait E_0000028bf86c9e60;
    %load/vec4 v0000028bf8693b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028bf8693160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028bf8693a20_0;
    %assign/vec4 v0000028bf8693160_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028bf86abfd0;
T_4 ;
    %wait E_0000028bf86c9ea0;
    %load/vec4 v0000028bf86932a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000028bf86938e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 31, 31, 5;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.2 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.3 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.4 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %and;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.5 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %or;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %inv;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.7 ;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %inv;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %xor;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %xor;
    %inv;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %and;
    %inv;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %load/vec4 v0000028bf86937a0_0;
    %pad/u 5;
    %or;
    %inv;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %ix/getv 4, v0000028bf86937a0_0;
    %shiftl 4;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0000028bf8693840_0;
    %pad/u 5;
    %ix/getv 4, v0000028bf86937a0_0;
    %shiftr 4;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 4;
    %store/vec4 v0000028bf8693ac0_0, 0, 4;
    %store/vec4 v0000028bf8693d40_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028bf86d50f0;
T_5 ;
    %pushi/vec4 20, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028bf86ca760;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0000028bf86d4f60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8729830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8729510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8729dd0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000028bf87291f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028bf87296f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000028bf86d4f60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8729830_0, 0, 1;
T_7.0 ;
    %delay 1, 0;
    %load/vec4 v0000028bf8729830_0;
    %inv;
    %store/vec4 v0000028bf8729830_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000028bf86d4f60;
T_8 ;
    %vpi_func 2 31 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0000028bf87291f0_0, 0, 4;
    %vpi_func 2 32 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0000028bf87296f0_0, 0, 4;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %wait E_0000028bf86cb5e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8729510_0, 0, 1;
    %wait E_0000028bf86cb5e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8729510_0, 0, 1;
    %wait E_0000028bf86cb5e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8729dd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %add;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 43, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 48 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %sub;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 45, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 57 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %and;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 38, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 66 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %and;
    %inv;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 32294, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 75 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %or;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 124, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 84 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %nor;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 32380, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 93 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %inv;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 126, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 103 "$display", "[%0t] a %s %b = %b >>>>> Got = %b", $time, v0000028bf8728a70_0, v0000028bf87291f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87296f0_0;
    %inv;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 126, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 113 "$display", "[%0t] %s %b = %b >>>>> Got = %b", $time, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %xor;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 94, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 122 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %load/vec4 v0000028bf87296f0_0;
    %xnor;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 32350, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %load/vec4 v0000028bf8729b50_0;
    %load/vec4 v0000028bf8729d30_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 131 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
T_8.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028bf8729e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bf8728430_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028bf87296f0_0, 0, 4;
    %load/vec4 v0000028bf8728430_0;
    %load/vec4 v0000028bf87291f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf87296f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028bf8729e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028bf8728f70_0, 0, 12;
    %load/vec4 v0000028bf87291f0_0;
    %ix/getv 4, v0000028bf87296f0_0;
    %shiftl 4;
    %store/vec4 v0000028bf8729d30_0, 0, 4;
    %pushi/vec4 15420, 0, 16; draw_string_vec4
    %store/vec4 v0000028bf8728a70_0, 0, 16;
    %wait E_0000028bf86cba60;
    %vpi_call 2 141 "$display", "[%0t] %b %s %b = %b >>>>> Got = %b", $time, v0000028bf87291f0_0, v0000028bf8728a70_0, v0000028bf87296f0_0, v0000028bf8729d30_0, v0000028bf8729b50_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 144 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028bf86d4f60;
T_9 ;
    %vpi_call 2 149 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 150 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.sv";
    "./top.v";
    "./alu.v";
    "./controller.v";
    "./shift_reg.v";
