# Convert Verilog to aiger format using yosys


Verilog to aiger then aiger to verilog:
```
./aiger.sh
```


## Reference 


[How to convert Verilog to btor2 or aiger format](https://hongcezh.people.ust.hk/post/yosys-script/)

[convert verilog to aiger with Yosys](https://github.com/YosysHQ/yosys/issues/2850)



