<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.vhd"
   type="VHDL"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter_002.vhd"
   type="VHDL"
   library="avalon_st_adapter_002" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux_015.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_015" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux_006.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_006" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_015.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_015" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_015" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_009.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_009" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_009" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_006.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="vga_subsystem_pixel_dma_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="vga_subsystem_pixel_dma_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="vga_subsystem_pixel_dma_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="vga_subsystem_pixel_dma_master_limiter" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_018.sv"
   type="SYSTEM_VERILOG"
   library="router_018" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_012.sv"
   type="SYSTEM_VERILOG"
   library="router_012" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem.vhd"
   type="VHDL"
   library="char_buf_subsystem" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/altera_up_altpll.v"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/Custom_qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/Custom_qsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/Custom_qsys_video_pll_0.vhd"
   type="VHDL"
   library="video_pll_0" />
 <file
   path="simulation/submodules/Custom_qsys_vga_subsystem.vhd"
   type="VHDL"
   library="vga_subsystem" />
 <file
   path="simulation/submodules/Custom_qsys_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="simulation/submodules/Custom_qsys_sys_sdram_pll_0.vhd"
   type="VHDL"
   library="sys_sdram_pll_0" />
 <file
   path="simulation/submodules/Custom_qsys_spi_pio.vhd"
   type="VHDL"
   library="spi_pio" />
 <file
   path="simulation/submodules/Custom_qsys_spi_0.vhd"
   type="VHDL"
   library="spi_0" />
 <file
   path="simulation/submodules/Custom_qsys_sdram_controller.vhd"
   type="VHDL"
   library="sdram_controller" />
 <file
   path="simulation/submodules/Custom_qsys_pushbuttons.vhd"
   type="VHDL"
   library="pushbuttons" />
 <file
   path="simulation/submodules/Custom_qsys_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="simulation/submodules/Custom_qsys_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/Custom_qsys_Interval_Timer_2.vhd"
   type="VHDL"
   library="Interval_Timer_2" />
 <file
   path="simulation/submodules/Custom_qsys_Interval_Timer.vhd"
   type="VHDL"
   library="Interval_Timer" />
 <file
   path="simulation/submodules/avalon_bus.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator_test.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator_test_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/HRV_calculator_test_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_calculator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_calculator.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_calculator_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_calculator_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_timer.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_timer.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_timer_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/RR_timer_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR2_calculator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR2_calculator_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR2_calculator_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR_calculator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR_calculator.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR_calculator_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/SDRR_calculator_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/clock_divider.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/clock_divider.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/moving_average_calculator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/moving_average_calculator.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/moving_average_calculator_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/moving_average_calculator_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/peak_detector.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/peak_detector.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/peak_detector_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/peak_detector_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/peak_time.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/peak_time_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/rom.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_filter.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_filter_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_generator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_generator.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_smoother.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_smoother.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_smoother_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/signal_smoother_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/square_root_calculator.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/synchronizer.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/synchronizer_architecture.vhd"
   type="VHDL"
   library="Heartrate_Variability" />
 <file
   path="simulation/submodules/synchronizer_architecture.vhd.bak"
   type="OTHER"
   library="Heartrate_Variability" />
 <file path="simulation/Custom_qsys.vhd" type="VHDL" />
 <file path="simulation/custom_qsys_rst_controller.vhd" type="VHDL" />
 <file path="simulation/custom_qsys_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="Custom_qsys" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="Custom_qsys.vga_subsystem.char_buf_subsystem.onchip_memory2_0"
   modelPath="Custom_qsys.vga_subsystem.char_buf_subsystem.onchip_memory2_0" />
</simPackage>
