{"sha": "7044c89cfd51f35a37e7a83f173a35d0e8b01b0f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzA0NGM4OWNmZDUxZjM1YTM3ZTdhODNmMTczYTM1ZDBlOGIwMWIwZg==", "commit": {"author": {"name": "Jakub Jelinek", "email": "jakub@redhat.com", "date": "2018-04-17T07:08:06Z"}, "committer": {"name": "Jakub Jelinek", "email": "jakub@gcc.gnu.org", "date": "2018-04-17T07:08:06Z"}, "message": "re PR target/85281 (Assembler messages: Error: operand size mismatch for `vpbroadcastb' with -mavx512bw -masm=intel)\n\n\tPR target/85281\n\t* config/i386/sse.md (reduces<mode><mask_scalar_name>,\n\tavx512f_vmcmp<mode>3<round_saeonly_name>,\n\tavx512f_vmcmp<mode>3_mask<round_saeonly_name>,\n\tavx512f_sgetexp<mode><mask_scalar_name><round_saeonly_scalar_name>,\n\tavx512f_rndscale<mode><round_saeonly_name>,\n\tavx512dq_ranges<mode><mask_scalar_name><round_saeonly_scalar_name>,\n\tavx512f_vgetmant<mode><mask_scalar_name><round_saeonly_scalar_name>):\n\tUse %<iptr>2 instead of %2 for -masm=intel.\n\t(avx512f_vcvtss2usi<round_name>, avx512f_vcvtss2usiq<round_name>,\n\tavx512f_vcvttss2usi<round_saeonly_name>,\n\tavx512f_vcvttss2usiq<round_saeonly_name>): Use %k1 instead of %1 for\n\t-masm=intel.\n\t(avx512f_vcvtsd2usi<round_name>, avx512f_vcvtsd2usiq<round_name>,\n\tavx512f_vcvttsd2usi<round_saeonly_name>,\n\tavx512f_vcvttsd2usiq<round_saeonly_name>, ufloatv2siv2df2<mask_name>):\n\tUse %q1 instead of %1 for -masm=intel.\n\t(avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>,\n\tavx512f_sfixupimm<mode>_mask<round_saeonly_name>): Use %<iptr>3 instead\n\tof %3 for -masm=intel.\n\t(sse2_shufpd_v2df_mask): Fix a typo, change %{6%} to %{%6%} for\n\t-masm=intel.\n\t(*avx512vl_<code>v2div2qi2_store): Use %w0 instead of %0 for\n\t-masm=intel.\n\t(*avx512vl_<code><mode>v4qi2_store): Use %k0 instead of %0 for\n\t-masm=intel.\n\t(avx512vl_<code><mode>v4qi2_mask_store): Use a single pattern with\n\t%k0 and %1 for -masm=intel rather than two patterns, one with %0 and\n\t%g1.\n\t(*avx512vl_<code><mode>v8qi2_store): Use %q0 instead of %0 for\n\t-masm=intel.\n\t(avx512vl_<code><mode>v8qi2_mask_store): Use a single pattern with\n\t%q0 and %1 for -masm=intel rather than two patterns, one with %0 and\n\t%g1 and one with %0 and %1.\n\t(avx512er_vmrcp28<mode><round_saeonly_name>,\n\tavx512er_vmrsqrt28<mode><round_saeonly_name>): Use %<iptr>1 instead of\n\t%1 for -masm=intel.\n\t(avx5124fmaddps_4fmaddps_mask, avx5124fmaddps_4fmaddss_mask,\n\tavx5124fmaddps_4fnmaddps_mask, avx5124fmaddps_4fnmaddss_mask,\n\tavx5124vnniw_vp4dpwssd_mask, avx5124vnniw_vp4dpwssds_mask): Swap order\n\tof %0 and %{%4%} for -masm=intel.\n\t(avx5124fmaddps_4fmaddps_maskz, avx5124fmaddps_4fmaddss_maskz,\n\tavx5124fmaddps_4fnmaddps_maskz, avx5124fmaddps_4fnmaddss_maskz,\n\tavx5124vnniw_vp4dpwssd_maskz, avx5124vnniw_vp4dpwssds_maskz): Swap\n\torder of %0 and %{%5%}%{z%} for -masm=intel.\n\nFrom-SVN: r259430", "tree": {"sha": "7381f681126fd2ea84bf1e08bf11395b5256a1eb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7381f681126fd2ea84bf1e08bf11395b5256a1eb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f/comments", "author": {"login": "jakubjelinek", "id": 9370665, "node_id": "MDQ6VXNlcjkzNzA2NjU=", "avatar_url": "https://avatars.githubusercontent.com/u/9370665?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jakubjelinek", "html_url": "https://github.com/jakubjelinek", "followers_url": "https://api.github.com/users/jakubjelinek/followers", "following_url": "https://api.github.com/users/jakubjelinek/following{/other_user}", "gists_url": "https://api.github.com/users/jakubjelinek/gists{/gist_id}", "starred_url": "https://api.github.com/users/jakubjelinek/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jakubjelinek/subscriptions", "organizations_url": "https://api.github.com/users/jakubjelinek/orgs", "repos_url": "https://api.github.com/users/jakubjelinek/repos", "events_url": "https://api.github.com/users/jakubjelinek/events{/privacy}", "received_events_url": "https://api.github.com/users/jakubjelinek/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ec214f928cc0cab6c190ed414da7e81c067fb869", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec214f928cc0cab6c190ed414da7e81c067fb869", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ec214f928cc0cab6c190ed414da7e81c067fb869"}], "stats": {"total": 132, "additions": 86, "deletions": 46}, "files": [{"sha": "a086530e968c9c66e6bad8cb7d2b33d5cc59fb31", "filename": "gcc/ChangeLog", "status": "modified", "additions": 48, "deletions": 0, "changes": 48, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7044c89cfd51f35a37e7a83f173a35d0e8b01b0f", "patch": "@@ -1,3 +1,51 @@\n+2018-04-17  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/85281\n+\t* config/i386/sse.md (reduces<mode><mask_scalar_name>,\n+\tavx512f_vmcmp<mode>3<round_saeonly_name>,\n+\tavx512f_vmcmp<mode>3_mask<round_saeonly_name>,\n+\tavx512f_sgetexp<mode><mask_scalar_name><round_saeonly_scalar_name>,\n+\tavx512f_rndscale<mode><round_saeonly_name>,\n+\tavx512dq_ranges<mode><mask_scalar_name><round_saeonly_scalar_name>,\n+\tavx512f_vgetmant<mode><mask_scalar_name><round_saeonly_scalar_name>):\n+\tUse %<iptr>2 instead of %2 for -masm=intel.\n+\t(avx512f_vcvtss2usi<round_name>, avx512f_vcvtss2usiq<round_name>,\n+\tavx512f_vcvttss2usi<round_saeonly_name>,\n+\tavx512f_vcvttss2usiq<round_saeonly_name>): Use %k1 instead of %1 for\n+\t-masm=intel.\n+\t(avx512f_vcvtsd2usi<round_name>, avx512f_vcvtsd2usiq<round_name>,\n+\tavx512f_vcvttsd2usi<round_saeonly_name>,\n+\tavx512f_vcvttsd2usiq<round_saeonly_name>, ufloatv2siv2df2<mask_name>):\n+\tUse %q1 instead of %1 for -masm=intel.\n+\t(avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>,\n+\tavx512f_sfixupimm<mode>_mask<round_saeonly_name>): Use %<iptr>3 instead\n+\tof %3 for -masm=intel.\n+\t(sse2_shufpd_v2df_mask): Fix a typo, change %{6%} to %{%6%} for\n+\t-masm=intel.\n+\t(*avx512vl_<code>v2div2qi2_store): Use %w0 instead of %0 for\n+\t-masm=intel.\n+\t(*avx512vl_<code><mode>v4qi2_store): Use %k0 instead of %0 for\n+\t-masm=intel.\n+\t(avx512vl_<code><mode>v4qi2_mask_store): Use a single pattern with\n+\t%k0 and %1 for -masm=intel rather than two patterns, one with %0 and\n+\t%g1.\n+\t(*avx512vl_<code><mode>v8qi2_store): Use %q0 instead of %0 for\n+\t-masm=intel.\n+\t(avx512vl_<code><mode>v8qi2_mask_store): Use a single pattern with\n+\t%q0 and %1 for -masm=intel rather than two patterns, one with %0 and\n+\t%g1 and one with %0 and %1.\n+\t(avx512er_vmrcp28<mode><round_saeonly_name>,\n+\tavx512er_vmrsqrt28<mode><round_saeonly_name>): Use %<iptr>1 instead of\n+\t%1 for -masm=intel.\n+\t(avx5124fmaddps_4fmaddps_mask, avx5124fmaddps_4fmaddss_mask,\n+\tavx5124fmaddps_4fnmaddps_mask, avx5124fmaddps_4fnmaddss_mask,\n+\tavx5124vnniw_vp4dpwssd_mask, avx5124vnniw_vp4dpwssds_mask): Swap order\n+\tof %0 and %{%4%} for -masm=intel.\n+\t(avx5124fmaddps_4fmaddps_maskz, avx5124fmaddps_4fmaddss_maskz,\n+\tavx5124fmaddps_4fnmaddps_maskz, avx5124fmaddps_4fnmaddss_maskz,\n+\tavx5124vnniw_vp4dpwssd_maskz, avx5124vnniw_vp4dpwssds_maskz): Swap\n+\torder of %0 and %{%5%}%{z%} for -masm=intel.\n+\n 2018-04-17  Jan Hubicka  <jh@suse.cz>\n \n \tPR lto/85405"}, {"sha": "8b5f4c6ca7c8f04e9176497696e297ba59b96b71", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 38, "deletions": 46, "changes": 84, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7044c89cfd51f35a37e7a83f173a35d0e8b01b0f/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=7044c89cfd51f35a37e7a83f173a35d0e8b01b0f", "patch": "@@ -2628,7 +2628,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"TARGET_AVX512DQ\"\n-  \"vreduce<ssescalarmodesuffix>\\t{%3, %2, %1, %0<mask_scalar_operand4>|%0<mask_scalar_operand4>, %1, %2, %3}\"\n+  \"vreduce<ssescalarmodesuffix>\\t{%3, %2, %1, %0<mask_scalar_operand4>|%0<mask_scalar_operand4>, %1, %<iptr>2, %3}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -2796,7 +2796,7 @@\n \t    UNSPEC_PCMP)\n \t  (const_int 1)))]\n   \"TARGET_AVX512F\"\n-  \"vcmp<ssescalarmodesuffix>\\t{%3, <round_saeonly_op4>%2, %1, %0|%0, %1, %2<round_saeonly_op4>, %3}\"\n+  \"vcmp<ssescalarmodesuffix>\\t{%3, <round_saeonly_op4>%2, %1, %0|%0, %1, %<iptr>2<round_saeonly_op4>, %3}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"evex\")\n@@ -2814,7 +2814,7 @@\n \t    (match_operand:<avx512fmaskmode> 4 \"register_operand\" \"Yk\")\n \t    (const_int 1))))]\n   \"TARGET_AVX512F\"\n-  \"vcmp<ssescalarmodesuffix>\\t{%3, <round_saeonly_op5>%2, %1, %0%{%4%}|%0%{%4%}, %1, %2<round_saeonly_op5>, %3}\"\n+  \"vcmp<ssescalarmodesuffix>\\t{%3, <round_saeonly_op5>%2, %1, %0%{%4%}|%0%{%4%}, %1, %<iptr>2<round_saeonly_op5>, %3}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"evex\")\n@@ -4805,7 +4805,7 @@\n \t     (parallel [(const_int 0)]))]\n \t  UNSPEC_UNSIGNED_FIX_NOTRUNC))]\n   \"TARGET_AVX512F\"\n-  \"vcvtss2usi\\t{<round_op2>%1, %0|%0, %1<round_op2>}\"\n+  \"vcvtss2usi\\t{<round_op2>%1, %0|%0, %k1<round_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"SI\")])\n@@ -4818,7 +4818,7 @@\n \t     (parallel [(const_int 0)]))]\n \t  UNSPEC_UNSIGNED_FIX_NOTRUNC))]\n   \"TARGET_AVX512F && TARGET_64BIT\"\n-  \"vcvtss2usi\\t{<round_op2>%1, %0|%0, %1<round_op2>}\"\n+  \"vcvtss2usi\\t{<round_op2>%1, %0|%0, %k1<round_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"DI\")])\n@@ -4830,7 +4830,7 @@\n \t    (match_operand:V4SF 1 \"<round_saeonly_nimm_scalar_predicate>\" \"<round_saeonly_constraint>\")\n \t    (parallel [(const_int 0)]))))]\n   \"TARGET_AVX512F\"\n-  \"vcvttss2usi\\t{<round_saeonly_op2>%1, %0|%0, %1<round_saeonly_op2>}\"\n+  \"vcvttss2usi\\t{<round_saeonly_op2>%1, %0|%0, %k1<round_saeonly_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"SI\")])\n@@ -4842,7 +4842,7 @@\n \t    (match_operand:V4SF 1 \"<round_saeonly_nimm_scalar_predicate>\" \"<round_saeonly_constraint>\")\n \t    (parallel [(const_int 0)]))))]\n   \"TARGET_AVX512F && TARGET_64BIT\"\n-  \"vcvttss2usi\\t{<round_saeonly_op2>%1, %0|%0, %1<round_saeonly_op2>}\"\n+  \"vcvttss2usi\\t{<round_saeonly_op2>%1, %0|%0, %k1<round_saeonly_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"DI\")])\n@@ -4855,7 +4855,7 @@\n \t     (parallel [(const_int 0)]))]\n \t  UNSPEC_UNSIGNED_FIX_NOTRUNC))]\n   \"TARGET_AVX512F\"\n-  \"vcvtsd2usi\\t{<round_op2>%1, %0|%0, %1<round_op2>}\"\n+  \"vcvtsd2usi\\t{<round_op2>%1, %0|%0, %q1<round_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"SI\")])\n@@ -4868,7 +4868,7 @@\n \t     (parallel [(const_int 0)]))]\n \t  UNSPEC_UNSIGNED_FIX_NOTRUNC))]\n   \"TARGET_AVX512F && TARGET_64BIT\"\n-  \"vcvtsd2usi\\t{<round_op2>%1, %0|%0, %1<round_op2>}\"\n+  \"vcvtsd2usi\\t{<round_op2>%1, %0|%0, %q1<round_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"DI\")])\n@@ -4880,7 +4880,7 @@\n \t    (match_operand:V2DF 1 \"<round_saeonly_nimm_scalar_predicate>\" \"<round_saeonly_constraint>\")\n \t    (parallel [(const_int 0)]))))]\n   \"TARGET_AVX512F\"\n-  \"vcvttsd2usi\\t{<round_saeonly_op2>%1, %0|%0, %1<round_saeonly_op2>}\"\n+  \"vcvttsd2usi\\t{<round_saeonly_op2>%1, %0|%0, %q1<round_saeonly_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"SI\")])\n@@ -4892,7 +4892,7 @@\n \t    (match_operand:V2DF 1 \"<round_saeonly_nimm_scalar_predicate>\" \"<round_saeonly_constraint>\")\n \t    (parallel [(const_int 0)]))))]\n   \"TARGET_AVX512F && TARGET_64BIT\"\n-  \"vcvttsd2usi\\t{<round_saeonly_op2>%1, %0|%0, %1<round_saeonly_op2>}\"\n+  \"vcvttsd2usi\\t{<round_saeonly_op2>%1, %0|%0, %q1<round_saeonly_op2>}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"DI\")])\n@@ -5099,7 +5099,7 @@\n \t    (match_operand:V4SI 1 \"nonimmediate_operand\" \"vm\")\n \t    (parallel [(const_int 0) (const_int 1)]))))]\n   \"TARGET_AVX512VL\"\n-  \"vcvtudq2pd\\t{%1, %0<mask_operand2>|%0<mask_operand2>, %1}\"\n+  \"vcvtudq2pd\\t{%1, %0<mask_operand2>|%0<mask_operand2>, %q1}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"V2DF\")])\n@@ -8504,7 +8504,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n    \"TARGET_AVX512F\"\n-   \"vgetexp<ssescalarmodesuffix>\\t{<round_saeonly_scalar_mask_op3>%2, %1, %0<mask_scalar_operand3>|%0<mask_scalar_operand3>, %1, %2<round_saeonly_scalar_mask_op3>}\";\n+   \"vgetexp<ssescalarmodesuffix>\\t{<round_saeonly_scalar_mask_op3>%2, %1, %0<mask_scalar_operand3>|%0<mask_scalar_operand3>, %1, %<iptr>2<round_saeonly_scalar_mask_op3>}\";\n     [(set_attr \"prefix\" \"evex\")\n      (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -8624,7 +8624,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n    \"TARGET_AVX512F\"\n-   \"vfixupimm<ssescalarmodesuffix>\\t{%4, <round_saeonly_sd_mask_op5>%3, %2, %0<sd_mask_op5>|%0<sd_mask_op5>, %2, %3<round_saeonly_sd_mask_op5>, %4}\";\n+   \"vfixupimm<ssescalarmodesuffix>\\t{%4, <round_saeonly_sd_mask_op5>%3, %2, %0<sd_mask_op5>|%0<sd_mask_op5>, %2, %<iptr>3<round_saeonly_sd_mask_op5>, %4}\";\n    [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -8643,7 +8643,7 @@\n \t  (match_dup 1)\n \t  (match_operand:<avx512fmaskmode> 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX512F\"\n-  \"vfixupimm<ssescalarmodesuffix>\\t{%4, <round_saeonly_op6>%3, %2, %0%{%5%}|%0%{%5%}, %2, %3<round_saeonly_op6>, %4}\";\n+  \"vfixupimm<ssescalarmodesuffix>\\t{%4, <round_saeonly_op6>%3, %2, %0%{%5%}|%0%{%5%}, %2, %<iptr>3<round_saeonly_op6>, %4}\";\n   [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -8670,7 +8670,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"TARGET_AVX512F\"\n-  \"vrndscale<ssescalarmodesuffix>\\t{%3, <round_saeonly_op4>%2, %1, %0|%0, %1, %2<round_saeonly_op4>, %3}\"\n+  \"vrndscale<ssescalarmodesuffix>\\t{%3, <round_saeonly_op4>%2, %1, %0|%0, %1, %<iptr>2<round_saeonly_op4>, %3}\"\n   [(set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -8861,7 +8861,7 @@\n   mask |= (INTVAL (operands[4]) - 2) << 1;\n   operands[3] = GEN_INT (mask);\n \n-  return \"vshufpd\\t{%3, %2, %1, %0%{%6%}%N5|%0%{6%}%N5, %1, %2, %3}\";\n+  return \"vshufpd\\t{%3, %2, %1, %0%{%6%}%N5|%0%{%6%}%N5, %1, %2, %3}\";\n }\n   [(set_attr \"type\" \"sseshuf\")\n    (set_attr \"length_immediate\" \"1\")\n@@ -9514,7 +9514,7 @@\n                    (const_int 12) (const_int 13)\n                    (const_int 14) (const_int 15)]))))]\n   \"TARGET_AVX512VL\"\n-  \"vpmov<trunsuffix>qb\\t{%1, %0|%0, %1}\"\n+  \"vpmov<trunsuffix>qb\\t{%1, %0|%w0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"memory\" \"store\")\n    (set_attr \"prefix\" \"evex\")\n@@ -9604,7 +9604,7 @@\n                    (const_int 12) (const_int 13)\n                    (const_int 14) (const_int 15)]))))]\n   \"TARGET_AVX512VL\"\n-  \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0|%0, %1}\"\n+  \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0|%k0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"memory\" \"store\")\n    (set_attr \"prefix\" \"evex\")\n@@ -9674,11 +9674,7 @@\n                    (const_int 12) (const_int 13)\n                    (const_int 14) (const_int 15)]))))]\n   \"TARGET_AVX512VL\"\n-{\n-  if (GET_MODE_SIZE (GET_MODE_INNER (<MODE>mode)) == 8)\n-    return \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0%{%2%}|%k0%{%2%}, %1}\";\n-  return \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0%{%2%}|%0%{%2%}, %g1}\";\n-}\n+  \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0%{%2%}|%k0%{%2%}, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"memory\" \"store\")\n    (set_attr \"prefix\" \"evex\")\n@@ -9699,7 +9695,7 @@\n                    (const_int 12) (const_int 13)\n                    (const_int 14) (const_int 15)]))))]\n   \"TARGET_AVX512VL\"\n-  \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0|%0, %1}\"\n+  \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0|%q0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"memory\" \"store\")\n    (set_attr \"prefix\" \"evex\")\n@@ -9769,11 +9765,7 @@\n                    (const_int 12) (const_int 13)\n                    (const_int 14) (const_int 15)]))))]\n   \"TARGET_AVX512VL\"\n-{\n-  if (GET_MODE_SIZE (GET_MODE_INNER (<MODE>mode)) == 4)\n-    return \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0%{%2%}|%0%{%2%}, %g1}\";\n-  return \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0%{%2%}|%0%{%2%}, %1}\";\n-}\n+  \"vpmov<trunsuffix><pmov_suff_3>\\t{%1, %0%{%2%}|%q0%{%2%}, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"memory\" \"store\")\n    (set_attr \"prefix\" \"evex\")\n@@ -16426,7 +16418,7 @@\n \t  (match_operand:VF_128 2 \"register_operand\" \"v\")\n \t  (const_int 1)))]\n   \"TARGET_AVX512ER\"\n-  \"vrcp28<ssescalarmodesuffix>\\t{<round_saeonly_op3>%1, %2, %0|%0, %2, %1<round_saeonly_op3>}\"\n+  \"vrcp28<ssescalarmodesuffix>\\t{<round_saeonly_op3>%1, %2, %0|%0, %2, %<iptr>1<round_saeonly_op3>}\"\n   [(set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"type\" \"sse\")\n@@ -16452,7 +16444,7 @@\n \t  (match_operand:VF_128 2 \"register_operand\" \"v\")\n \t  (const_int 1)))]\n   \"TARGET_AVX512ER\"\n-  \"vrsqrt28<ssescalarmodesuffix>\\t{<round_saeonly_op3>%1, %2, %0|%0, %2, %1<round_saeonly_op3>}\"\n+  \"vrsqrt28<ssescalarmodesuffix>\\t{<round_saeonly_op3>%1, %2, %0|%0, %2, %<iptr>1<round_saeonly_op3>}\"\n   [(set_attr \"length_immediate\" \"1\")\n    (set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"evex\")\n@@ -19595,7 +19587,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"TARGET_AVX512DQ\"\n-  \"vrange<ssescalarmodesuffix>\\t{%3, <round_saeonly_scalar_mask_op4>%2, %1, %0<mask_scalar_operand4>|%0<mask_scalar_operand4>, %1, %2<round_saeonly_scalar_mask_op4>, %3}\"\n+  \"vrange<ssescalarmodesuffix>\\t{%3, <round_saeonly_scalar_mask_op4>%2, %1, %0<mask_scalar_operand4>|%0<mask_scalar_operand4>, %1, %<iptr>2<round_saeonly_scalar_mask_op4>, %3}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -19650,7 +19642,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n    \"TARGET_AVX512F\"\n-   \"vgetmant<ssescalarmodesuffix>\\t{%3, <round_saeonly_scalar_mask_op4>%2, %1, %0<mask_scalar_operand4>|%0<mask_scalar_operand4>, %1, %2<round_saeonly_scalar_mask_op4>, %3}\";\n+   \"vgetmant<ssescalarmodesuffix>\\t{%3, <round_saeonly_scalar_mask_op4>%2, %1, %0<mask_scalar_operand4>|%0<mask_scalar_operand4>, %1, %<iptr>2<round_saeonly_scalar_mask_op4>, %3}\";\n    [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -19942,7 +19934,7 @@\n \t  (match_operand:V16SF 3 \"register_operand\" \"0\")\n \t  (match_operand:HI 4 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fmaddps\\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}\"\n+  \"v4fmaddps\\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"V16SF\"))])\n@@ -19957,7 +19949,7 @@\n \t  (match_operand:V16SF 4 \"const0_operand\" \"C\")\n \t  (match_operand:HI 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fmaddps\\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}\"\n+  \"v4fmaddps\\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"V16SF\"))])\n@@ -19983,7 +19975,7 @@\n \t  (match_operand:V4SF 3 \"register_operand\" \"0\")\n \t  (match_operand:QI 4 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fmaddss\\t{%2, %x1, %0%{%4%}|%{%4%}%0, %x1, %2}\"\n+  \"v4fmaddss\\t{%2, %x1, %0%{%4%}|%0%{%4%}, %x1, %2}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"SF\"))])\n@@ -19998,7 +19990,7 @@\n \t  (match_operand:V4SF 4 \"const0_operand\" \"C\")\n \t  (match_operand:QI 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fmaddss\\t{%3, %x2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %x2, %3}\"\n+  \"v4fmaddss\\t{%3, %x2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %x2, %3}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"SF\"))])\n@@ -20024,7 +20016,7 @@\n \t  (match_operand:V16SF 3 \"register_operand\" \"0\")\n \t  (match_operand:HI 4 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fnmaddps\\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}\"\n+  \"v4fnmaddps\\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"V16SF\"))])\n@@ -20039,7 +20031,7 @@\n \t  (match_operand:V16SF 4 \"const0_operand\" \"C\")\n \t  (match_operand:HI 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fnmaddps\\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}\"\n+  \"v4fnmaddps\\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"V16SF\"))])\n@@ -20065,7 +20057,7 @@\n \t  (match_operand:V4SF 3 \"register_operand\" \"0\")\n \t  (match_operand:QI 4 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fnmaddss\\t{%2, %x1, %0%{%4%}|%{%4%}%0, %x1, %2}\"\n+  \"v4fnmaddss\\t{%2, %x1, %0%{%4%}|%0%{%4%}, %x1, %2}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"SF\"))])\n@@ -20080,7 +20072,7 @@\n \t  (match_operand:V4SF 4 \"const0_operand\" \"C\")\n \t  (match_operand:QI 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124FMAPS\"\n-  \"v4fnmaddss\\t{%3, %x2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %x2, %3}\"\n+  \"v4fnmaddss\\t{%3, %x2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %x2, %3}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"SF\"))])\n@@ -20106,7 +20098,7 @@\n \t  (match_operand:V16SI 3 \"register_operand\" \"0\")\n \t  (match_operand:HI 4 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124VNNIW\"\n-  \"vp4dpwssd\\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}\"\n+  \"vp4dpwssd\\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"TI\"))])\n@@ -20121,7 +20113,7 @@\n \t  (match_operand:V16SI 4 \"const0_operand\" \"C\")\n \t  (match_operand:HI 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124VNNIW\"\n-  \"vp4dpwssd\\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}\"\n+  \"vp4dpwssd\\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"TI\"))])\n@@ -20147,7 +20139,7 @@\n \t  (match_operand:V16SI 3 \"register_operand\" \"0\")\n \t  (match_operand:HI 4 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124VNNIW\"\n-  \"vp4dpwssds\\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}\"\n+  \"vp4dpwssds\\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"TI\"))])\n@@ -20162,7 +20154,7 @@\n \t  (match_operand:V16SI 4 \"const0_operand\" \"C\")\n \t  (match_operand:HI 5 \"register_operand\" \"Yk\")))]\n   \"TARGET_AVX5124VNNIW\"\n-  \"vp4dpwssds\\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}\"\n+  \"vp4dpwssds\\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}\"\n    [(set_attr (\"type\") (\"ssemuladd\"))\n     (set_attr (\"prefix\") (\"evex\"))\n     (set_attr (\"mode\") (\"TI\"))])"}]}