# RV32IMZ RISC-V SoC - ASIC Synthesis Distribution

**Complete System-on-Chip - Full SoC Version**

## Overview

This distribution contains a complete System-on-Chip (SoC) featuring a RISC-V RV32IMZ core integrated with memory subsystems, bus architecture, and peripheral controllers. Includes Zicsr extension for system-level programming.

## Key Features

- **RV32IMZ Core**: 32-bit RISC-V with Integer, Multiply/Divide, and CSR extensions
- **SoC Integration**: Bus matrix, memory controllers, peripheral subsystem
- **Bulletproof Synthesis**: Research-based library loading with 4 fallback methods
- **Smart PDK Detection**: Automatic SoC optimization based on available libraries
- **FPGA-Ready**: Includes Basys3 FPGA constraints and bootloader
- **Multiple PDK Support**: Scalable from educational to professional synthesis
- **Professional MMMC**: Multi-corner timing analysis without conflicts
- **Comprehensive Testing**: Full system verification and compliance tests

## Quick Start

```bash
# 1. Choose appropriate PDK for your needs
./switch_pdk.sh

# 2. Run complete SoC synthesis
./synthesize_soc.sh

# 3. Check results
ls -la synthesis/soc_results/

# 4. Optional: Run Cadence flow (if available)
# cd synthesis/cadence && ./run_cadence_flow.sh
```

## SoC Architecture

### System Components

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        RV32IMZ SoC                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   RV32IMZ   â”‚    Bus      â”‚   Memory    â”‚    Peripherals      â”‚
â”‚    Core     â”‚  Controller â”‚ Subsystem   â”‚                     â”‚
â”‚             â”‚             â”‚             â”‚                     â”‚
â”‚ â€¢ RV32I     â”‚ â€¢ AXI/APB   â”‚ â€¢ SRAM      â”‚ â€¢ UART Controller   â”‚
â”‚ â€¢ M-Ext     â”‚ â€¢ Bus Matrixâ”‚ â€¢ ROM       â”‚ â€¢ SPI Controller    â”‚
â”‚ â€¢ Zicsr     â”‚ â€¢ Crossbar  â”‚ â€¢ Cache     â”‚ â€¢ GPIO Ports        â”‚
â”‚ â€¢ CSRs      â”‚ â€¢ Bridge    â”‚ â€¢ DDR Ctrl  â”‚ â€¢ Timer/PWM         â”‚
â”‚             â”‚             â”‚             â”‚ â€¢ Interrupt Ctrl    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Memory Map

| Address Range | Component   | Description                 |
| ------------- | ----------- | --------------------------- |
| `0x0000_0000` | Boot ROM    | Bootloader and startup code |
| `0x1000_0000` | Main SRAM   | Program memory (64KB)       |
| `0x2000_0000` | Peripherals | Memory-mapped I/O           |
| `0x2000_1000` | UART        | Serial communication        |
| `0x2000_2000` | SPI         | Serial peripheral interface |
| `0x2000_3000` | GPIO        | General purpose I/O         |
| `0x2000_4000` | Timers      | Timer/PWM controllers       |

## PDK Configuration System

### SoC-Optimized Configurations

| Configuration    | Total Cells | SoC Features          | Synthesis Time | Best For                |
| ---------------- | ----------- | --------------------- | -------------- | ----------------------- |
| **ğŸ“¦ Minimal**   | ~5K         | Basic functionality   | 10-15 min      | Quick demos             |
| **âš¡ Basic CTS** | ~5K         | + Clock distribution  | 15-25 min      | **University standard** |
| **ğŸš€ Enhanced**  | ~4K         | Optimized integration | 30-45 min      | Thesis projects         |

### SoC-Specific PDK Features

#### System Integration Support

- **Memory compilers**: SRAM generation macros
- **Clock management**: Multiple clock domain support
- **Power domains**: Basic power gating cells
- **I/O cells**: Pad ring and ESD protection

#### Enhanced SoC PDK Additions

- **Bus synthesis**: AXI/APB protocol-aware cells
- **Memory interface**: DDR controller optimized cells
- **Power optimization**: Fine-grained power gating
- **Clock gating**: System-level clock gating cells

### Switching PDK for SoC

```bash
./switch_pdk.sh
# SoC-aware options:
# 1. Basic CTS (recommended for education)
# 2. Enhanced (thesis-quality results)
# 3. Minimal (fastest testing)
# 4. Memory-Optimized (large SRAM arrays)
```

## File Structure

```
rv32imz_full_soc/
â”œâ”€â”€ README.md                    â† This file
â”œâ”€â”€ switch_pdk.sh                â† SoC PDK configuration switcher
â”œâ”€â”€ synthesize_soc.sh            â† Complete SoC synthesis
â”œâ”€â”€ build_for_fpga.sh            â† FPGA implementation script
â”œâ”€â”€ verify_soc_setup.sh          â† SoC verification
â”œâ”€â”€ run_compliance_tests.sh      â† RISC-V compliance testing
â”‚
â”œâ”€â”€ rtl/                         â† SoC RTL Sources
â”‚   â”œâ”€â”€ soc_top.v                â† Top-level SoC
â”‚   â”œâ”€â”€ core/                    â† RV32IMZ core files
â”‚   â”‚   â”œâ”€â”€ custom_riscv_core.v  â† Enhanced core with Zicsr
â”‚   â”‚   â”œâ”€â”€ csr_unit.v           â† Control/status registers
â”‚   â”‚   â”œâ”€â”€ interrupt_controller.v â† Interrupt handling
â”‚   â”‚   â””â”€â”€ ...                  â† Core components
â”‚   â”œâ”€â”€ bus/                     â† Bus infrastructure
â”‚   â”‚   â”œâ”€â”€ axi_crossbar.v       â† AXI bus matrix
â”‚   â”‚   â”œâ”€â”€ apb_bridge.v         â† APB peripheral bridge
â”‚   â”‚   â””â”€â”€ bus_controller.v     â† Bus arbitration
â”‚   â”œâ”€â”€ memory/                  â† Memory subsystem
â”‚   â”‚   â”œâ”€â”€ sram_controller.v    â† SRAM interface
â”‚   â”‚   â”œâ”€â”€ cache_controller.v   â† Cache subsystem
â”‚   â”‚   â””â”€â”€ memory_arbiter.v     â† Memory arbitration
â”‚   â””â”€â”€ peripherals/             â† Peripheral controllers
â”‚       â”œâ”€â”€ uart_controller.v    â† Serial communication
â”‚       â”œâ”€â”€ spi_controller.v     â† SPI interface
â”‚       â”œâ”€â”€ gpio_controller.v    â† GPIO ports
â”‚       â””â”€â”€ timer_pwm.v          â† Timer and PWM
â”‚
â”œâ”€â”€ synthesis_cadence/           â† SoC synthesis scripts
â”‚   â”œâ”€â”€ soc_synthesis.tcl        â† Main SoC synthesis
â”‚   â”œâ”€â”€ soc_place_route.tcl      â† SoC physical design
â”‚   â”œâ”€â”€ soc_mmmc.tcl            â† Multi-corner SoC timing
â”‚   â”œâ”€â”€ partition_synthesis.tcl  â† Hierarchical synthesis
â”‚   â”œâ”€â”€ power_analysis.tcl       â† Power estimation
â”‚   â”œâ”€â”€ outputs/                 â† SoC synthesis outputs
â”‚   â””â”€â”€ reports/                 â† Comprehensive reports
â”‚
â”œâ”€â”€ constraints/                 â† SoC constraints
â”‚   â”œâ”€â”€ soc_timing.sdc          â† System timing constraints
â”‚   â”œâ”€â”€ soc_power.upf           â† Power intent (UPF)
â”‚   â”œâ”€â”€ soc_floorplan.tcl       â† Physical constraints
â”‚   â””â”€â”€ fpga/                   â† FPGA-specific constraints
â”‚       â””â”€â”€ basys3.xdc          â† Basys3 FPGA constraints
â”‚
â”œâ”€â”€ firmware/                   â† Bootloader and firmware
â”‚   â”œâ”€â”€ bootloader/             â† System bootloader
â”‚   â”œâ”€â”€ examples/               â† Example programs
â”‚   â”œâ”€â”€ test_soc/              â† SoC test programs
â”‚   â””â”€â”€ memory_map.h           â† System memory definitions
â”‚
â”œâ”€â”€ programs/                   â† Test programs
â”‚   â”œâ”€â”€ factorial_soc.c        â† SoC-aware test programs
â”‚   â”œâ”€â”€ peripheral_test.c      â† Peripheral testing
â”‚   â””â”€â”€ system_stress_test.c   â† Full system testing
â”‚
â””â”€â”€ fpga/                      â† FPGA implementation
    â”œâ”€â”€ basys3_top.v           â† FPGA top-level wrapper
    â”œâ”€â”€ clock_generator.v      â† Clock management
    â””â”€â”€ io_wrapper.v           â† I/O interface wrapper
```

## SoC Synthesis Flow

### âš¡ Latest Improvements (December 2025)

**Bulletproof SoC Synthesis**: Research-based improvements for complex system integration

- **4-method library loading**: Ensures synthesis success across all SoC hierarchies
- **Smart SoC PDK detection**: Automatically optimizes effort levels per hierarchy
- **MMMC coordination**: Consistent timing analysis across core, bus, memory, and peripherals
- **Error recovery**: Graceful degradation when SRAM macros or advanced features unavailable

**Professional SoC Flow**: Industry-standard practices adapted for academic use

- **Hierarchical optimization**: PDK-aware effort scaling across system components
- **Cross-hierarchy timing**: Proper constraint propagation between modules
- **Memory integration**: Automatic SRAM macro detection and fallback strategies

### 1. Hierarchical Synthesis

**Strategy**: Bottom-up synthesis approach

- **Core synthesis**: RV32IMZ core as separate hierarchy
- **Bus synthesis**: Bus matrix and controllers
- **Memory synthesis**: Memory subsystem integration
- **Peripheral synthesis**: Individual peripheral blocks
- **Top integration**: Final SoC assembly

### 2. SoC-Specific Optimizations

**Cross-hierarchy optimization**:

- **Clock domain crossing**: Safe CDC synthesis
- **Bus optimization**: Protocol-aware optimization
- **Memory interface**: Optimal memory controller synthesis
- **Power optimization**: System-level power gating

### 3. Multi-Corner Analysis

**Timing corners for SoC**:

- **Functional corner**: Nominal conditions
- **Setup critical**: Worst-case setup timing
- **Hold critical**: Worst-case hold timing
- **Power corner**: Low power operation

## SoC Design Specifications

### Core Performance (RV32IMZ)

- **Base ISA**: RV32I (32-bit integer)
- **Extensions**:
  - **M**: Multiply/Divide instructions
  - **Zicsr**: Control and Status Registers
- **CSR Support**: Machine mode, interrupts, timers
- **Pipeline**: 5-stage pipeline with hazard detection
- **Frequency Target**: 100 MHz @ Enhanced PDK

### Memory Subsystem

- **L1 Cache**: 8KB instruction + 8KB data (configurable)
- **SRAM**: 64KB main memory
- **ROM**: 16KB boot ROM
- **Memory Bandwidth**: 32-bit @ core frequency
- **Cache Coherency**: Simple write-through policy

### Peripheral Specifications

#### UART Controller

- **Baud Rates**: 9600 - 115200
- **FIFO**: 16-byte TX/RX buffers
- **Flow Control**: RTS/CTS support
- **Interrupts**: TX empty, RX ready, error conditions

#### SPI Controller

- **Modes**: Master/Slave configurable
- **Clock Speeds**: Up to core_freq/4
- **Word Size**: 8/16/32 bit transfers
- **CS Lines**: Up to 4 chip select lines

#### GPIO Controller

- **Ports**: 32 bidirectional pins
- **Interrupts**: Edge/level triggered per pin
- **Drive Strength**: Configurable output drive
- **Pull Resistors**: Configurable pull-up/down

### System Integration

- **Bus Protocol**: AXI4-Lite for high-speed, APB for peripherals
- **Interrupt System**: RISC-V standard interrupt architecture
- **Clock Management**: Single clock domain with gating
- **Reset Strategy**: Synchronous reset with proper sequencing

## SoC Performance Targets

| PDK Configuration | Core Freq | System Freq | Memory BW | Power Est |
| ----------------- | --------- | ----------- | --------- | --------- |
| Minimal           | 50 MHz    | 50 MHz      | 200 MB/s  | ~10 mW    |
| Basic CTS         | 75 MHz    | 75 MHz      | 300 MB/s  | ~12 mW    |
| Enhanced          | 100 MHz   | 100 MHz     | 400 MB/s  | ~15 mW    |

### Area Estimates (Full SoC)

| Component          | Area (mmÂ²) | % of Total |
| ------------------ | ---------- | ---------- |
| RV32IMZ Core       | 0.015      | 35%        |
| Memory Subsystem   | 0.012      | 28%        |
| Bus Infrastructure | 0.008      | 19%        |
| Peripherals        | 0.005      | 12%        |
| Clock/Reset        | 0.003      | 6%         |
| **Total SoC**      | **~0.043** | **100%**   |

## University Usage - SoC Focus

### Advanced Lab Exercises

1. **SoC Integration Study**: Compare standalone core vs. full SoC
2. **Bus Performance Analysis**: AXI vs. APB protocol comparison
3. **Memory Hierarchy Impact**: Cache hit/miss analysis
4. **Power Optimization**: System-level power gating study
5. **Real-time Systems**: Interrupt latency and response analysis

### Thesis Project Applications

- **Custom Peripheral Integration**: Add your own peripheral controller
- **Memory Optimization**: Implement different cache policies
- **Power Management**: Advanced power gating and clock management
- **Security Features**: Add hardware security modules
- **Multi-core Extension**: Extend to multi-core SoC architecture

### Industry-Relevant Skills

âœ… **System-Level Design**: Complete SoC architecture understanding  
âœ… **Bus Protocols**: Industry-standard AXI/APB implementation  
âœ… **Memory Systems**: Hierarchical memory design  
âœ… **Peripheral Integration**: Real-world I/O controller design  
âœ… **Power Optimization**: System-level power management  
âœ… **Verification**: Comprehensive SoC testing methodology

## FPGA Implementation

### Basys3 FPGA Support

The SoC is fully compatible with Digilent Basys3 FPGA:

```bash
# Complete FPGA flow
./build_for_fpga.sh

# Manual steps:
cd fpga/
vivado -mode batch -source build_basys3.tcl
```

**FPGA Resources (Basys3)**:

- **LUTs**: ~8,000 (70% utilization)
- **Flip-Flops**: ~5,000 (45% utilization)
- **BRAM**: 16 blocks (50% utilization)
- **Clock**: 100 MHz system clock

### FPGA vs. ASIC Comparison

| Aspect      | FPGA    | ASIC (Sky130)  |
| ----------- | ------- | -------------- |
| Area        | 8K LUTs | 0.043 mmÂ²      |
| Frequency   | 100 MHz | 100+ MHz       |
| Power       | ~500 mW | ~15 mW         |
| Development | Hours   | Days           |
| Cost/Unit   | $50     | $0.10 (volume) |

## Troubleshooting SoC Issues

### Common SoC-Specific Problems

**Memory Integration Issues**:

- Check SRAM compiler settings in PDK
- Verify memory timing constraints
- Consider memory partitioning for large arrays

**Bus Protocol Errors**:

- Validate AXI/APB protocol compliance
- Check bus arbitration logic
- Verify peripheral address decoding

**Clock Domain Issues**:

- Review clock distribution network
- Check for CDC (Clock Domain Crossing) violations
- Verify clock gating implementation

**Power Analysis Problems**:

- Ensure UPF (Unified Power Format) syntax
- Check power domain definitions
- Validate isolation cell placement

### SoC Debug Strategies

```bash
# Check SoC hierarchy
./verify_soc_setup.sh

# Run targeted tests
./run_compliance_tests.sh

# Check memory mapping
grep -r "0x" firmware/ | grep -E "(0x[0-9A-Fa-f]{8})"

# Analyze synthesis reports
cd synthesis_cadence/reports/
ls -la *_area* *_timing* *_power*
```

## Professional ASIC Development

This SoC distribution demonstrates:

### System Architecture Skills

- **Hierarchical Design**: Proper system decomposition
- **Interface Definition**: Clean module boundaries
- **System Integration**: Bus protocol implementation
- **Memory Architecture**: Hierarchical memory design

### Advanced ASIC Techniques

- **Multi-corner Optimization**: System-level timing closure
- **Power Intent**: UPF-based power planning
- **Physical Aware**: Floorplanning and placement
- **Verification**: System-level verification methodology

### Industry Standards Compliance

- **RISC-V ISA**: Standard-compliant processor implementation
- **Bus Protocols**: Industry-standard AXI/APB
- **Design Methodology**: Professional ASIC flow
- **Documentation**: Complete design documentation

## Support and Resources

- **Setup Issues**: Run `verify_soc_setup.sh` for diagnosis
- **Synthesis Problems**: Check `synthesis_cadence/reports/` directory
- **FPGA Issues**: Verify Vivado installation and license
- **Compliance Testing**: Use `run_compliance_tests.sh` for validation

### Additional Documentation

- `docs/SOC_DESIGN_ANALYSIS.md` - Detailed architecture analysis
- `docs/SOC_BUS_AND_MEMORY_REFACTOR.md` - Bus design details
- `docs/THERMAL_MONITORING_GUIDE.md` - Power and thermal analysis
- `firmware/README.md` - Bootloader and software guide

---

**This distribution provides a complete learning experience for professional SoC ASIC design, suitable for advanced undergraduate projects through graduate research.**
