# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu --top-module mmu --vpi --public-flat-rw --prefix Vtop -o mmu -LDFLAGS -Wl,-rpath,/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -L/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -Wno-PINCONNECTEMPTY /Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv"
S      2444 127948455  1767143773           0  1767143773           0 "B6dAj4Yit6IOO4VBAylE4soAJp41LC8s4d8Fae4h" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv"
S      1237 128122018  1767208378           0  1767208378           0 "apWFBCi4tdtaJneiB8TLMMCgWymAaAuUOhBuIX47" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv"
T      3310 128264075  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop.cpp"
T      3728 128264074  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop.h"
T      2418 128264082  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop.mk"
T       669 128264073  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__Dpi.cpp"
T       520 128264072  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__Dpi.h"
T     10664 128264070  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__Syms.cpp"
T      1265 128264071  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__Syms.h"
T      4268 128264077  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop___024root.h"
T     21026 128264080  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop___024root__0.cpp"
T     14820 128264079  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop___024root__0__Slow.cpp"
T       568 128264078  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop___024root__Slow.cpp"
T       773 128264076  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__pch.h"
T      1753 128264083  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__ver.d"
T         0        0  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop__verFiles.dat"
T      1659 128264081  1767242469           0  1767242469           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/mmu/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
