// Seed: 2846271307
`timescale 1ps / 1 ps
module module_0 (
    output id_0
    , id_3,
    output tri0 id_1,
    input id_2
);
  type_5(
      id_0, id_2
  );
  assign id_1[1] = 1;
  assign id_0 = id_2;
endmodule
