#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027c1c2b8ce0 .scope module, "Mux21Test_v" "Mux21Test_v" 2 26;
 .timescale -9 -12;
v0000027c1c2c3cf0_0 .var "in", 1 0;
v0000027c1c2c4470_0 .net "out", 0 0, L_0000027c1c2ceed0;  1 drivers
v0000027c1c2c4150_0 .var "passed", 7 0;
v0000027c1c2c3bb0_0 .var "sel", 0 0;
S_0000027c1c2cc530 .scope task, "allPassed" "allPassed" 2 37, 2 37 0, S_0000027c1c2b8ce0;
 .timescale -9 -12;
v0000027c1c3d88c0_0 .var "numTests", 7 0;
v0000027c1c2b56f0_0 .var "passed", 7 0;
TD_Mux21Test_v.allPassed ;
    %load/vec4 v0000027c1c2b56f0_0;
    %load/vec4 v0000027c1c3d88c0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 41 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 42 "$display", "Some tests failed" {0 0 0};
T_0.1 ;
    %end;
S_0000027c1c2cc6c0 .scope task, "passTest" "passTest" 2 28, 2 28 0, S_0000027c1c2b8ce0;
 .timescale -9 -12;
v0000027c1c2b5790_0 .var "actualOut", 0 0;
v0000027c1c2cc850_0 .var "expectedOut", 0 0;
v0000027c1c2cc8f0_0 .var "passed", 7 0;
v0000027c1c292ba0_0 .var "testType", 120 0;
TD_Mux21Test_v.passTest ;
    %load/vec4 v0000027c1c2b5790_0;
    %load/vec4 v0000027c1c2cc850_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 33 "$display", "%s passed", v0000027c1c292ba0_0 {0 0 0};
    %load/vec4 v0000027c1c2cc8f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 34 "$display", "%s failed: %d should be %d", v0000027c1c292ba0_0, v0000027c1c2b5790_0, v0000027c1c2cc850_0 {0 0 0};
T_1.3 ;
    %end;
S_0000027c1c292c40 .scope task, "stim" "stim" 2 45, 2 45 0, S_0000027c1c2b8ce0;
 .timescale -9 -12;
v0000027c1c292dd0_0 .var "newIn", 1 0;
v0000027c1c292e70_0 .var "newSel", 0 0;
v0000027c1c292f10_0 .var "setIn", 1 0;
v0000027c1c292fb0_0 .var "setSel", 0 0;
TD_Mux21Test_v.stim ;
    %delay 90000, 0;
    %load/vec4 v0000027c1c292dd0_0;
    %store/vec4 v0000027c1c292f10_0, 0, 2;
    %load/vec4 v0000027c1c292e70_0;
    %store/vec4 v0000027c1c292fb0_0, 0, 1;
    %end;
S_0000027c1c2c32f0 .scope module, "uut" "Mux21" 2 67, 3 1 0, S_0000027c1c2b8ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /INPUT 1 "sel";
L_0000027c1c2cef40 .functor AND 1, L_0000027c1c2c3610, v0000027c1c2c3bb0_0, C4<1>, C4<1>;
L_0000027c1c2cefb0 .functor NOT 1, v0000027c1c2c3bb0_0, C4<0>, C4<0>, C4<0>;
L_0000027c1c2cf170 .functor AND 1, L_0000027c1c2c3930, L_0000027c1c2cefb0, C4<1>, C4<1>;
L_0000027c1c2ceed0 .functor OR 1, L_0000027c1c2cef40, L_0000027c1c2cf170, C4<0>, C4<0>;
v0000027c1c2c3480_0 .net *"_ivl_2", 0 0, L_0000027c1c2c3610;  1 drivers
v0000027c1c2c4010_0 .net *"_ivl_6", 0 0, L_0000027c1c2c3930;  1 drivers
v0000027c1c2c3570_0 .net "and1", 0 0, L_0000027c1c2cef40;  1 drivers
v0000027c1c2c3c50_0 .net "and2", 0 0, L_0000027c1c2cf170;  1 drivers
v0000027c1c2c3890_0 .net "in", 1 0, v0000027c1c2c3cf0_0;  1 drivers
v0000027c1c2c43d0_0 .net "not_sel", 0 0, L_0000027c1c2cefb0;  1 drivers
v0000027c1c2c40b0_0 .net "out", 0 0, L_0000027c1c2ceed0;  alias, 1 drivers
v0000027c1c2c37f0_0 .net "sel", 0 0, v0000027c1c2c3bb0_0;  1 drivers
L_0000027c1c2c3610 .part v0000027c1c2c3cf0_0, 1, 1;
L_0000027c1c2c3930 .part v0000027c1c2c3cf0_0, 0, 1;
    .scope S_0000027c1c2b8ce0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 42;
    %concati/vec4 3337109644, 0, 32;
    %concati/vec4 3538216680, 0, 32;
    %concati/vec4 8240, 0, 15;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 42;
    %concati/vec4 3337109644, 0, 32;
    %concati/vec4 3538216680, 0, 32;
    %concati/vec4 8241, 0, 15;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 42;
    %concati/vec4 3337109644, 0, 32;
    %concati/vec4 3538216680, 0, 32;
    %concati/vec4 8242, 0, 15;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 42;
    %concati/vec4 3337109644, 0, 32;
    %concati/vec4 3538216680, 0, 32;
    %concati/vec4 8243, 0, 15;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 34;
    %concati/vec4 3337109670, 0, 32;
    %concati/vec4 3402030812, 0, 32;
    %concati/vec4 6561840, 0, 23;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 34;
    %concati/vec4 3337109670, 0, 32;
    %concati/vec4 3402030812, 0, 32;
    %concati/vec4 6561841, 0, 23;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 34;
    %concati/vec4 3337109670, 0, 32;
    %concati/vec4 3402030812, 0, 32;
    %concati/vec4 6561842, 0, 23;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027c1c292dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c292e70_0, 0, 1;
    %fork TD_Mux21Test_v.stim, S_0000027c1c292c40;
    %join;
    %load/vec4 v0000027c1c292f10_0;
    %store/vec4 v0000027c1c2c3cf0_0, 0, 2;
    %load/vec4 v0000027c1c292fb0_0;
    %store/vec4 v0000027c1c2c3bb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4470_0;
    %store/vec4 v0000027c1c2b5790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c1c2cc850_0, 0, 1;
    %pushi/vec4 2798311626, 0, 34;
    %concati/vec4 3337109670, 0, 32;
    %concati/vec4 3402030812, 0, 32;
    %concati/vec4 6561843, 0, 23;
    %store/vec4 v0000027c1c292ba0_0, 0, 121;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2cc8f0_0, 0, 8;
    %fork TD_Mux21Test_v.passTest, S_0000027c1c2cc6c0;
    %join;
    %load/vec4 v0000027c1c2cc8f0_0;
    %store/vec4 v0000027c1c2c4150_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0000027c1c2c4150_0;
    %store/vec4 v0000027c1c2b56f0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000027c1c3d88c0_0, 0, 8;
    %fork TD_Mux21Test_v.allPassed, S_0000027c1c2cc530;
    %join;
    %end;
    .thread T_3;
    .scope S_0000027c1c2b8ce0;
T_4 ;
    %vpi_call 2 92 "$dumpfile", "Mux21Test_v.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027c1c2b8ce0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Mux21Test.v";
    "Mux21.v";
