
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033454                       # Number of seconds simulated
sim_ticks                                 33453514752                       # Number of ticks simulated
final_tick                               604956437871                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125885                       # Simulator instruction rate (inst/s)
host_op_rate                                   162343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1219859                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911772                       # Number of bytes of host memory used
host_seconds                                 27424.09                       # Real time elapsed on the host
sim_insts                                  3452286959                       # Number of instructions simulated
sim_ops                                    4452105475                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1768576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1971200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       929024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4673920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1410944                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1410944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13817                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15400                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7258                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36515                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11023                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11023                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52866672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58923555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27770595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139713870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42176256                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42176256                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42176256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52866672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58923555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27770595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181890126                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80224257                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28430632                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856815                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801198                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14195790                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13671994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044890                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56741                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33523451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158186524                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28430632                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716884                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32562358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8842308                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4081589                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16528081                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       718099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77198263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44635905     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614038      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2943841      3.81%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2773768      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554535      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748169      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128823      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849728      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949456     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77198263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354389                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971804                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34578061                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3953621                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31515444                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125468                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7025659                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097757                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177003934                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7025659                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36034274                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1517053                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435227                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30171685                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014356                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172325769                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690689                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       813000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228833671                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784323290                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784323290                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79937381                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20313                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5387292                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26496734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5755869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98113                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2162969                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163088707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137639764                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       178532                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48916141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134329083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77198263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782939                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26823569     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14315153     18.54%     53.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12663730     16.40%     69.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7661918      9.92%     79.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7993818     10.35%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722086      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080936      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556345      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       380708      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77198263                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541438     66.39%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174498     21.40%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99623     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107985932     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085398      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23677690     17.20%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4880823      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137639764                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715688                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815559                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353471880                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212025136                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133158424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138455323                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339778                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7566660                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1402511                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7025659                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         927121                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58708                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163108573                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26496734                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5755869                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          235                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020303                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135069594                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22762077                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570168                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27526418                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415954                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4764341                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683650                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133306739                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133158424                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81824785                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199690705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659827                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409758                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49497579                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805961                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70172604                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619031                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32358252     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846195     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8300917     11.83%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813308      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2699657      3.85%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1132715      1.61%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3017025      4.30%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876997      1.25%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4127538      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70172604                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4127538                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229154234                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333249762                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3025994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802243                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802243                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246506                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246506                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624791511                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174565436                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182406164                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80224257                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28444740                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23354018                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1849896                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12120951                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11107707                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2896962                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80051                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29412775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156465872                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28444740                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14004669                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33619732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9925373                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6834226                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14385542                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       732846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77912271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.467080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44292539     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3347689      4.30%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2943330      3.78%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3166850      4.06%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2777574      3.57%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1439634      1.85%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          950394      1.22%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2483973      3.19%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16510288     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77912271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354565                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.950356                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30936824                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6452358                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31983394                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       500179                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8039510                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4643826                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6007                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185496550                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47394                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8039510                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32468003                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3131425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       838667                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30920308                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2514353                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179233386                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13842                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1564267                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       694433                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           95                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248845570                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835946581                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835946581                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154529530                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94316026                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30845                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16131                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6692610                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17719686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9245720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222014                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3069244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168979196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135814770                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261061                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55972652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    171172508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77912271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28062902     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16370486     21.01%     57.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11075874     14.22%     71.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7042181      9.04%     80.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6895996      8.85%     89.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4083809      5.24%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3101911      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       681398      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       597714      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77912271                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         993541     69.74%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            36      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        187906     13.19%     82.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       243183     17.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111645807     82.20%     82.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1853488      1.36%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14702      0.01%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14529899     10.70%     94.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7770874      5.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135814770                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.692939                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1424666                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010490                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351227538                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224983624                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132027906                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137239436                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       241692                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6450951                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          452                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          968                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2098057                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8039510                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2400394                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       147967                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169010022                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       303537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17719686                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9245720                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16119                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        106083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6248                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          968                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1131760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1035298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2167058                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133471331                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13662757                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2343439                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21220443                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18909780                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7557686                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.663728                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132162754                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132027906                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86136723                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240378588                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.645735                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358338                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91907048                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112499360                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56514474                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1873215                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69872761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166478                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28241368     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18783743     26.88%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7696840     11.02%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3938324      5.64%     83.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3383769      4.84%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1678823      2.40%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1843914      2.64%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       933550      1.34%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3372430      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69872761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91907048                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112499360                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18416398                       # Number of memory references committed
system.switch_cpus1.commit.loads             11268735                       # Number of loads committed
system.switch_cpus1.commit.membars              14702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16144604                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101216070                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2214447                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3372430                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235514165                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346074777                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2311986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91907048                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112499360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91907048                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872885                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872885                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.145627                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.145627                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602842745                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181010858                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174132529                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29404                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80224257                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28931369                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23535658                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1931409                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12302248                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11405362                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2975549                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        84990                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31984220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158018131                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28931369                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14380911                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33196762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9917886                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5297052                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15627902                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       765607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78431247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.481949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45234485     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1781616      2.27%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2323655      2.96%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3522727      4.49%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3419106      4.36%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2599853      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1544307      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2320247      2.96%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15685251     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78431247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360631                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.969705                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33045976                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5188842                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31992843                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       250603                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7952981                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4905510                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     189047899                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7952981                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34787935                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         924986                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1714235                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30460255                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2590853                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183563982                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          752                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1117531                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       814538                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    255761501                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854906610                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854906610                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159088497                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        96672976                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38976                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22017                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7330562                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17011026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9020709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       173576                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2896995                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170631371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37084                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137465197                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       253131                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     55463489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    168656363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78431247                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.752684                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27397966     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17185489     21.91%     56.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11087868     14.14%     70.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7570437      9.65%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7094633      9.05%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3781076      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2783265      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       834945      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       695568      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78431247                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         674184     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        138485     14.21%     83.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161985     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114385192     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1941918      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15530      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13564527      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7558030      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137465197                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.713512                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             974660                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007090                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354589431                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    226132705                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133607669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138439857                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       466649                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6512951                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2062                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          798                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2292316                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          512                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7952981                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         532615                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90238                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170668455                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1112370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17011026                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9020709                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21554                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         68518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          798                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1181612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1086862                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2268474                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134831155                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12769053                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2634041                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20155626                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18885110                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7386573                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.680678                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133642687                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133607669                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85841758                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241083555                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.665427                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93171935                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114511688                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56157034                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1963391                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70478266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624780                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151926                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27296183     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20189684     28.65%     67.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7439381     10.56%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4260272      6.04%     83.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3553519      5.04%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1743736      2.47%     91.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1744568      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       745122      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3505801      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70478266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93171935                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114511688                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17226468                       # Number of memory references committed
system.switch_cpus2.commit.loads             10498075                       # Number of loads committed
system.switch_cpus2.commit.membars              15530                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16424294                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103216031                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2336534                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3505801                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           237641187                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349294593                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1793010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93171935                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114511688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93171935                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861035                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861035                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161394                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161394                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606750895                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184529792                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174613459                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31060                       # number of misc regfile writes
system.l20.replacements                         13833                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215013                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24073                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.931708                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          198.660661                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.258977                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5357.422883                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4675.657479                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019400                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000807                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523186                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456607                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35732                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35732                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9358                       # number of Writeback hits
system.l20.Writeback_hits::total                 9358                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35732                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35732                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35732                       # number of overall hits
system.l20.overall_hits::total                  35732                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13817                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13833                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13817                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13833                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13817                       # number of overall misses
system.l20.overall_misses::total                13833                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2787565                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1771272463                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1774060028                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2787565                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1771272463                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1774060028                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2787565                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1771272463                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1774060028                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49549                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49565                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9358                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9358                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49549                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49565                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49549                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49565                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278855                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279088                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278855                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279088                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278855                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279088                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 174222.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128195.155461                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128248.393552                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 174222.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128195.155461                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128248.393552                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 174222.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128195.155461                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128248.393552                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13817                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13833                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13817                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13833                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13817                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13833                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2634272                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1640701440                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1643335712                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2634272                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1640701440                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1643335712                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2634272                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1640701440                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1643335712                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278855                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279088                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278855                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279088                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278855                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279088                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       164642                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118745.128465                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118798.215282                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       164642                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118745.128465                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118798.215282                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       164642                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118745.128465                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118798.215282                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15411                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          731182                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25651                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.505010                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.415438                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.564877                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5476.376947                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4742.642739                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001505                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000543                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.534802                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.463149                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        72862                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  72862                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           16267                       # number of Writeback hits
system.l21.Writeback_hits::total                16267                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        72862                       # number of demand (read+write) hits
system.l21.demand_hits::total                   72862                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        72862                       # number of overall hits
system.l21.overall_hits::total                  72862                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15400                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15411                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15400                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15411                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15400                       # number of overall misses
system.l21.overall_misses::total                15411                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1209489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2091839629                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2093049118                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1209489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2091839629                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2093049118                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1209489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2091839629                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2093049118                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        88262                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              88273                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        16267                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            16267                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        88262                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               88273                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        88262                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              88273                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174481                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174583                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.174481                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174583                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.174481                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174583                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 135833.742143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 135815.269483                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 135833.742143                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 135815.269483                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 135833.742143                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 135815.269483                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3877                       # number of writebacks
system.l21.writebacks::total                     3877                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15400                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15411                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15400                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15411                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15400                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15411                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1946567144                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1947672468                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1946567144                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1947672468                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1946567144                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1947672468                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174481                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174583                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.174481                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174583                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.174481                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174583                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126400.463896                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126381.965349                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126400.463896                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126381.965349                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126400.463896                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126381.965349                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7272                       # number of replacements
system.l22.tagsinuse                     12287.993310                       # Cycle average of tags in use
system.l22.total_refs                          634046                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19560                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.415440                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          865.023130                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.139929                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3387.954670                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8024.875581                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.070396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000825                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.275712                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.653066                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        41207                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  41207                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24181                       # number of Writeback hits
system.l22.Writeback_hits::total                24181                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        41207                       # number of demand (read+write) hits
system.l22.demand_hits::total                   41207                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        41207                       # number of overall hits
system.l22.overall_hits::total                  41207                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7258                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7271                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7258                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7271                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7258                       # number of overall misses
system.l22.overall_misses::total                 7271                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2144476                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    952092429                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      954236905                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2144476                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    952092429                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       954236905                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2144476                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    952092429                       # number of overall miss cycles
system.l22.overall_miss_latency::total      954236905                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        48465                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              48478                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24181                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24181                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        48465                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               48478                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        48465                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              48478                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.149758                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.149986                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.149758                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.149986                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.149758                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.149986                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131178.345136                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131238.743639                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131178.345136                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131238.743639                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131178.345136                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131238.743639                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4937                       # number of writebacks
system.l22.writebacks::total                     4937                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7258                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7271                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7258                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7271                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7258                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7271                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    883495727                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    885517549                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    883495727                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    885517549                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    883495727                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    885517549                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149758                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.149986                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.149758                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.149986                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.149758                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.149986                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 121727.159961                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 121787.587540                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 121727.159961                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 121787.587540                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 121727.159961                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 121787.587540                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.692377                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560175                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872118.186004                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.692377                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025148                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869699                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16528061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16528061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16528061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16528061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16528061                       # number of overall hits
system.cpu0.icache.overall_hits::total       16528061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3726890                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3726890                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3726890                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3726890                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3726890                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3726890                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16528081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16528081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16528081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16528081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16528081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16528081                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186344.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186344.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186344.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186344.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186344.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186344.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2816512                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2816512                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2816512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2816512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2816512                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2816512                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       176032                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       176032                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       176032                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       176032                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       176032                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       176032                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49549                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246444665                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49805                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4948.191246                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.523514                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.476486                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826264                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173736                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20661894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20661894                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24995386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24995386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24995386                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24995386                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156957                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156957                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156957                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156957                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156957                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12361164093                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12361164093                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12361164093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12361164093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12361164093                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12361164093                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20818851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20818851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25152343                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25152343                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25152343                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25152343                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007539                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78755.099123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78755.099123                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78755.099123                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78755.099123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78755.099123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78755.099123                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9358                       # number of writebacks
system.cpu0.dcache.writebacks::total             9358                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107408                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107408                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107408                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49549                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49549                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49549                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49549                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49549                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2031544591                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2031544591                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2031544591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2031544591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2031544591                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2031544591                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41000.718299                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41000.718299                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41000.718299                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41000.718299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41000.718299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41000.718299                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997041                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096555580                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990119.019964                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997041                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017623                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14385529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14385529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14385529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14385529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14385529                       # number of overall hits
system.cpu1.icache.overall_hits::total       14385529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1460906                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1460906                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1460906                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1460906                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1460906                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1460906                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14385542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14385542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14385542                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14385542                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14385542                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14385542                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 112377.384615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 112377.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 112377.384615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1220489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1220489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1220489                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 88262                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203520608                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 88518                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2299.200253                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.374601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.625399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915526                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084474                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10757811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10757811                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7118097                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7118097                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15492                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15492                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14702                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17875908                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17875908                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17875908                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17875908                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       328967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       328967                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           55                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       329022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        329022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       329022                       # number of overall misses
system.cpu1.dcache.overall_misses::total       329022                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13686933551                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13686933551                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2962091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2962091                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13689895642                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13689895642                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13689895642                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13689895642                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11086778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11086778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7118152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7118152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18204930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18204930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18204930                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18204930                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029672                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029672                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018073                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018073                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018073                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018073                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41605.794961                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41605.794961                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53856.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53856.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41607.842764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41607.842764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41607.842764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41607.842764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16267                       # number of writebacks
system.cpu1.dcache.writebacks::total            16267                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       240705                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       240705                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       240760                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       240760                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       240760                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       240760                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        88262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        88262                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        88262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        88262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        88262                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        88262                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2709697213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2709697213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2709697213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2709697213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2709697213                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2709697213                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004848                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004848                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004848                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004848                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30700.609696                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30700.609696                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30700.609696                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30700.609696                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30700.609696                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30700.609696                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996993                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100681076                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219115.072581                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996993                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15627881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15627881                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15627881                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15627881                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15627881                       # number of overall hits
system.cpu2.icache.overall_hits::total       15627881                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3155250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3155250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3155250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3155250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3155250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3155250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15627902                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15627902                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15627902                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15627902                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15627902                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15627902                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       150250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       150250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       150250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       150250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       150250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       150250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2157476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2157476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2157476                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165959.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 48465                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185519522                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48721                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3807.793806                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.572511                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.427489                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9713663                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9713663                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6692667                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6692667                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16483                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16483                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15530                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15530                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16406330                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16406330                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16406330                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16406330                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122776                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122776                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3772                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3772                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126548                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126548                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126548                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126548                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5796160227                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5796160227                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    414173750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    414173750                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6210333977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6210333977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6210333977                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6210333977                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9836439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9836439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6696439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6696439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15530                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15530                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16532878                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16532878                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16532878                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16532878                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012482                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012482                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000563                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007654                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007654                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007654                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007654                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 47209.228408                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47209.228408                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 109802.160657                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109802.160657                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49074.927909                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49074.927909                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49074.927909                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49074.927909                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2328188                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 93127.520000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24181                       # number of writebacks
system.cpu2.dcache.writebacks::total            24181                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        74311                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        74311                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3772                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3772                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        78083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        78083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        78083                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        78083                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48465                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48465                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48465                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48465                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48465                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48465                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1297736255                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1297736255                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1297736255                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1297736255                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1297736255                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1297736255                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26776.772000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26776.772000                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26776.772000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26776.772000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26776.772000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26776.772000                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
