design pariti preserv logic base fault toler revers arithmet logic unit rakshith saligram shrihari shridhar hegd shashidhar kulkarni venkatesha depart electron communic bms colleg engin visvesvaraya technolog univers bangalor india depart electron communic rns institut technolog visvesvaraya technolog univers bangalor india abstract revers logic gain consider potenti logic design style implement modern nanotechnolog quantum comput minim impact physic entropi fault toler revers logic class revers logic maintain pariti input output contribut literatur design fault toler revers logic gate structur arithmet unit effort direct design fault toler revers alus arithmet logic unit alu prime perform unit comput devic fault toler paper aim design fault toler revers alu construct pariti preserv revers logic gate design alu generat arithmet oper logic oper keyword von neumann landauer limit revers comput pariti preserv gate arithmet circuit logic circuit fault toler full adder alu introduct research landauer bennett bit lost will generat joul energi energi dissip occur comput carri revers constant absolut temperatur comput perform revers circuit will solut heat dissip futur circuit design revers comput motiv von neumann landauer vnl principl theorem modern physic tell ordinari irrevers logic oper destruct overwrit previous output incur fundament minimum energi cost oper typic dissip rough logic signal energi irreduc thermal nois fact threaten improv practic comput perform decad comput base revers logic oper reus fraction signal energi theoret approach arbitrarili qualiti hardwar improv reopen door arbitrarili high comput perform level power dissip advanc vlsi design portabl devic technolog increas high comput requir lead circuit design faster smaller complex electron system expens lot heat dissip reduc life circuit power consumpt issu modern design power dissip toler applic context limit practic consider requir limit suppli energi batteri time limit rate heat remov cool system limit oper budget buy energi improv system perform general requir increas averag energi effici oper clear demonstr frank revers comput viabl option overcom power dissip primari motiv revers comput lie fact logic consist firm establish principl fundament physic perform applic realist power constraint continu increas indefinit revers logic core quantum circuit model arithmet logic unit multi function circuit condit perform function operand depend control input main perform comput devic alu continu perform life time comput devic comput hand held devic pda person digit assist heat dissip major issu design alu revers logic apt employ design arithmet logic unit alu resist fault creep oper suitabl pariti preserv revers logic gate design alu paper present fault toler revers alu construct pariti preserv call conserv logic gate rest paper organ overview revers logic gate basic definit pertain elabor design alu separ arithmet circuit logic circuit explain design alu implement boolean express simul conclus acknowledg refer follow revers logic definit basic definit pertain revers logic revers logic function boolean function revers satisfi criteria number input equal number number output output vector uniqu pre imag revers logic gate revers logic gate input output logic devic map input output help determin output input help uniqu recov input output garbag addit input output number input output equal refer number output synthesi function case mandatori achiev revers quantum cost refer cost circuit term cost primit gate comput know number primit revers logic gate requir realiz circuit gate level logic depth refer number level circuit requir realiz logic function flexibl refer univers revers logic gate realiz function gate count number revers gate realiz function cost metric evalu perform revers logic circuit count number circuit line revers logic circuit count direct indic number qubit quantum bit circuit cost paramet build quantum circuit transistor cost refer number transistor requir cmos technolog adopt design basic revers logic gate number revers logic gate propos literatur mention worthi feynman gate gate logic circuit figur control cnot gate quantum cost general fan purpos pere gate gate logic circuit figur quantum cost realiz boolean function xor fredkin gate gate logic circuit figur quantum cost implement multiplex toffoli gate gate logic circuit figur univers gate quantum cost basic revers logic gate figur figur basic revers logic gate pariti preserv revers logic gate pariti preserv revers logic gate class revers logic gate addit properti pariti input pariti output revers logic gate will pariti preserv exor input match output pariti input output remain input output nxn revers logic gate will pariti preserv iff satisfi pariti preserv revers logic gate discuss nft gate propos islam gate doubl feynman gate pppg fredkin gate pariti preserv revers logic gate mention gate figur figur pariti preserv revers logic gate arithmet logic unit design design arithmet circuit basic compon arithmet circuit alu parallel adder basic structur high speed adder carri skip adder ahead carri adder carri save adder parallel adder parallel adder call rippl carri adder construct number full adder connect cascad control data input parallel adder type arithmet oper figur situat input cin control oper fault toler full adder propos literatur construct rippl carri adder general structur design fault toler full adder propos turn pariti preserv toffoli gate conjunct figur pariti preserv toffoli structur propos structur propos build fault toler full adder gate propos pppg fault toler full adder appli zero input case full adder constitut parallel adder carri stage input carri carri fourth stage output carri carri connect intern stage select variabl cin control input full adder circuit input direct input full adder figur oper control input parallel adder arithmet oper implement arithmet circuit list tabl valu input full adder circuit function select variabl case cin arithmet oper entri oper list tabl follow function diagram fig combin logic circuit insert full adder stage character equat number bit arithmet circuit revers implement combin logic circuit fredkin gate variabl figur figur general structur fault toler full adder figur pariti preserv toffoli structur figur pariti preserv full adder figur pariti preserv full adder figur rippl carri adder structur figur revers implement express fault toler full adder structur figur equat implement gate figur appli rippl carri adder structur order generat output arithmet function tabul tabl tabl function tabl arithmet circuit function select output function cin transfer increment add add add complement add complement decrement transfer tabl function design logic circuit logic unit manipul bit operand separ treat bit binari variabl perform bitwis oper logic oper perform binari variabl showcas oper generat circuit select select line logic oper oper conveni employ logic circuit oper xor function chosen fourth oper implement boolean function select mux logic diagram revers implement figur tabl function tabl logic circuit figur implement logic circuit figur fault toler revers implement logic circuit mux output oper xor design alu alu construct link arithmet circuit logic circuit discuss previous section third select select arithmet logic oper output alu circuit combin manner best design alu complet block diagram bit alu figur mux implement fredkin gate figur complet block diagram singl stage alu arithmet logic unit design design alu consid boolean equat direct implement pariti preserv revers logic gate alu invari consist full adder circuit generat final express function express express three function reduc function arithmet circuit logic oper generat express reduc function generat block take input yield equat output turn appli full adder order generat equat full adder structur figur implement function generat pariti preserv revers logic gate fig figur pariti preserv function selector figur complet block diagram optim fault toler alu oper perform design alu list form tabl tabl complet function tabl design alu select output function cin transfer increment addit addit carri subtract borrow subtract decrement transfer xor conclus arithmet circuit compon full adder rippl carri adder logic circuit function selector complet alu test correct logic function simul xilinx simul figur figur simul full adder circuit figur simul rippl carri adder circuit arithmet unit figur simul logic unit figur simul function selector figur simul alu figur simul alu paramet full adder structur explain tabul tabl paramet arithmet circuit logic circuit tabul singl slice alu tabl tabl tabl comparison cost metric complet alu design design cost metric design alu list form tabl tabl comparison full adder structur full adder structur gate count garbag output constant input structur toffoli gate structur toffoli gate tabl comparison arithmet logic circuit stem full adder structur structur gate count garbag output constant input arithmet circuit arithmet circuit arithmet circuit arithmet circuit arithmet circuit logic circuit tabl comparison slice alus design structur gate count garbag output constant input alu alu alu alu alu tabl comparison slice alus design structur gate count garbag output constant input function generat alu alu alu alu alu paper fault toler revers slice alu construct design extend slice slice design arithmet circuit construct full adder small combin logic promin fault toler full adder structur literatur consid appli design logic circuit fundament mux approach order select logic function arithmet circuit logic circuit connect mux input select arithmet function logic function output alu design design equat direct implement pariti preserv revers logic gate order synthes block call function selector will produc three output appli fault toler full adder function alu conclud line revers logic emerg comput paradigm potenti generat power dissip alu heart processor revers implement revers logic bound major impact nanotechnolog base system acknowledg author depart electron communic colleg engin bangalor india support work refer landauer irrevers heat generat comput process ibm journal bennett logic revers comput ibm develop novemb pere revers logic quantum comput phys rev fredkin toffoli conserv logic theoret physic feynman quantum mechan comput optic news krishna murthi gayatri manoj kumar design effici adder circuit propos pariti preserv gate vlsic june haghparast navi novel fault toler revers gate nanotechnolog base system appl sci saiful islam synthesi fault toler revers logic ieee rakshith saligram rakshith design revers multipli linear filter applic dsp intern journal vlsi design communic system dec parhami fault toler revers circuit asimolar conf signal system comput octob bhagyalakshmi venkatesha optim multipli revers multi control input toffoli gate vlsic dec majid haghparast keivan navi design novel fault toler revers full adder nanotechnolog base system appli scienc journal xuemei design fast fault toler revers sign multipli intern journal physic scienc april parhami fault toler revers circuit proc asilomar conf signal system comput octob pacif grove rakshith saligram shrihari shashidhar bhagyalakshmi venkatesha design fault toler revers multiplex base multi boolean function generat pariti preserv gate intern journal comput applic march rakshith saligram rakshith novel code convert employ revers logic intern journal comput applic aug michael frank introduct revers comput motiv progress challeng 