{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27002@LS1.appsci.queensu.ca " "Can't contact license server \"27002@LS1.appsci.queensu.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1709789094918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709789094938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709789094939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 00:24:54 2024 " "Processing started: Thu Mar 07 00:24:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709789094939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789094939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec374 -c elec374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elec374 -c elec374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789094939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709789097624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709789097625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl.v 1 1 " "Found 1 design units, including 1 entities, in source file srl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl_gate " "Found entity 1: srl_gate" {  } { { "srl.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/srl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_gate " "Found entity 1: sra_gate" {  } { { "sra.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_gate " "Found entity 1: shl_gate" {  } { { "shl.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotright_gate " "Found entity 1: rotright_gate" {  } { { "rotright.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotright.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotleft_gate " "Found entity 1: rotleft_gate" {  } { { "rotleft.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotleft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripplecarryaddr " "Found entity 1: ripplecarryaddr" {  } { { "../../elec374test/ripplecarryaddr.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ripplecarryaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgetrigreg.v 1 1 " "Found 1 design units, including 1 entities, in source file edgetrigreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 edgetrigreg " "Found entity 1: edgetrigreg" {  } { { "../../elec374test/edgetrigreg.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "../../elec374test/datapath_tb.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../elec374test/datapath.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectional_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_bus " "Found entity 1: bidirectional_bus" {  } { { "../../elec374test/bidirectional_bus.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/bidirectional_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMuxEncoder " "Found entity 1: BusMuxEncoder" {  } { { "BusMuxEncoder.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(47) " "Verilog HDL information at and_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709789113873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113879 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" ALU.v(38) " "Verilog HDL syntax error at ALU.v(38) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1709789113895 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU ALU.v(1) " "Ignored design unit \"ALU\" at ALU.v(1) due to previous errors" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1709789113897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDRreg.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/MDRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_gate " "Found entity 1: neg_gate" {  } { { "neg_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/neg_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booths.v 1 1 " "Found 1 design units, including 1 entities, in source file booths.v" { { "Info" "ISGN_ENTITY_NAME" "1 booths_gate " "Found entity 1: booths_gate" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709789113970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789113970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/output_files/elec374.map.smsg " "Generated suppressed messages file C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/output_files/elec374.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789114050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709789114144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 07 00:25:14 2024 " "Processing ended: Thu Mar 07 00:25:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709789114144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709789114144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709789114144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709789114144 ""}
