`include "defines.v"

module ifid_reg (
  input  wire 						cpu_clk_50M,
  input  wire 						cpu_rst_n,
  input  wire [`STALL_BUS    ]       stall,
  input 	wire 					    flush,

  // ï¿½ï¿½ï¿½ï¿½È¡Ö¸ï¿½×¶Îµï¿½ï¿½ï¿½Ï¢  
  input  wire [`INST_ADDR_BUS]       if_pc,
    input  wire [`EXC_CODE_BUS]        if_exccode,
    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×¶Îµï¿½ï¿½ï¿½Ï?  
    output reg [`EXC_CODE_BUS]        id_exccode,
    output reg  [`INST_ADDR_BUS]       id_pc,

    input  wire    [`INST_BUS      ]       inst_i,
    output reg     [`INST_BUS      ]       inst_o,

    input  wire                            next_in_delay,
    output reg                             id_in_delay
  );

  always @(posedge cpu_clk_50M) begin
    // ï¿½ï¿½Î»ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×¶Îµï¿½ï¿½ï¿½Ï¢ï¿½ï¿?0
    if (cpu_rst_n == `RST_ENABLE || flush == `FLUSH) begin
      id_pc 	<= `PC_INIT;
      id_exccode <= `EXC_NONE;
    end
    else if(stall[1] == `STOP && stall[2] == `NOSTOP)begin
      id_pc            <= if_pc;
      id_exccode       <= `EXC_NONE;
      inst_o           <= `ZERO_WORD;
      if(next_in_delay != 0) begin
        delay_temp      <= next_in_delay;
      end
      id_in_delay      <= 1'b0;
    end
    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¡Ö¸ï¿½×¶Îµï¿½ï¿½ï¿½Ï¢ï¿½Ä´æ²¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×¶ï¿?
    else if(stall[1] == `NOSTOP) begin
      id_pc            <= if_pc;		
      id_exccode       <= if_exccode;
      id_in_delay     <= (next_in_delay | delay_temp);
      inst_o          <= inst_i;
      delay_temp      <= next_in_delay;
    end
  end

  endmodule
