{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.374194",
   "Default View_TopLeft":"-278,-40",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ledtrig -pg 1 -lvl 9 -x 2200 -y 600 -defaultsOSRD
preplace portBus led -pg 1 -lvl 9 -x 2200 -y 380 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 8 -x 2050 -y 600 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 7 -x 1760 -y 400 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 1760 -y 720 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 8 -x 2050 -y 150 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 6 -x 1440 -y 480 -defaultsOSRD
preplace inst c_shift_ram_0 -pg 1 -lvl 2 -x 310 -y 410 -defaultsOSRD
preplace inst c_shift_ram_1 -pg 1 -lvl 3 -x 510 -y 420 -defaultsOSRD
preplace inst sim_clk_gen_0 -pg 1 -lvl 1 -x 100 -y 490 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 7 -x 1760 -y 40 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 8 -x 2050 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1440 -y 130 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 6 -x 1440 -y 330 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1090 -y 250 -defaultsOSRD
preplace inst axi_protocol_checker_0 -pg 1 -lvl 5 -x 1090 -y 470 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -x 1760 -y 540 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 1440 -y 830 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 1440 -y 710 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 380 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 6 -x 1440 -y 590 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 7 -x 1760 -y 200 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 7 -x 1760 -y 300 -defaultsOSRD
preplace inst datamover_axi_wrap_0 -pg 1 -lvl 4 -x 780 -y 470 -defaultsOSRD
preplace netloc datamover_axi_wrap_0_iaddr 1 4 3 900 650 NJ 650 1610J
preplace netloc blk_mem_gen_0_douta 1 3 4 630 770 NJ 770 NJ 770 1610J
preplace netloc clk_wiz_0_clk_out1 1 1 7 200 480 410 490 620 560 910 110 1260 10 1640 130 1870J
preplace netloc clk_wiz_0_locked 1 1 5 NJ 500 NJ 500 610 570 930 390 1280
preplace netloc xlconstant_0_dout 1 6 1 1640J 770n
preplace netloc xlconstant_1_dout 1 6 1 1610J 710n
preplace netloc xlconstant_2_dout 1 1 1 200 380n
preplace netloc c_shift_ram_0_Q 1 2 1 N 410
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 6 2 1600J -20 1890
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 6 2 1620J 110 1860
preplace netloc axi_bram_ctrl_0_bram_en_a 1 6 2 1630J 120 N
preplace netloc axi_bram_ctrl_0_bram_we_a 1 6 2 1650J 140 N
preplace netloc xlslice_0_Dout 1 7 1 N 40
preplace netloc axi_bram_ctrl_0_bram_addr_a 1 6 1 1610J 40n
preplace netloc c_counter_binary_0_Q 1 6 2 1650 470 1860J
preplace netloc xlconstant_3_dout 1 6 1 1650J 550n
preplace netloc xlconcat_0_dout 1 7 1 1890 180n
preplace netloc blk_mem_gen_1_doutb 1 7 1 1910 240n
preplace netloc xlslice_1_Dout 1 8 1 NJ 380
preplace netloc datamover_axi_wrap_0_data_rdy 1 4 4 920 550 1240 -30 NJ -30 1880
preplace netloc util_reduced_logic_0_Res 1 8 1 NJ 600
preplace netloc blk_mem_gen_1_douta 1 6 2 1610J 100 N
preplace netloc xlconstant_4_dout 1 7 1 1860J 200n
preplace netloc xlconstant_5_dout 1 7 1 1900J 280n
preplace netloc c_shift_ram_1_Q 1 3 1 610 420n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1250 260n
preplace netloc datamover_axi_wrap_0_axi 1 4 1 920 170n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1270 110n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 6 1 1650J 330n
levelinfo -pg 1 -10 100 310 510 780 1090 1440 1760 2050 2200
pagesize -pg 1 -db -bbox -sgen -10 -40 2300 890
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"4"
}
