Classic Timing Analyzer report for part3
Wed May 02 14:52:20 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.234 ns   ; SW[0] ; LEDR[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; fmax Requirement                                      ; 50 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                 ; On                 ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 10.234 ns       ; SW[0] ; LEDR[0] ;
; N/A   ; None              ; 9.442 ns        ; SW[1] ; LEDR[0] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed May 02 14:52:20 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "D_latch:U2|Qb"
    Warning: Node "D_latch:U2|Qa"
Warning: Found combinational loop of 2 nodes
    Warning: Node "D_latch:U1|Qa"
    Warning: Node "D_latch:U1|Qb"
Info: Longest tpd from source pin "SW[0]" to destination pin "LEDR[0]" is 10.234 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'SW[0]'
    Info: 2: + IC(0.365 ns) + CELL(0.275 ns) = 1.639 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 1; COMB Node = 'D_latch:U1|R'
    Info: 3: + IC(0.267 ns) + CELL(0.413 ns) = 2.319 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 2; COMB Node = 'D_latch:U1|R_g'
    Info: 4: + IC(0.000 ns) + CELL(0.797 ns) = 3.116 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 3; COMB LOOP Node = 'D_latch:U1|Qa'
        Info: Loc. = LCCOMB_X64_Y19_N0; Node "D_latch:U1|Qa"
        Info: Loc. = LCCOMB_X64_Y19_N28; Node "D_latch:U1|Qb"
    Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 3.523 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'D_latch:U2|R'
    Info: 6: + IC(0.252 ns) + CELL(0.420 ns) = 4.195 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 2; COMB Node = 'D_latch:U2|R_g'
    Info: 7: + IC(0.000 ns) + CELL(1.351 ns) = 5.546 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB LOOP Node = 'D_latch:U2|Qa'
        Info: Loc. = LCCOMB_X64_Y19_N18; Node "D_latch:U2|Qa"
        Info: Loc. = LCCOMB_X64_Y19_N2; Node "D_latch:U2|Qb"
    Info: 8: + IC(1.870 ns) + CELL(2.818 ns) = 10.234 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
    Info: Total cell delay = 7.223 ns ( 70.58 % )
    Info: Total interconnect delay = 3.011 ns ( 29.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Allocated 111 megabytes of memory during processing
    Info: Processing ended: Wed May 02 14:52:20 2007
    Info: Elapsed time: 00:00:00


