
CPE 316 A6 ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001750  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  080018fc  080018fc  000118fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019a8  080019a8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080019a8  080019a8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019a8  080019a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019a8  080019a8  000119a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080019ac  080019ac  000119ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080019b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  2000000c  080019bc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000005c  080019bc  0002005c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007bfa  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000164e  00000000  00000000  00027c79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000758  00000000  00000000  000292c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000585  00000000  00000000  00029a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029d58  00000000  00000000  00029fa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007e9c  00000000  00000000  00053cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010e9f5  00000000  00000000  0005bb99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001bd0  00000000  00000000  0016a590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0016c160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080018e4 	.word	0x080018e4

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	080018e4 	.word	0x080018e4

080001ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	db0b      	blt.n	8000216 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001fe:	79fb      	ldrb	r3, [r7, #7]
 8000200:	f003 021f 	and.w	r2, r3, #31
 8000204:	4907      	ldr	r1, [pc, #28]	; (8000224 <__NVIC_EnableIRQ+0x38>)
 8000206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020a:	095b      	lsrs	r3, r3, #5
 800020c:	2001      	movs	r0, #1
 800020e:	fa00 f202 	lsl.w	r2, r0, r2
 8000212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000216:	bf00      	nop
 8000218:	370c      	adds	r7, #12
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	e000e100 	.word	0xe000e100

08000228 <LPUART1_init>:
volatile uint8_t adc_index = 0;

void SystemClock_Config(void);

// Function to initialize LPUART1
void LPUART1_init() {
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
    // Set IOSV bit for PG[15:2]
    PWR->CR2 |= PWR_CR2_IOSV;
 800022c:	4b21      	ldr	r3, [pc, #132]	; (80002b4 <LPUART1_init+0x8c>)
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	4a20      	ldr	r2, [pc, #128]	; (80002b4 <LPUART1_init+0x8c>)
 8000232:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000236:	6053      	str	r3, [r2, #4]

    // Enable LPUART1 clock
    RCC->APB1ENR2 |= RCC_APB1ENR2_LPUART1EN;
 8000238:	4b1f      	ldr	r3, [pc, #124]	; (80002b8 <LPUART1_init+0x90>)
 800023a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800023c:	4a1e      	ldr	r2, [pc, #120]	; (80002b8 <LPUART1_init+0x90>)
 800023e:	f043 0301 	orr.w	r3, r3, #1
 8000242:	65d3      	str	r3, [r2, #92]	; 0x5c

    // Enable GPIOG clock
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOGEN;
 8000244:	4b1c      	ldr	r3, [pc, #112]	; (80002b8 <LPUART1_init+0x90>)
 8000246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000248:	4a1b      	ldr	r2, [pc, #108]	; (80002b8 <LPUART1_init+0x90>)
 800024a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800024e:	64d3      	str	r3, [r2, #76]	; 0x4c

    // Configure PG7 as LPUART1_TX and PG8 as LPUART1_RX
    GPIOG->MODER &= ~(GPIO_MODER_MODE7 | GPIO_MODER_MODE8);
 8000250:	4b1a      	ldr	r3, [pc, #104]	; (80002bc <LPUART1_init+0x94>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a19      	ldr	r2, [pc, #100]	; (80002bc <LPUART1_init+0x94>)
 8000256:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 800025a:	6013      	str	r3, [r2, #0]
    GPIOG->MODER |= (GPIO_MODER_MODE7_1 | GPIO_MODER_MODE8_1);
 800025c:	4b17      	ldr	r3, [pc, #92]	; (80002bc <LPUART1_init+0x94>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a16      	ldr	r2, [pc, #88]	; (80002bc <LPUART1_init+0x94>)
 8000262:	f443 3320 	orr.w	r3, r3, #163840	; 0x28000
 8000266:	6013      	str	r3, [r2, #0]

    // Set Alternate Function for PG7 (LPUART1_TX)
    GPIOG->AFR[0] |= (8U << GPIO_AFRL_AFSEL7_Pos);
 8000268:	4b14      	ldr	r3, [pc, #80]	; (80002bc <LPUART1_init+0x94>)
 800026a:	6a1b      	ldr	r3, [r3, #32]
 800026c:	4a13      	ldr	r2, [pc, #76]	; (80002bc <LPUART1_init+0x94>)
 800026e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000272:	6213      	str	r3, [r2, #32]

    // Set Alternate Function for PG8 (LPUART1_RX)
    GPIOG->AFR[1] |= (8U << GPIO_AFRH_AFSEL8_Pos);
 8000274:	4b11      	ldr	r3, [pc, #68]	; (80002bc <LPUART1_init+0x94>)
 8000276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000278:	4a10      	ldr	r2, [pc, #64]	; (80002bc <LPUART1_init+0x94>)
 800027a:	f043 0308 	orr.w	r3, r3, #8
 800027e:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure for 8 data bits
	LPUART1->CR1 &= ~(USART_CR1_M);
 8000280:	4b0f      	ldr	r3, [pc, #60]	; (80002c0 <LPUART1_init+0x98>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a0e      	ldr	r2, [pc, #56]	; (80002c0 <LPUART1_init+0x98>)
 8000286:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 800028a:	6013      	str	r3, [r2, #0]

    // Set Baud Rate Divisor
    LPUART1->BRR = 0x2B671;  // 90Mhz * 256 / 115200 (desired baud) = 0x2B671
 800028c:	4b0c      	ldr	r3, [pc, #48]	; (80002c0 <LPUART1_init+0x98>)
 800028e:	4a0d      	ldr	r2, [pc, #52]	; (80002c4 <LPUART1_init+0x9c>)
 8000290:	60da      	str	r2, [r3, #12]

    // Configure for 1 stop bit
	LPUART1->CR2 &= ~(USART_CR2_STOP);
 8000292:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <LPUART1_init+0x98>)
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LPUART1_init+0x98>)
 8000298:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800029c:	6053      	str	r3, [r2, #4]

    // Enable LPUART, Transmitter and Receiver
    LPUART1->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 800029e:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <LPUART1_init+0x98>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a07      	ldr	r2, [pc, #28]	; (80002c0 <LPUART1_init+0x98>)
 80002a4:	f043 030d 	orr.w	r3, r3, #13
 80002a8:	6013      	str	r3, [r2, #0]
}
 80002aa:	bf00      	nop
 80002ac:	46bd      	mov	sp, r7
 80002ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b2:	4770      	bx	lr
 80002b4:	40007000 	.word	0x40007000
 80002b8:	40021000 	.word	0x40021000
 80002bc:	48001800 	.word	0x48001800
 80002c0:	40008000 	.word	0x40008000
 80002c4:	0002b671 	.word	0x0002b671

080002c8 <ADC_init>:
//
//    // Enable ADC interrupt in NVIC
//    NVIC_EnableIRQ(ADC1_IRQn);
//}

void ADC_init() {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
	// Enable ADC clock
	RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;
 80002cc:	4b2e      	ldr	r3, [pc, #184]	; (8000388 <ADC_init+0xc0>)
 80002ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002d0:	4a2d      	ldr	r2, [pc, #180]	; (8000388 <ADC_init+0xc0>)
 80002d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002d6:	64d3      	str	r3, [r2, #76]	; 0x4c

	// Enable GPIOC clock
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 80002d8:	4b2b      	ldr	r3, [pc, #172]	; (8000388 <ADC_init+0xc0>)
 80002da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002dc:	4a2a      	ldr	r2, [pc, #168]	; (8000388 <ADC_init+0xc0>)
 80002de:	f043 0304 	orr.w	r3, r3, #4
 80002e2:	64d3      	str	r3, [r2, #76]	; 0x4c

    // Configure PA0 as analog input
    GPIOC->MODER |= GPIO_MODER_MODE0;  // Set to 11 (Analog mode)
 80002e4:	4b29      	ldr	r3, [pc, #164]	; (800038c <ADC_init+0xc4>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a28      	ldr	r2, [pc, #160]	; (800038c <ADC_init+0xc4>)
 80002ea:	f043 0303 	orr.w	r3, r3, #3
 80002ee:	6013      	str	r3, [r2, #0]

    // Reset the ADC1 control register
    ADC1->CR = 0x20000000;
 80002f0:	4b27      	ldr	r3, [pc, #156]	; (8000390 <ADC_init+0xc8>)
 80002f2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80002f6:	609a      	str	r2, [r3, #8]

    // Step 1: Exit Deep-power-down mode
    ADC1->CR &= ~ADC_CR_DEEPPWD;
 80002f8:	4b25      	ldr	r3, [pc, #148]	; (8000390 <ADC_init+0xc8>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	4a24      	ldr	r2, [pc, #144]	; (8000390 <ADC_init+0xc8>)
 80002fe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000302:	6093      	str	r3, [r2, #8]

    // Step 2: Enable voltage regulator
    ADC1->CR |= ADC_CR_ADVREGEN;
 8000304:	4b22      	ldr	r3, [pc, #136]	; (8000390 <ADC_init+0xc8>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	4a21      	ldr	r2, [pc, #132]	; (8000390 <ADC_init+0xc8>)
 800030a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800030e:	6093      	str	r3, [r2, #8]

    // Wait for ADC voltage regulator startup time (10ms as per datasheet)
    HAL_Delay(10);
 8000310:	200a      	movs	r0, #10
 8000312:	f000 fb27 	bl	8000964 <HAL_Delay>

    // Step 3: Ensure ADEN=0
    ADC1->CR &= ~ADC_CR_ADEN;
 8000316:	4b1e      	ldr	r3, [pc, #120]	; (8000390 <ADC_init+0xc8>)
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	4a1d      	ldr	r2, [pc, #116]	; (8000390 <ADC_init+0xc8>)
 800031c:	f023 0301 	bic.w	r3, r3, #1
 8000320:	6093      	str	r3, [r2, #8]
    //ADC1->CR |= ADC_CR_ADCAL;
    //while (ADC1->CR & ADC_CR_ADCAL);

    // Step 5: Enable the ADC
    // Clear the ADRDY bit
    ADC1->ISR |= ADC_ISR_ADRDY;
 8000322:	4b1b      	ldr	r3, [pc, #108]	; (8000390 <ADC_init+0xc8>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a1a      	ldr	r2, [pc, #104]	; (8000390 <ADC_init+0xc8>)
 8000328:	f043 0301 	orr.w	r3, r3, #1
 800032c:	6013      	str	r3, [r2, #0]
    // Enable the ADC
    ADC1->CR |= ADC_CR_ADEN;
 800032e:	4b18      	ldr	r3, [pc, #96]	; (8000390 <ADC_init+0xc8>)
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	4a17      	ldr	r2, [pc, #92]	; (8000390 <ADC_init+0xc8>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6093      	str	r3, [r2, #8]
    // Wait for ADC to be ready
    //while (!(ADC1->ISR & ADC_ISR_ADRDY));

    // Other configurations (sample time, resolution, etc.)
    // Configure ADC clock to be at least 24 MHz (90/4 = 22.5 MHz)
    ADC1->CFGR2 &= ~ADC_CCR_CKMODE; // Clock mode: 00 (Synchronous clock mode)
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <ADC_init+0xc8>)
 800033c:	691b      	ldr	r3, [r3, #16]
 800033e:	4a14      	ldr	r2, [pc, #80]	; (8000390 <ADC_init+0xc8>)
 8000340:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000344:	6113      	str	r3, [r2, #16]

    // Set sample time to 2.5 ADC clock cycles
    ADC1->SMPR1 &= ~ADC_SMPR1_SMP1; // 000: 2.5 cycles
 8000346:	4b12      	ldr	r3, [pc, #72]	; (8000390 <ADC_init+0xc8>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	4a11      	ldr	r2, [pc, #68]	; (8000390 <ADC_init+0xc8>)
 800034c:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000350:	6153      	str	r3, [r2, #20]

    // Set resolution to 12-bit
    ADC1->CFGR &= ~ADC_CFGR_RES; // 00: 12-bit resolution
 8000352:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <ADC_init+0xc8>)
 8000354:	68db      	ldr	r3, [r3, #12]
 8000356:	4a0e      	ldr	r2, [pc, #56]	; (8000390 <ADC_init+0xc8>)
 8000358:	f023 0318 	bic.w	r3, r3, #24
 800035c:	60d3      	str	r3, [r2, #12]

    // Configure PA0 as analog input
    GPIOC->MODER |= GPIO_MODER_MODE0;  // Set to 11 (Analog mode)
 800035e:	4b0b      	ldr	r3, [pc, #44]	; (800038c <ADC_init+0xc4>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a0a      	ldr	r2, [pc, #40]	; (800038c <ADC_init+0xc4>)
 8000364:	f043 0303 	orr.w	r3, r3, #3
 8000368:	6013      	str	r3, [r2, #0]

    // Select channel 0 for the first conversion in the sequence
    ADC1->SQR1 |= (0 << ADC_SQR1_SQ1_Pos);
 800036a:	4b09      	ldr	r3, [pc, #36]	; (8000390 <ADC_init+0xc8>)
 800036c:	4a08      	ldr	r2, [pc, #32]	; (8000390 <ADC_init+0xc8>)
 800036e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000370:	6313      	str	r3, [r2, #48]	; 0x30

    // Enable end-of-conversion interrupt
    ADC1->IER |= ADC_IER_EOCIE;
 8000372:	4b07      	ldr	r3, [pc, #28]	; (8000390 <ADC_init+0xc8>)
 8000374:	685b      	ldr	r3, [r3, #4]
 8000376:	4a06      	ldr	r2, [pc, #24]	; (8000390 <ADC_init+0xc8>)
 8000378:	f043 0304 	orr.w	r3, r3, #4
 800037c:	6053      	str	r3, [r2, #4]

    // Enable ADC interrupt in NVIC
    NVIC_EnableIRQ(ADC1_IRQn);
 800037e:	2012      	movs	r0, #18
 8000380:	f7ff ff34 	bl	80001ec <__NVIC_EnableIRQ>
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40021000 	.word	0x40021000
 800038c:	48000800 	.word	0x48000800
 8000390:	50040000 	.word	0x50040000

08000394 <UART_print>:



// Function to print a string via LPUART1
void UART_print(const char *str) {
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800039c:	e015      	b.n	80003ca <UART_print+0x36>
        // Wait for Transmit Data Register Empty
        while (!(LPUART1->ISR & USART_ISR_TXE));
 800039e:	bf00      	nop
 80003a0:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <UART_print+0x4c>)
 80003a2:	69db      	ldr	r3, [r3, #28]
 80003a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d0f9      	beq.n	80003a0 <UART_print+0xc>

        // Write data to TDR
        LPUART1->TDR = *str;
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	781a      	ldrb	r2, [r3, #0]
 80003b0:	4b0b      	ldr	r3, [pc, #44]	; (80003e0 <UART_print+0x4c>)
 80003b2:	b292      	uxth	r2, r2
 80003b4:	851a      	strh	r2, [r3, #40]	; 0x28

        // Wait for Transmission Complete
        while (!(LPUART1->ISR & USART_ISR_TC));
 80003b6:	bf00      	nop
 80003b8:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <UART_print+0x4c>)
 80003ba:	69db      	ldr	r3, [r3, #28]
 80003bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d0f9      	beq.n	80003b8 <UART_print+0x24>

        str++;
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	3301      	adds	r3, #1
 80003c8:	607b      	str	r3, [r7, #4]
    while (*str) {
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d1e5      	bne.n	800039e <UART_print+0xa>
    }
}
 80003d2:	bf00      	nop
 80003d4:	bf00      	nop
 80003d6:	370c      	adds	r7, #12
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr
 80003e0:	40008000 	.word	0x40008000

080003e4 <UART_ESC_Code>:

// Function to send escape codes via USART
void UART_ESC_Code(const char *str) {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
    UART_print("\033[");  // ESC [
 80003ec:	4804      	ldr	r0, [pc, #16]	; (8000400 <UART_ESC_Code+0x1c>)
 80003ee:	f7ff ffd1 	bl	8000394 <UART_print>
    UART_print(str);
 80003f2:	6878      	ldr	r0, [r7, #4]
 80003f4:	f7ff ffce 	bl	8000394 <UART_print>
}
 80003f8:	bf00      	nop
 80003fa:	3708      	adds	r7, #8
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	080018fc 	.word	0x080018fc

08000404 <LPUART1_IRQHandler>:

// LPUART1 Interrupt Service Routine
void LPUART1_IRQHandler(void) {
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
    // Check if data is available to read
    if (LPUART1->ISR & USART_ISR_RXNE) {
 800040a:	4b19      	ldr	r3, [pc, #100]	; (8000470 <LPUART1_IRQHandler+0x6c>)
 800040c:	69db      	ldr	r3, [r3, #28]
 800040e:	f003 0320 	and.w	r3, r3, #32
 8000412:	2b00      	cmp	r3, #0
 8000414:	d027      	beq.n	8000466 <LPUART1_IRQHandler+0x62>
        // Read received data
        char received_char = LPUART1->RDR;
 8000416:	4b16      	ldr	r3, [pc, #88]	; (8000470 <LPUART1_IRQHandler+0x6c>)
 8000418:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800041a:	b29b      	uxth	r3, r3
 800041c:	71fb      	strb	r3, [r7, #7]

        // Check for special characters for color change
        if (received_char == 'R') {
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	2b52      	cmp	r3, #82	; 0x52
 8000422:	d103      	bne.n	800042c <LPUART1_IRQHandler+0x28>
            UART_ESC_Code("31m");  // Set text color to red
 8000424:	4813      	ldr	r0, [pc, #76]	; (8000474 <LPUART1_IRQHandler+0x70>)
 8000426:	f7ff ffdd 	bl	80003e4 <UART_ESC_Code>
            char str[2] = {received_char, '\0'};
            UART_print(str);
        }

    }
}
 800042a:	e01c      	b.n	8000466 <LPUART1_IRQHandler+0x62>
        } else if (received_char == 'B') {
 800042c:	79fb      	ldrb	r3, [r7, #7]
 800042e:	2b42      	cmp	r3, #66	; 0x42
 8000430:	d103      	bne.n	800043a <LPUART1_IRQHandler+0x36>
            UART_ESC_Code("34m");  // Set text color to blue
 8000432:	4811      	ldr	r0, [pc, #68]	; (8000478 <LPUART1_IRQHandler+0x74>)
 8000434:	f7ff ffd6 	bl	80003e4 <UART_ESC_Code>
}
 8000438:	e015      	b.n	8000466 <LPUART1_IRQHandler+0x62>
        } else if (received_char == 'G') {
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	2b47      	cmp	r3, #71	; 0x47
 800043e:	d103      	bne.n	8000448 <LPUART1_IRQHandler+0x44>
            UART_ESC_Code("32m");  // Set text color to green
 8000440:	480e      	ldr	r0, [pc, #56]	; (800047c <LPUART1_IRQHandler+0x78>)
 8000442:	f7ff ffcf 	bl	80003e4 <UART_ESC_Code>
}
 8000446:	e00e      	b.n	8000466 <LPUART1_IRQHandler+0x62>
        } else if (received_char == 'W') {
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	2b57      	cmp	r3, #87	; 0x57
 800044c:	d103      	bne.n	8000456 <LPUART1_IRQHandler+0x52>
            UART_ESC_Code("37m");  // Set text color to white
 800044e:	480c      	ldr	r0, [pc, #48]	; (8000480 <LPUART1_IRQHandler+0x7c>)
 8000450:	f7ff ffc8 	bl	80003e4 <UART_ESC_Code>
}
 8000454:	e007      	b.n	8000466 <LPUART1_IRQHandler+0x62>
            char str[2] = {received_char, '\0'};
 8000456:	79fb      	ldrb	r3, [r7, #7]
 8000458:	713b      	strb	r3, [r7, #4]
 800045a:	2300      	movs	r3, #0
 800045c:	717b      	strb	r3, [r7, #5]
            UART_print(str);
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	4618      	mov	r0, r3
 8000462:	f7ff ff97 	bl	8000394 <UART_print>
}
 8000466:	bf00      	nop
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40008000 	.word	0x40008000
 8000474:	08001900 	.word	0x08001900
 8000478:	08001904 	.word	0x08001904
 800047c:	08001908 	.word	0x08001908
 8000480:	0800190c 	.word	0x0800190c

08000484 <ADC1_2_IRQHandler>:

void ADC1_IRQHandler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
    // Clear the interrupt flag
    CLEAR_BIT(ADC1->ISR, ADC_ISR_EOC);
 8000488:	4b16      	ldr	r3, [pc, #88]	; (80004e4 <ADC1_2_IRQHandler+0x60>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a15      	ldr	r2, [pc, #84]	; (80004e4 <ADC1_2_IRQHandler+0x60>)
 800048e:	f023 0304 	bic.w	r3, r3, #4
 8000492:	6013      	str	r3, [r2, #0]

    // Read the ADC value
    adc_samples[adc_index] = ADC1->DR;
 8000494:	4b13      	ldr	r3, [pc, #76]	; (80004e4 <ADC1_2_IRQHandler+0x60>)
 8000496:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000498:	4b13      	ldr	r3, [pc, #76]	; (80004e8 <ADC1_2_IRQHandler+0x64>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	b2db      	uxtb	r3, r3
 800049e:	461a      	mov	r2, r3
 80004a0:	b289      	uxth	r1, r1
 80004a2:	4b12      	ldr	r3, [pc, #72]	; (80004ec <ADC1_2_IRQHandler+0x68>)
 80004a4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

    // Increment the index
    adc_index++;
 80004a8:	4b0f      	ldr	r3, [pc, #60]	; (80004e8 <ADC1_2_IRQHandler+0x64>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	3301      	adds	r3, #1
 80004b0:	b2da      	uxtb	r2, r3
 80004b2:	4b0d      	ldr	r3, [pc, #52]	; (80004e8 <ADC1_2_IRQHandler+0x64>)
 80004b4:	701a      	strb	r2, [r3, #0]

    // Check if we've collected 20 samples
    if(adc_index >= 20)
 80004b6:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <ADC1_2_IRQHandler+0x64>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	2b13      	cmp	r3, #19
 80004be:	d906      	bls.n	80004ce <ADC1_2_IRQHandler+0x4a>
    {
        adc_flag = 1;  // Set a flag to process the data
 80004c0:	4b0b      	ldr	r3, [pc, #44]	; (80004f0 <ADC1_2_IRQHandler+0x6c>)
 80004c2:	2201      	movs	r2, #1
 80004c4:	701a      	strb	r2, [r3, #0]
        adc_index = 0; // Reset the index
 80004c6:	4b08      	ldr	r3, [pc, #32]	; (80004e8 <ADC1_2_IRQHandler+0x64>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]
    else
    {
        // Start the next conversion
        SET_BIT(ADC1->CR, ADC_CR_ADSTART);
    }
}
 80004cc:	e005      	b.n	80004da <ADC1_2_IRQHandler+0x56>
        SET_BIT(ADC1->CR, ADC_CR_ADSTART);
 80004ce:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <ADC1_2_IRQHandler+0x60>)
 80004d0:	689b      	ldr	r3, [r3, #8]
 80004d2:	4a04      	ldr	r2, [pc, #16]	; (80004e4 <ADC1_2_IRQHandler+0x60>)
 80004d4:	f043 0304 	orr.w	r3, r3, #4
 80004d8:	6093      	str	r3, [r2, #8]
}
 80004da:	bf00      	nop
 80004dc:	46bd      	mov	sp, r7
 80004de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e2:	4770      	bx	lr
 80004e4:	50040000 	.word	0x50040000
 80004e8:	20000054 	.word	0x20000054
 80004ec:	2000002c 	.word	0x2000002c
 80004f0:	2000002a 	.word	0x2000002a

080004f4 <process_samples>:

void process_samples() {
 80004f4:	b480      	push	{r7}
 80004f6:	b093      	sub	sp, #76	; 0x4c
 80004f8:	af00      	add	r7, sp, #0
    uint16_t min_value = 0xFFFF;
 80004fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004fe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    uint16_t max_value = 0;
 8000502:	2300      	movs	r3, #0
 8000504:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    uint32_t sum_value = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	643b      	str	r3, [r7, #64]	; 0x40

    for (int i = 0; i < 20; i++) {
 800050c:	2300      	movs	r3, #0
 800050e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000510:	e026      	b.n	8000560 <process_samples+0x6c>
        if (adc_samples[i] < min_value) {
 8000512:	4a1f      	ldr	r2, [pc, #124]	; (8000590 <process_samples+0x9c>)
 8000514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000516:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800051a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800051e:	429a      	cmp	r2, r3
 8000520:	d905      	bls.n	800052e <process_samples+0x3a>
            min_value = adc_samples[i];
 8000522:	4a1b      	ldr	r2, [pc, #108]	; (8000590 <process_samples+0x9c>)
 8000524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000526:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800052a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
        }
        if (adc_samples[i] > max_value) {
 800052e:	4a18      	ldr	r2, [pc, #96]	; (8000590 <process_samples+0x9c>)
 8000530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000536:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800053a:	429a      	cmp	r2, r3
 800053c:	d205      	bcs.n	800054a <process_samples+0x56>
            max_value = adc_samples[i];
 800053e:	4a14      	ldr	r2, [pc, #80]	; (8000590 <process_samples+0x9c>)
 8000540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000542:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000546:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        }
        sum_value += adc_samples[i];
 800054a:	4a11      	ldr	r2, [pc, #68]	; (8000590 <process_samples+0x9c>)
 800054c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800054e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000552:	461a      	mov	r2, r3
 8000554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000556:	4413      	add	r3, r2
 8000558:	643b      	str	r3, [r7, #64]	; 0x40
    for (int i = 0; i < 20; i++) {
 800055a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800055c:	3301      	adds	r3, #1
 800055e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000562:	2b13      	cmp	r3, #19
 8000564:	ddd5      	ble.n	8000512 <process_samples+0x1e>
    }

    uint32_t avg_value = sum_value / 20;
 8000566:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000568:	4a0a      	ldr	r2, [pc, #40]	; (8000594 <process_samples+0xa0>)
 800056a:	fba2 2303 	umull	r2, r3, r2, r3
 800056e:	091b      	lsrs	r3, r3, #4
 8000570:	63bb      	str	r3, [r7, #56]	; 0x38
    char buffer[50];
    //sprintf(buffer, "Min: %d, Max: %d, Avg: %d\r\n", min_value, max_value, avg_value);
    //UART_print(buffer);

    // Reset for next round
    min_value = 0xFFFF;
 8000572:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000576:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    max_value = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    sum_value = 0;
 8000580:	2300      	movs	r3, #0
 8000582:	643b      	str	r3, [r7, #64]	; 0x40
}
 8000584:	bf00      	nop
 8000586:	374c      	adds	r7, #76	; 0x4c
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	2000002c 	.word	0x2000002c
 8000594:	cccccccd 	.word	0xcccccccd

08000598 <draw_init>:

void draw_init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
		// Clear the screen
		UART_ESC_Code("2J");
 800059c:	4811      	ldr	r0, [pc, #68]	; (80005e4 <draw_init+0x4c>)
 800059e:	f7ff ff21 	bl	80003e4 <UART_ESC_Code>

		// Move the cursor down 3 lines and to the right 5 spaces
		UART_ESC_Code("3B");  // Move down 3 lines
 80005a2:	4811      	ldr	r0, [pc, #68]	; (80005e8 <draw_init+0x50>)
 80005a4:	f7ff ff1e 	bl	80003e4 <UART_ESC_Code>
		UART_ESC_Code("5C");  // Move right 5 spaces
 80005a8:	4810      	ldr	r0, [pc, #64]	; (80005ec <draw_init+0x54>)
 80005aa:	f7ff ff1b 	bl	80003e4 <UART_ESC_Code>

		// Print text
		UART_print("All good students read the");
 80005ae:	4810      	ldr	r0, [pc, #64]	; (80005f0 <draw_init+0x58>)
 80005b0:	f7ff fef0 	bl	8000394 <UART_print>

		// Move the cursor down 1 line and to the left 21 spaces
		UART_ESC_Code("1B");  // Move down 1 line
 80005b4:	480f      	ldr	r0, [pc, #60]	; (80005f4 <draw_init+0x5c>)
 80005b6:	f7ff ff15 	bl	80003e4 <UART_ESC_Code>
		UART_ESC_Code("21D"); // Move left 21 spaces
 80005ba:	480f      	ldr	r0, [pc, #60]	; (80005f8 <draw_init+0x60>)
 80005bc:	f7ff ff12 	bl	80003e4 <UART_ESC_Code>

		// Change the text to blinking mode
		UART_ESC_Code("5m");
 80005c0:	480e      	ldr	r0, [pc, #56]	; (80005fc <draw_init+0x64>)
 80005c2:	f7ff ff0f 	bl	80003e4 <UART_ESC_Code>

		// Print text
		UART_print("Reference Manual");
 80005c6:	480e      	ldr	r0, [pc, #56]	; (8000600 <draw_init+0x68>)
 80005c8:	f7ff fee4 	bl	8000394 <UART_print>

		// Move cursor back to the top left position
		UART_ESC_Code("H");
 80005cc:	480d      	ldr	r0, [pc, #52]	; (8000604 <draw_init+0x6c>)
 80005ce:	f7ff ff09 	bl	80003e4 <UART_ESC_Code>

		// Remove character attributes (disable blinking text)
		UART_ESC_Code("0m");
 80005d2:	480d      	ldr	r0, [pc, #52]	; (8000608 <draw_init+0x70>)
 80005d4:	f7ff ff06 	bl	80003e4 <UART_ESC_Code>

		// Print text
		UART_print("Input: ");
 80005d8:	480c      	ldr	r0, [pc, #48]	; (800060c <draw_init+0x74>)
 80005da:	f7ff fedb 	bl	8000394 <UART_print>
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	08001910 	.word	0x08001910
 80005e8:	08001914 	.word	0x08001914
 80005ec:	08001918 	.word	0x08001918
 80005f0:	0800191c 	.word	0x0800191c
 80005f4:	08001938 	.word	0x08001938
 80005f8:	0800193c 	.word	0x0800193c
 80005fc:	08001940 	.word	0x08001940
 8000600:	08001944 	.word	0x08001944
 8000604:	08001958 	.word	0x08001958
 8000608:	0800195c 	.word	0x0800195c
 800060c:	08001960 	.word	0x08001960

08000610 <main>:

int main() {
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
    // Initialize LPUART1
	HAL_Init();
 8000616:	f000 f930 	bl	800087a <HAL_Init>
    SystemClock_Config();
 800061a:	f000 f83d 	bl	8000698 <SystemClock_Config>
	LPUART1_init();
 800061e:	f7ff fe03 	bl	8000228 <LPUART1_init>

	// Enable LPUART1 RX interrupt
	LPUART1->CR1 |= USART_CR1_RXNEIE;
 8000622:	4b18      	ldr	r3, [pc, #96]	; (8000684 <main+0x74>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a17      	ldr	r2, [pc, #92]	; (8000684 <main+0x74>)
 8000628:	f043 0320 	orr.w	r3, r3, #32
 800062c:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ(LPUART1_IRQn);
 800062e:	2046      	movs	r0, #70	; 0x46
 8000630:	f7ff fddc 	bl	80001ec <__NVIC_EnableIRQ>

	// Initialization code here
	    ADC_init();
 8000634:	f7ff fe48 	bl	80002c8 <ADC_init>

	// Start the first conversion
	SET_BIT(ADC1->CR, ADC_CR_ADSTART);
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <main+0x78>)
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	4a12      	ldr	r2, [pc, #72]	; (8000688 <main+0x78>)
 800063e:	f043 0304 	orr.w	r3, r3, #4
 8000642:	6093      	str	r3, [r2, #8]

	draw_init();
 8000644:	f7ff ffa8 	bl	8000598 <draw_init>

	uint8_t sample_count = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	71fb      	strb	r3, [r7, #7]
    {
    	// Check for the global flag set by the ADC ISR
		//if (adc_flag)
		//{
			// Save the converted value into an array
			adc_samples[sample_count] = adc_value;
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	4a0f      	ldr	r2, [pc, #60]	; (800068c <main+0x7c>)
 8000650:	8812      	ldrh	r2, [r2, #0]
 8000652:	b291      	uxth	r1, r2
 8000654:	4a0e      	ldr	r2, [pc, #56]	; (8000690 <main+0x80>)
 8000656:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			// Reset the flag
			adc_flag = 0;
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <main+0x84>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]

			 // Start the next set of conversions
			SET_BIT(ADC1->CR, ADC_CR_ADSTART);
 8000660:	4b09      	ldr	r3, [pc, #36]	; (8000688 <main+0x78>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	4a08      	ldr	r2, [pc, #32]	; (8000688 <main+0x78>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	6093      	str	r3, [r2, #8]

			// Increment sample count
			sample_count++;
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	3301      	adds	r3, #1
 8000670:	71fb      	strb	r3, [r7, #7]

			// After collecting 20 samples
			if (sample_count >= 20) {
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	2b13      	cmp	r3, #19
 8000676:	d9e9      	bls.n	800064c <main+0x3c>
				// Reset sample count
				sample_count = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	71fb      	strb	r3, [r7, #7]

				// Process the samples
				process_samples();
 800067c:	f7ff ff3a 	bl	80004f4 <process_samples>
			adc_samples[sample_count] = adc_value;
 8000680:	e7e4      	b.n	800064c <main+0x3c>
 8000682:	bf00      	nop
 8000684:	40008000 	.word	0x40008000
 8000688:	50040000 	.word	0x50040000
 800068c:	20000028 	.word	0x20000028
 8000690:	2000002c 	.word	0x2000002c
 8000694:	2000002a 	.word	0x2000002a

08000698 <SystemClock_Config>:

    }
}

void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b096      	sub	sp, #88	; 0x58
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	2244      	movs	r2, #68	; 0x44
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 f8f0 	bl	800188c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	463b      	mov	r3, r7
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]
 80006b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ba:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006be:	f000 fa79 	bl	8000bb4 <HAL_PWREx_ControlVoltageScaling>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006c8:	f000 f848 	bl	800075c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006cc:	f000 fa54 	bl	8000b78 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006d0:	4b21      	ldr	r3, [pc, #132]	; (8000758 <SystemClock_Config+0xc0>)
 80006d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80006d6:	4a20      	ldr	r2, [pc, #128]	; (8000758 <SystemClock_Config+0xc0>)
 80006d8:	f023 0318 	bic.w	r3, r3, #24
 80006dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006e0:	2314      	movs	r3, #20
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006e4:	2301      	movs	r3, #1
 80006e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006f0:	2360      	movs	r3, #96	; 0x60
 80006f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f4:	2302      	movs	r3, #2
 80006f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006f8:	2301      	movs	r3, #1
 80006fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006fc:	2301      	movs	r3, #1
 80006fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000700:	2328      	movs	r3, #40	; 0x28
 8000702:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000704:	2302      	movs	r3, #2
 8000706:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000708:	2302      	movs	r3, #2
 800070a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800070c:	2302      	movs	r3, #2
 800070e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 0314 	add.w	r3, r7, #20
 8000714:	4618      	mov	r0, r3
 8000716:	f000 faa3 	bl	8000c60 <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000720:	f000 f81c 	bl	800075c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000724:	230f      	movs	r3, #15
 8000726:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000728:	2303      	movs	r3, #3
 800072a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000738:	463b      	mov	r3, r7
 800073a:	2104      	movs	r1, #4
 800073c:	4618      	mov	r0, r3
 800073e:	f000 fea9 	bl	8001494 <HAL_RCC_ClockConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000748:	f000 f808 	bl	800075c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800074c:	f001 f88e 	bl	800186c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000750:	bf00      	nop
 8000752:	3758      	adds	r7, #88	; 0x58
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40021000 	.word	0x40021000

0800075c <Error_Handler>:

void Error_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000760:	b672      	cpsid	i
}
 8000762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000764:	e7fe      	b.n	8000764 <Error_Handler+0x8>
	...

08000768 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800076e:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <HAL_MspInit+0x44>)
 8000770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000772:	4a0e      	ldr	r2, [pc, #56]	; (80007ac <HAL_MspInit+0x44>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6613      	str	r3, [r2, #96]	; 0x60
 800077a:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <HAL_MspInit+0x44>)
 800077c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <HAL_MspInit+0x44>)
 8000788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800078a:	4a08      	ldr	r2, [pc, #32]	; (80007ac <HAL_MspInit+0x44>)
 800078c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000790:	6593      	str	r3, [r2, #88]	; 0x58
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <HAL_MspInit+0x44>)
 8000794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	40021000 	.word	0x40021000

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <NMI_Handler+0x4>

080007b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ba:	e7fe      	b.n	80007ba <HardFault_Handler+0x4>

080007bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c0:	e7fe      	b.n	80007c0 <MemManage_Handler+0x4>

080007c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c2:	b480      	push	{r7}
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007c6:	e7fe      	b.n	80007c6 <BusFault_Handler+0x4>

080007c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <UsageFault_Handler+0x4>

080007ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007d2:	bf00      	nop
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr

080007ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007fc:	f000 f892 	bl	8000924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}

08000804 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <SystemInit+0x20>)
 800080a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800080e:	4a05      	ldr	r2, [pc, #20]	; (8000824 <SystemInit+0x20>)
 8000810:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000814:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000828:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000860 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800082c:	f7ff ffea 	bl	8000804 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000830:	480c      	ldr	r0, [pc, #48]	; (8000864 <LoopForever+0x6>)
  ldr r1, =_edata
 8000832:	490d      	ldr	r1, [pc, #52]	; (8000868 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000834:	4a0d      	ldr	r2, [pc, #52]	; (800086c <LoopForever+0xe>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000848:	4c0a      	ldr	r4, [pc, #40]	; (8000874 <LoopForever+0x16>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000856:	f001 f821 	bl	800189c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800085a:	f7ff fed9 	bl	8000610 <main>

0800085e <LoopForever>:

LoopForever:
    b LoopForever
 800085e:	e7fe      	b.n	800085e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000860:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000868:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800086c:	080019b0 	.word	0x080019b0
  ldr r2, =_sbss
 8000870:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000874:	2000005c 	.word	0x2000005c

08000878 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000878:	e7fe      	b.n	8000878 <ADC3_IRQHandler>

0800087a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b082      	sub	sp, #8
 800087e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000880:	2300      	movs	r3, #0
 8000882:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000884:	2003      	movs	r0, #3
 8000886:	f000 f943 	bl	8000b10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800088a:	2000      	movs	r0, #0
 800088c:	f000 f80e 	bl	80008ac <HAL_InitTick>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d002      	beq.n	800089c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	71fb      	strb	r3, [r7, #7]
 800089a:	e001      	b.n	80008a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800089c:	f7ff ff64 	bl	8000768 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008a0:	79fb      	ldrb	r3, [r7, #7]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008b4:	2300      	movs	r3, #0
 80008b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80008b8:	4b17      	ldr	r3, [pc, #92]	; (8000918 <HAL_InitTick+0x6c>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d023      	beq.n	8000908 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80008c0:	4b16      	ldr	r3, [pc, #88]	; (800091c <HAL_InitTick+0x70>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <HAL_InitTick+0x6c>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	4619      	mov	r1, r3
 80008ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80008d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f941 	bl	8000b5e <HAL_SYSTICK_Config>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10f      	bne.n	8000902 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b0f      	cmp	r3, #15
 80008e6:	d809      	bhi.n	80008fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e8:	2200      	movs	r2, #0
 80008ea:	6879      	ldr	r1, [r7, #4]
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295
 80008f0:	f000 f919 	bl	8000b26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008f4:	4a0a      	ldr	r2, [pc, #40]	; (8000920 <HAL_InitTick+0x74>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6013      	str	r3, [r2, #0]
 80008fa:	e007      	b.n	800090c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80008fc:	2301      	movs	r3, #1
 80008fe:	73fb      	strb	r3, [r7, #15]
 8000900:	e004      	b.n	800090c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	73fb      	strb	r3, [r7, #15]
 8000906:	e001      	b.n	800090c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000908:	2301      	movs	r3, #1
 800090a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800090c:	7bfb      	ldrb	r3, [r7, #15]
}
 800090e:	4618      	mov	r0, r3
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000008 	.word	0x20000008
 800091c:	20000000 	.word	0x20000000
 8000920:	20000004 	.word	0x20000004

08000924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <HAL_IncTick+0x20>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	461a      	mov	r2, r3
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <HAL_IncTick+0x24>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4413      	add	r3, r2
 8000934:	4a04      	ldr	r2, [pc, #16]	; (8000948 <HAL_IncTick+0x24>)
 8000936:	6013      	str	r3, [r2, #0]
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	20000008 	.word	0x20000008
 8000948:	20000058 	.word	0x20000058

0800094c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return uwTick;
 8000950:	4b03      	ldr	r3, [pc, #12]	; (8000960 <HAL_GetTick+0x14>)
 8000952:	681b      	ldr	r3, [r3, #0]
}
 8000954:	4618      	mov	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	20000058 	.word	0x20000058

08000964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800096c:	f7ff ffee 	bl	800094c <HAL_GetTick>
 8000970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800097c:	d005      	beq.n	800098a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800097e:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <HAL_Delay+0x44>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	461a      	mov	r2, r3
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	4413      	add	r3, r2
 8000988:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800098a:	bf00      	nop
 800098c:	f7ff ffde 	bl	800094c <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	68fa      	ldr	r2, [r7, #12]
 8000998:	429a      	cmp	r2, r3
 800099a:	d8f7      	bhi.n	800098c <HAL_Delay+0x28>
  {
  }
}
 800099c:	bf00      	nop
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000008 	.word	0x20000008

080009ac <__NVIC_SetPriorityGrouping>:
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f003 0307 	and.w	r3, r3, #7
 80009ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <__NVIC_SetPriorityGrouping+0x44>)
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c2:	68ba      	ldr	r2, [r7, #8]
 80009c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009c8:	4013      	ands	r3, r2
 80009ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009de:	4a04      	ldr	r2, [pc, #16]	; (80009f0 <__NVIC_SetPriorityGrouping+0x44>)
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	60d3      	str	r3, [r2, #12]
}
 80009e4:	bf00      	nop
 80009e6:	3714      	adds	r7, #20
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	e000ed00 	.word	0xe000ed00

080009f4 <__NVIC_GetPriorityGrouping>:
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009f8:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <__NVIC_GetPriorityGrouping+0x18>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	0a1b      	lsrs	r3, r3, #8
 80009fe:	f003 0307 	and.w	r3, r3, #7
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	6039      	str	r1, [r7, #0]
 8000a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	db0a      	blt.n	8000a3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	490c      	ldr	r1, [pc, #48]	; (8000a5c <__NVIC_SetPriority+0x4c>)
 8000a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2e:	0112      	lsls	r2, r2, #4
 8000a30:	b2d2      	uxtb	r2, r2
 8000a32:	440b      	add	r3, r1
 8000a34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a38:	e00a      	b.n	8000a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	b2da      	uxtb	r2, r3
 8000a3e:	4908      	ldr	r1, [pc, #32]	; (8000a60 <__NVIC_SetPriority+0x50>)
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	f003 030f 	and.w	r3, r3, #15
 8000a46:	3b04      	subs	r3, #4
 8000a48:	0112      	lsls	r2, r2, #4
 8000a4a:	b2d2      	uxtb	r2, r2
 8000a4c:	440b      	add	r3, r1
 8000a4e:	761a      	strb	r2, [r3, #24]
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	e000e100 	.word	0xe000e100
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b089      	sub	sp, #36	; 0x24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	f003 0307 	and.w	r3, r3, #7
 8000a76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a78:	69fb      	ldr	r3, [r7, #28]
 8000a7a:	f1c3 0307 	rsb	r3, r3, #7
 8000a7e:	2b04      	cmp	r3, #4
 8000a80:	bf28      	it	cs
 8000a82:	2304      	movcs	r3, #4
 8000a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	3304      	adds	r3, #4
 8000a8a:	2b06      	cmp	r3, #6
 8000a8c:	d902      	bls.n	8000a94 <NVIC_EncodePriority+0x30>
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	3b03      	subs	r3, #3
 8000a92:	e000      	b.n	8000a96 <NVIC_EncodePriority+0x32>
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a98:	f04f 32ff 	mov.w	r2, #4294967295
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	43da      	mvns	r2, r3
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000aac:	f04f 31ff 	mov.w	r1, #4294967295
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab6:	43d9      	mvns	r1, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000abc:	4313      	orrs	r3, r2
         );
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3724      	adds	r7, #36	; 0x24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000adc:	d301      	bcc.n	8000ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e00f      	b.n	8000b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <SysTick_Config+0x40>)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aea:	210f      	movs	r1, #15
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	f7ff ff8e 	bl	8000a10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <SysTick_Config+0x40>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000afa:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <SysTick_Config+0x40>)
 8000afc:	2207      	movs	r2, #7
 8000afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	e000e010 	.word	0xe000e010

08000b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff ff47 	bl	80009ac <__NVIC_SetPriorityGrouping>
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
 8000b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b38:	f7ff ff5c 	bl	80009f4 <__NVIC_GetPriorityGrouping>
 8000b3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	6978      	ldr	r0, [r7, #20]
 8000b44:	f7ff ff8e 	bl	8000a64 <NVIC_EncodePriority>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff5d 	bl	8000a10 <__NVIC_SetPriority>
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ffb0 	bl	8000acc <SysTick_Config>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a04      	ldr	r2, [pc, #16]	; (8000b94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b86:	6013      	str	r3, [r2, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40007000 	.word	0x40007000

08000b98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b9c:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40007000 	.word	0x40007000

08000bb4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bc2:	d130      	bne.n	8000c26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bc4:	4b23      	ldr	r3, [pc, #140]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bd0:	d038      	beq.n	8000c44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd2:	4b20      	ldr	r3, [pc, #128]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bda:	4a1e      	ldr	r2, [pc, #120]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bdc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000be0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000be2:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2232      	movs	r2, #50	; 0x32
 8000be8:	fb02 f303 	mul.w	r3, r2, r3
 8000bec:	4a1b      	ldr	r2, [pc, #108]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000bee:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf2:	0c9b      	lsrs	r3, r3, #18
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bf8:	e002      	b.n	8000c00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c00:	4b14      	ldr	r3, [pc, #80]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c02:	695b      	ldr	r3, [r3, #20]
 8000c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c0c:	d102      	bne.n	8000c14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d1f2      	bne.n	8000bfa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c14:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c20:	d110      	bne.n	8000c44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c22:	2303      	movs	r3, #3
 8000c24:	e00f      	b.n	8000c46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c32:	d007      	beq.n	8000c44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c34:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c3c:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40007000 	.word	0x40007000
 8000c58:	20000000 	.word	0x20000000
 8000c5c:	431bde83 	.word	0x431bde83

08000c60 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	f000 bc08 	b.w	8001484 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c74:	4b96      	ldr	r3, [pc, #600]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	f003 030c 	and.w	r3, r3, #12
 8000c7c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c7e:	4b94      	ldr	r3, [pc, #592]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	f003 0303 	and.w	r3, r3, #3
 8000c86:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 0310 	and.w	r3, r3, #16
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	f000 80e4 	beq.w	8000e5e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d007      	beq.n	8000cac <HAL_RCC_OscConfig+0x4c>
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	2b0c      	cmp	r3, #12
 8000ca0:	f040 808b 	bne.w	8000dba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	f040 8087 	bne.w	8000dba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000cac:	4b88      	ldr	r3, [pc, #544]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0302 	and.w	r3, r3, #2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d005      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x64>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d101      	bne.n	8000cc4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	e3df      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6a1a      	ldr	r2, [r3, #32]
 8000cc8:	4b81      	ldr	r3, [pc, #516]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f003 0308 	and.w	r3, r3, #8
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d004      	beq.n	8000cde <HAL_RCC_OscConfig+0x7e>
 8000cd4:	4b7e      	ldr	r3, [pc, #504]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cdc:	e005      	b.n	8000cea <HAL_RCC_OscConfig+0x8a>
 8000cde:	4b7c      	ldr	r3, [pc, #496]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ce4:	091b      	lsrs	r3, r3, #4
 8000ce6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d223      	bcs.n	8000d36 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6a1b      	ldr	r3, [r3, #32]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 fd5a 	bl	80017ac <RCC_SetFlashLatencyFromMSIRange>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e3c0      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d02:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a72      	ldr	r2, [pc, #456]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d08:	f043 0308 	orr.w	r3, r3, #8
 8000d0c:	6013      	str	r3, [r2, #0]
 8000d0e:	4b70      	ldr	r3, [pc, #448]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6a1b      	ldr	r3, [r3, #32]
 8000d1a:	496d      	ldr	r1, [pc, #436]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d20:	4b6b      	ldr	r3, [pc, #428]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	69db      	ldr	r3, [r3, #28]
 8000d2c:	021b      	lsls	r3, r3, #8
 8000d2e:	4968      	ldr	r1, [pc, #416]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d30:	4313      	orrs	r3, r2
 8000d32:	604b      	str	r3, [r1, #4]
 8000d34:	e025      	b.n	8000d82 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d36:	4b66      	ldr	r3, [pc, #408]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a65      	ldr	r2, [pc, #404]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d3c:	f043 0308 	orr.w	r3, r3, #8
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	4b63      	ldr	r3, [pc, #396]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	4960      	ldr	r1, [pc, #384]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d54:	4b5e      	ldr	r3, [pc, #376]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	69db      	ldr	r3, [r3, #28]
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	495b      	ldr	r1, [pc, #364]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d64:	4313      	orrs	r3, r2
 8000d66:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d109      	bne.n	8000d82 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6a1b      	ldr	r3, [r3, #32]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 fd1a 	bl	80017ac <RCC_SetFlashLatencyFromMSIRange>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e380      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d82:	f000 fc87 	bl	8001694 <HAL_RCC_GetSysClockFreq>
 8000d86:	4602      	mov	r2, r0
 8000d88:	4b51      	ldr	r3, [pc, #324]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	091b      	lsrs	r3, r3, #4
 8000d8e:	f003 030f 	and.w	r3, r3, #15
 8000d92:	4950      	ldr	r1, [pc, #320]	; (8000ed4 <HAL_RCC_OscConfig+0x274>)
 8000d94:	5ccb      	ldrb	r3, [r1, r3]
 8000d96:	f003 031f 	and.w	r3, r3, #31
 8000d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d9e:	4a4e      	ldr	r2, [pc, #312]	; (8000ed8 <HAL_RCC_OscConfig+0x278>)
 8000da0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000da2:	4b4e      	ldr	r3, [pc, #312]	; (8000edc <HAL_RCC_OscConfig+0x27c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fd80 	bl	80008ac <HAL_InitTick>
 8000dac:	4603      	mov	r3, r0
 8000dae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d052      	beq.n	8000e5c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	e364      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d032      	beq.n	8000e28 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000dc2:	4b43      	ldr	r3, [pc, #268]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a42      	ldr	r2, [pc, #264]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000dce:	f7ff fdbd 	bl	800094c <HAL_GetTick>
 8000dd2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dd4:	e008      	b.n	8000de8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dd6:	f7ff fdb9 	bl	800094c <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d901      	bls.n	8000de8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e34d      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000de8:	4b39      	ldr	r3, [pc, #228]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0f0      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000df4:	4b36      	ldr	r3, [pc, #216]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a35      	ldr	r2, [pc, #212]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000dfa:	f043 0308 	orr.w	r3, r3, #8
 8000dfe:	6013      	str	r3, [r2, #0]
 8000e00:	4b33      	ldr	r3, [pc, #204]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a1b      	ldr	r3, [r3, #32]
 8000e0c:	4930      	ldr	r1, [pc, #192]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e12:	4b2f      	ldr	r3, [pc, #188]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	021b      	lsls	r3, r3, #8
 8000e20:	492b      	ldr	r1, [pc, #172]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e22:	4313      	orrs	r3, r2
 8000e24:	604b      	str	r3, [r1, #4]
 8000e26:	e01a      	b.n	8000e5e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e28:	4b29      	ldr	r3, [pc, #164]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a28      	ldr	r2, [pc, #160]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e2e:	f023 0301 	bic.w	r3, r3, #1
 8000e32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e34:	f7ff fd8a 	bl	800094c <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e3a:	e008      	b.n	8000e4e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e3c:	f7ff fd86 	bl	800094c <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d901      	bls.n	8000e4e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e31a      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e4e:	4b20      	ldr	r3, [pc, #128]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d1f0      	bne.n	8000e3c <HAL_RCC_OscConfig+0x1dc>
 8000e5a:	e000      	b.n	8000e5e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e5c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d073      	beq.n	8000f52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	2b08      	cmp	r3, #8
 8000e6e:	d005      	beq.n	8000e7c <HAL_RCC_OscConfig+0x21c>
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	2b0c      	cmp	r3, #12
 8000e74:	d10e      	bne.n	8000e94 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d10b      	bne.n	8000e94 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e7c:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d063      	beq.n	8000f50 <HAL_RCC_OscConfig+0x2f0>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d15f      	bne.n	8000f50 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e2f7      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e9c:	d106      	bne.n	8000eac <HAL_RCC_OscConfig+0x24c>
 8000e9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a0b      	ldr	r2, [pc, #44]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	e025      	b.n	8000ef8 <HAL_RCC_OscConfig+0x298>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eb4:	d114      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x280>
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a05      	ldr	r2, [pc, #20]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000ebc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec0:	6013      	str	r3, [r2, #0]
 8000ec2:	4b03      	ldr	r3, [pc, #12]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a02      	ldr	r2, [pc, #8]	; (8000ed0 <HAL_RCC_OscConfig+0x270>)
 8000ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ecc:	6013      	str	r3, [r2, #0]
 8000ece:	e013      	b.n	8000ef8 <HAL_RCC_OscConfig+0x298>
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	08001968 	.word	0x08001968
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	20000004 	.word	0x20000004
 8000ee0:	4ba0      	ldr	r3, [pc, #640]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a9f      	ldr	r2, [pc, #636]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000ee6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eea:	6013      	str	r3, [r2, #0]
 8000eec:	4b9d      	ldr	r3, [pc, #628]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a9c      	ldr	r2, [pc, #624]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000ef2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ef6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d013      	beq.n	8000f28 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f00:	f7ff fd24 	bl	800094c <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f06:	e008      	b.n	8000f1a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f08:	f7ff fd20 	bl	800094c <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b64      	cmp	r3, #100	; 0x64
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e2b4      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f1a:	4b92      	ldr	r3, [pc, #584]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0f0      	beq.n	8000f08 <HAL_RCC_OscConfig+0x2a8>
 8000f26:	e014      	b.n	8000f52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f28:	f7ff fd10 	bl	800094c <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f2e:	e008      	b.n	8000f42 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f30:	f7ff fd0c 	bl	800094c <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b64      	cmp	r3, #100	; 0x64
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e2a0      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f42:	4b88      	ldr	r3, [pc, #544]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f0      	bne.n	8000f30 <HAL_RCC_OscConfig+0x2d0>
 8000f4e:	e000      	b.n	8000f52 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d060      	beq.n	8001020 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	2b04      	cmp	r3, #4
 8000f62:	d005      	beq.n	8000f70 <HAL_RCC_OscConfig+0x310>
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	2b0c      	cmp	r3, #12
 8000f68:	d119      	bne.n	8000f9e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d116      	bne.n	8000f9e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f70:	4b7c      	ldr	r3, [pc, #496]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d005      	beq.n	8000f88 <HAL_RCC_OscConfig+0x328>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d101      	bne.n	8000f88 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e27d      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f88:	4b76      	ldr	r3, [pc, #472]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	691b      	ldr	r3, [r3, #16]
 8000f94:	061b      	lsls	r3, r3, #24
 8000f96:	4973      	ldr	r1, [pc, #460]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f9c:	e040      	b.n	8001020 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d023      	beq.n	8000fee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa6:	4b6f      	ldr	r3, [pc, #444]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a6e      	ldr	r2, [pc, #440]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fccb 	bl	800094c <HAL_GetTick>
 8000fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fb8:	e008      	b.n	8000fcc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fba:	f7ff fcc7 	bl	800094c <HAL_GetTick>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e25b      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fcc:	4b65      	ldr	r3, [pc, #404]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0f0      	beq.n	8000fba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd8:	4b62      	ldr	r3, [pc, #392]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	691b      	ldr	r3, [r3, #16]
 8000fe4:	061b      	lsls	r3, r3, #24
 8000fe6:	495f      	ldr	r1, [pc, #380]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	604b      	str	r3, [r1, #4]
 8000fec:	e018      	b.n	8001020 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fee:	4b5d      	ldr	r3, [pc, #372]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a5c      	ldr	r2, [pc, #368]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8000ff4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ff8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffa:	f7ff fca7 	bl	800094c <HAL_GetTick>
 8000ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001000:	e008      	b.n	8001014 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001002:	f7ff fca3 	bl	800094c <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	2b02      	cmp	r3, #2
 800100e:	d901      	bls.n	8001014 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001010:	2303      	movs	r3, #3
 8001012:	e237      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001014:	4b53      	ldr	r3, [pc, #332]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1f0      	bne.n	8001002 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 0308 	and.w	r3, r3, #8
 8001028:	2b00      	cmp	r3, #0
 800102a:	d03c      	beq.n	80010a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d01c      	beq.n	800106e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001034:	4b4b      	ldr	r3, [pc, #300]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001036:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800103a:	4a4a      	ldr	r2, [pc, #296]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001044:	f7ff fc82 	bl	800094c <HAL_GetTick>
 8001048:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800104c:	f7ff fc7e 	bl	800094c <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e212      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800105e:	4b41      	ldr	r3, [pc, #260]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001060:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0ef      	beq.n	800104c <HAL_RCC_OscConfig+0x3ec>
 800106c:	e01b      	b.n	80010a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800106e:	4b3d      	ldr	r3, [pc, #244]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001074:	4a3b      	ldr	r2, [pc, #236]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001076:	f023 0301 	bic.w	r3, r3, #1
 800107a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800107e:	f7ff fc65 	bl	800094c <HAL_GetTick>
 8001082:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001084:	e008      	b.n	8001098 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001086:	f7ff fc61 	bl	800094c <HAL_GetTick>
 800108a:	4602      	mov	r2, r0
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	2b02      	cmp	r3, #2
 8001092:	d901      	bls.n	8001098 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e1f5      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001098:	4b32      	ldr	r3, [pc, #200]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 800109a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1ef      	bne.n	8001086 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 80a6 	beq.w	8001200 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010b4:	2300      	movs	r3, #0
 80010b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010b8:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 80010ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10d      	bne.n	80010e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010c4:	4b27      	ldr	r3, [pc, #156]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 80010c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c8:	4a26      	ldr	r2, [pc, #152]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 80010ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ce:	6593      	str	r3, [r2, #88]	; 0x58
 80010d0:	4b24      	ldr	r3, [pc, #144]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 80010d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010dc:	2301      	movs	r3, #1
 80010de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010e0:	4b21      	ldr	r3, [pc, #132]	; (8001168 <HAL_RCC_OscConfig+0x508>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d118      	bne.n	800111e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010ec:	4b1e      	ldr	r3, [pc, #120]	; (8001168 <HAL_RCC_OscConfig+0x508>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a1d      	ldr	r2, [pc, #116]	; (8001168 <HAL_RCC_OscConfig+0x508>)
 80010f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010f8:	f7ff fc28 	bl	800094c <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001100:	f7ff fc24 	bl	800094c <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e1b8      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <HAL_RCC_OscConfig+0x508>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800111a:	2b00      	cmp	r3, #0
 800111c:	d0f0      	beq.n	8001100 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d108      	bne.n	8001138 <HAL_RCC_OscConfig+0x4d8>
 8001126:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800112c:	4a0d      	ldr	r2, [pc, #52]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001136:	e029      	b.n	800118c <HAL_RCC_OscConfig+0x52c>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	2b05      	cmp	r3, #5
 800113e:	d115      	bne.n	800116c <HAL_RCC_OscConfig+0x50c>
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001146:	4a07      	ldr	r2, [pc, #28]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001148:	f043 0304 	orr.w	r3, r3, #4
 800114c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001156:	4a03      	ldr	r2, [pc, #12]	; (8001164 <HAL_RCC_OscConfig+0x504>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001160:	e014      	b.n	800118c <HAL_RCC_OscConfig+0x52c>
 8001162:	bf00      	nop
 8001164:	40021000 	.word	0x40021000
 8001168:	40007000 	.word	0x40007000
 800116c:	4b9d      	ldr	r3, [pc, #628]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800116e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001172:	4a9c      	ldr	r2, [pc, #624]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001174:	f023 0301 	bic.w	r3, r3, #1
 8001178:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800117c:	4b99      	ldr	r3, [pc, #612]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800117e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001182:	4a98      	ldr	r2, [pc, #608]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001184:	f023 0304 	bic.w	r3, r3, #4
 8001188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d016      	beq.n	80011c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001194:	f7ff fbda 	bl	800094c <HAL_GetTick>
 8001198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800119a:	e00a      	b.n	80011b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800119c:	f7ff fbd6 	bl	800094c <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e168      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011b2:	4b8c      	ldr	r3, [pc, #560]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80011b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d0ed      	beq.n	800119c <HAL_RCC_OscConfig+0x53c>
 80011c0:	e015      	b.n	80011ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011c2:	f7ff fbc3 	bl	800094c <HAL_GetTick>
 80011c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011c8:	e00a      	b.n	80011e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ca:	f7ff fbbf 	bl	800094c <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d8:	4293      	cmp	r3, r2
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e151      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011e0:	4b80      	ldr	r3, [pc, #512]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80011e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1ed      	bne.n	80011ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011ee:	7ffb      	ldrb	r3, [r7, #31]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d105      	bne.n	8001200 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f4:	4b7b      	ldr	r3, [pc, #492]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80011f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f8:	4a7a      	ldr	r2, [pc, #488]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80011fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0320 	and.w	r3, r3, #32
 8001208:	2b00      	cmp	r3, #0
 800120a:	d03c      	beq.n	8001286 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001210:	2b00      	cmp	r3, #0
 8001212:	d01c      	beq.n	800124e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001214:	4b73      	ldr	r3, [pc, #460]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001216:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800121a:	4a72      	ldr	r2, [pc, #456]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001224:	f7ff fb92 	bl	800094c <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800122c:	f7ff fb8e 	bl	800094c <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e122      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800123e:	4b69      	ldr	r3, [pc, #420]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001240:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d0ef      	beq.n	800122c <HAL_RCC_OscConfig+0x5cc>
 800124c:	e01b      	b.n	8001286 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800124e:	4b65      	ldr	r3, [pc, #404]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001250:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001254:	4a63      	ldr	r2, [pc, #396]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001256:	f023 0301 	bic.w	r3, r3, #1
 800125a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800125e:	f7ff fb75 	bl	800094c <HAL_GetTick>
 8001262:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001266:	f7ff fb71 	bl	800094c <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e105      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001278:	4b5a      	ldr	r3, [pc, #360]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800127a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1ef      	bne.n	8001266 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800128a:	2b00      	cmp	r3, #0
 800128c:	f000 80f9 	beq.w	8001482 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001294:	2b02      	cmp	r3, #2
 8001296:	f040 80cf 	bne.w	8001438 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800129a:	4b52      	ldr	r3, [pc, #328]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	f003 0203 	and.w	r2, r3, #3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d12c      	bne.n	8001308 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b8:	3b01      	subs	r3, #1
 80012ba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012bc:	429a      	cmp	r2, r3
 80012be:	d123      	bne.n	8001308 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d11b      	bne.n	8001308 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012da:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012dc:	429a      	cmp	r2, r3
 80012de:	d113      	bne.n	8001308 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ea:	085b      	lsrs	r3, r3, #1
 80012ec:	3b01      	subs	r3, #1
 80012ee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d109      	bne.n	8001308 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	085b      	lsrs	r3, r3, #1
 8001300:	3b01      	subs	r3, #1
 8001302:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001304:	429a      	cmp	r2, r3
 8001306:	d071      	beq.n	80013ec <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	2b0c      	cmp	r3, #12
 800130c:	d068      	beq.n	80013e0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800130e:	4b35      	ldr	r3, [pc, #212]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d105      	bne.n	8001326 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800131a:	4b32      	ldr	r3, [pc, #200]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e0ac      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800132a:	4b2e      	ldr	r3, [pc, #184]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a2d      	ldr	r2, [pc, #180]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001330:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001334:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001336:	f7ff fb09 	bl	800094c <HAL_GetTick>
 800133a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800133c:	e008      	b.n	8001350 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133e:	f7ff fb05 	bl	800094c <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d901      	bls.n	8001350 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e099      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001350:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f0      	bne.n	800133e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800135c:	4b21      	ldr	r3, [pc, #132]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800135e:	68da      	ldr	r2, [r3, #12]
 8001360:	4b21      	ldr	r3, [pc, #132]	; (80013e8 <HAL_RCC_OscConfig+0x788>)
 8001362:	4013      	ands	r3, r2
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800136c:	3a01      	subs	r2, #1
 800136e:	0112      	lsls	r2, r2, #4
 8001370:	4311      	orrs	r1, r2
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001376:	0212      	lsls	r2, r2, #8
 8001378:	4311      	orrs	r1, r2
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800137e:	0852      	lsrs	r2, r2, #1
 8001380:	3a01      	subs	r2, #1
 8001382:	0552      	lsls	r2, r2, #21
 8001384:	4311      	orrs	r1, r2
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800138a:	0852      	lsrs	r2, r2, #1
 800138c:	3a01      	subs	r2, #1
 800138e:	0652      	lsls	r2, r2, #25
 8001390:	4311      	orrs	r1, r2
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001396:	06d2      	lsls	r2, r2, #27
 8001398:	430a      	orrs	r2, r1
 800139a:	4912      	ldr	r1, [pc, #72]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 800139c:	4313      	orrs	r3, r2
 800139e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013a0:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a0f      	ldr	r2, [pc, #60]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80013a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	4a0c      	ldr	r2, [pc, #48]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80013b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013b8:	f7ff fac8 	bl	800094c <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c0:	f7ff fac4 	bl	800094c <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e058      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013d2:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <HAL_RCC_OscConfig+0x784>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d0f0      	beq.n	80013c0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013de:	e050      	b.n	8001482 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e04f      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
 80013e4:	40021000 	.word	0x40021000
 80013e8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d144      	bne.n	8001482 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80013f8:	4b24      	ldr	r3, [pc, #144]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a23      	ldr	r2, [pc, #140]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 80013fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001402:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001404:	4b21      	ldr	r3, [pc, #132]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	4a20      	ldr	r2, [pc, #128]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 800140a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800140e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001410:	f7ff fa9c 	bl	800094c <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001418:	f7ff fa98 	bl	800094c <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e02c      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800142a:	4b18      	ldr	r3, [pc, #96]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f0      	beq.n	8001418 <HAL_RCC_OscConfig+0x7b8>
 8001436:	e024      	b.n	8001482 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	2b0c      	cmp	r3, #12
 800143c:	d01f      	beq.n	800147e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143e:	4b13      	ldr	r3, [pc, #76]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a12      	ldr	r2, [pc, #72]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 8001444:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144a:	f7ff fa7f 	bl	800094c <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001452:	f7ff fa7b 	bl	800094c <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e00f      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001464:	4b09      	ldr	r3, [pc, #36]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001470:	4b06      	ldr	r3, [pc, #24]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 8001472:	68da      	ldr	r2, [r3, #12]
 8001474:	4905      	ldr	r1, [pc, #20]	; (800148c <HAL_RCC_OscConfig+0x82c>)
 8001476:	4b06      	ldr	r3, [pc, #24]	; (8001490 <HAL_RCC_OscConfig+0x830>)
 8001478:	4013      	ands	r3, r2
 800147a:	60cb      	str	r3, [r1, #12]
 800147c:	e001      	b.n	8001482 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e000      	b.n	8001484 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	3720      	adds	r7, #32
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40021000 	.word	0x40021000
 8001490:	feeefffc 	.word	0xfeeefffc

08001494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d101      	bne.n	80014a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e0e7      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014a8:	4b75      	ldr	r3, [pc, #468]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0307 	and.w	r3, r3, #7
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d910      	bls.n	80014d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014b6:	4b72      	ldr	r3, [pc, #456]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f023 0207 	bic.w	r2, r3, #7
 80014be:	4970      	ldr	r1, [pc, #448]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014c6:	4b6e      	ldr	r3, [pc, #440]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	683a      	ldr	r2, [r7, #0]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d001      	beq.n	80014d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e0cf      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d010      	beq.n	8001506 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	4b66      	ldr	r3, [pc, #408]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d908      	bls.n	8001506 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014f4:	4b63      	ldr	r3, [pc, #396]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	4960      	ldr	r1, [pc, #384]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001502:	4313      	orrs	r3, r2
 8001504:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d04c      	beq.n	80015ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b03      	cmp	r3, #3
 8001518:	d107      	bne.n	800152a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800151a:	4b5a      	ldr	r3, [pc, #360]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d121      	bne.n	800156a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e0a6      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d107      	bne.n	8001542 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001532:	4b54      	ldr	r3, [pc, #336]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d115      	bne.n	800156a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e09a      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d107      	bne.n	800155a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800154a:	4b4e      	ldr	r3, [pc, #312]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d109      	bne.n	800156a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e08e      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800155a:	4b4a      	ldr	r3, [pc, #296]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001562:	2b00      	cmp	r3, #0
 8001564:	d101      	bne.n	800156a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e086      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800156a:	4b46      	ldr	r3, [pc, #280]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f023 0203 	bic.w	r2, r3, #3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	4943      	ldr	r1, [pc, #268]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001578:	4313      	orrs	r3, r2
 800157a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800157c:	f7ff f9e6 	bl	800094c <HAL_GetTick>
 8001580:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001582:	e00a      	b.n	800159a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001584:	f7ff f9e2 	bl	800094c <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001592:	4293      	cmp	r3, r2
 8001594:	d901      	bls.n	800159a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e06e      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800159a:	4b3a      	ldr	r3, [pc, #232]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f003 020c 	and.w	r2, r3, #12
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d1eb      	bne.n	8001584 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d010      	beq.n	80015da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	4b31      	ldr	r3, [pc, #196]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d208      	bcs.n	80015da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c8:	4b2e      	ldr	r3, [pc, #184]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	492b      	ldr	r1, [pc, #172]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 80015d6:	4313      	orrs	r3, r2
 80015d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015da:	4b29      	ldr	r3, [pc, #164]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d210      	bcs.n	800160a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e8:	4b25      	ldr	r3, [pc, #148]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f023 0207 	bic.w	r2, r3, #7
 80015f0:	4923      	ldr	r1, [pc, #140]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015f8:	4b21      	ldr	r3, [pc, #132]	; (8001680 <HAL_RCC_ClockConfig+0x1ec>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0307 	and.w	r3, r3, #7
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	429a      	cmp	r2, r3
 8001604:	d001      	beq.n	800160a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e036      	b.n	8001678 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	2b00      	cmp	r3, #0
 8001614:	d008      	beq.n	8001628 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001616:	4b1b      	ldr	r3, [pc, #108]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	4918      	ldr	r1, [pc, #96]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001624:	4313      	orrs	r3, r2
 8001626:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0308 	and.w	r3, r3, #8
 8001630:	2b00      	cmp	r3, #0
 8001632:	d009      	beq.n	8001648 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001634:	4b13      	ldr	r3, [pc, #76]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	691b      	ldr	r3, [r3, #16]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4910      	ldr	r1, [pc, #64]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001644:	4313      	orrs	r3, r2
 8001646:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001648:	f000 f824 	bl	8001694 <HAL_RCC_GetSysClockFreq>
 800164c:	4602      	mov	r2, r0
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <HAL_RCC_ClockConfig+0x1f0>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	091b      	lsrs	r3, r3, #4
 8001654:	f003 030f 	and.w	r3, r3, #15
 8001658:	490b      	ldr	r1, [pc, #44]	; (8001688 <HAL_RCC_ClockConfig+0x1f4>)
 800165a:	5ccb      	ldrb	r3, [r1, r3]
 800165c:	f003 031f 	and.w	r3, r3, #31
 8001660:	fa22 f303 	lsr.w	r3, r2, r3
 8001664:	4a09      	ldr	r2, [pc, #36]	; (800168c <HAL_RCC_ClockConfig+0x1f8>)
 8001666:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <HAL_RCC_ClockConfig+0x1fc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff f91d 	bl	80008ac <HAL_InitTick>
 8001672:	4603      	mov	r3, r0
 8001674:	72fb      	strb	r3, [r7, #11]

  return status;
 8001676:	7afb      	ldrb	r3, [r7, #11]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40022000 	.word	0x40022000
 8001684:	40021000 	.word	0x40021000
 8001688:	08001968 	.word	0x08001968
 800168c:	20000000 	.word	0x20000000
 8001690:	20000004 	.word	0x20000004

08001694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b089      	sub	sp, #36	; 0x24
 8001698:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016a2:	4b3e      	ldr	r3, [pc, #248]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016ac:	4b3b      	ldr	r3, [pc, #236]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	f003 0303 	and.w	r3, r3, #3
 80016b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <HAL_RCC_GetSysClockFreq+0x34>
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	2b0c      	cmp	r3, #12
 80016c0:	d121      	bne.n	8001706 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d11e      	bne.n	8001706 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016c8:	4b34      	ldr	r3, [pc, #208]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0308 	and.w	r3, r3, #8
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d107      	bne.n	80016e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016d4:	4b31      	ldr	r3, [pc, #196]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 80016d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016da:	0a1b      	lsrs	r3, r3, #8
 80016dc:	f003 030f 	and.w	r3, r3, #15
 80016e0:	61fb      	str	r3, [r7, #28]
 80016e2:	e005      	b.n	80016f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016e4:	4b2d      	ldr	r3, [pc, #180]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	091b      	lsrs	r3, r3, #4
 80016ea:	f003 030f 	and.w	r3, r3, #15
 80016ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016f0:	4a2b      	ldr	r2, [pc, #172]	; (80017a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d10d      	bne.n	800171c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001704:	e00a      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	2b04      	cmp	r3, #4
 800170a:	d102      	bne.n	8001712 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800170c:	4b25      	ldr	r3, [pc, #148]	; (80017a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800170e:	61bb      	str	r3, [r7, #24]
 8001710:	e004      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	2b08      	cmp	r3, #8
 8001716:	d101      	bne.n	800171c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001718:	4b23      	ldr	r3, [pc, #140]	; (80017a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800171a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	2b0c      	cmp	r3, #12
 8001720:	d134      	bne.n	800178c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001722:	4b1e      	ldr	r3, [pc, #120]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	f003 0303 	and.w	r3, r3, #3
 800172a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	2b02      	cmp	r3, #2
 8001730:	d003      	beq.n	800173a <HAL_RCC_GetSysClockFreq+0xa6>
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d003      	beq.n	8001740 <HAL_RCC_GetSysClockFreq+0xac>
 8001738:	e005      	b.n	8001746 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800173a:	4b1a      	ldr	r3, [pc, #104]	; (80017a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800173c:	617b      	str	r3, [r7, #20]
      break;
 800173e:	e005      	b.n	800174c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001742:	617b      	str	r3, [r7, #20]
      break;
 8001744:	e002      	b.n	800174c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	617b      	str	r3, [r7, #20]
      break;
 800174a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	091b      	lsrs	r3, r3, #4
 8001752:	f003 0307 	and.w	r3, r3, #7
 8001756:	3301      	adds	r3, #1
 8001758:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	0a1b      	lsrs	r3, r3, #8
 8001760:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	fb03 f202 	mul.w	r2, r3, r2
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001770:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001772:	4b0a      	ldr	r3, [pc, #40]	; (800179c <HAL_RCC_GetSysClockFreq+0x108>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	0e5b      	lsrs	r3, r3, #25
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	3301      	adds	r3, #1
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	fbb2 f3f3 	udiv	r3, r2, r3
 800178a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800178c:	69bb      	ldr	r3, [r7, #24]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3724      	adds	r7, #36	; 0x24
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000
 80017a0:	08001978 	.word	0x08001978
 80017a4:	00f42400 	.word	0x00f42400
 80017a8:	007a1200 	.word	0x007a1200

080017ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80017b4:	2300      	movs	r3, #0
 80017b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017b8:	4b2a      	ldr	r3, [pc, #168]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017c4:	f7ff f9e8 	bl	8000b98 <HAL_PWREx_GetVoltageRange>
 80017c8:	6178      	str	r0, [r7, #20]
 80017ca:	e014      	b.n	80017f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017cc:	4b25      	ldr	r3, [pc, #148]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d0:	4a24      	ldr	r2, [pc, #144]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d6:	6593      	str	r3, [r2, #88]	; 0x58
 80017d8:	4b22      	ldr	r3, [pc, #136]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017e4:	f7ff f9d8 	bl	8000b98 <HAL_PWREx_GetVoltageRange>
 80017e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017ea:	4b1e      	ldr	r3, [pc, #120]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ee:	4a1d      	ldr	r2, [pc, #116]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017fc:	d10b      	bne.n	8001816 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b80      	cmp	r3, #128	; 0x80
 8001802:	d919      	bls.n	8001838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2ba0      	cmp	r3, #160	; 0xa0
 8001808:	d902      	bls.n	8001810 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800180a:	2302      	movs	r3, #2
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	e013      	b.n	8001838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001810:	2301      	movs	r3, #1
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	e010      	b.n	8001838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b80      	cmp	r3, #128	; 0x80
 800181a:	d902      	bls.n	8001822 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800181c:	2303      	movs	r3, #3
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	e00a      	b.n	8001838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b80      	cmp	r3, #128	; 0x80
 8001826:	d102      	bne.n	800182e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001828:	2302      	movs	r3, #2
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	e004      	b.n	8001838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b70      	cmp	r3, #112	; 0x70
 8001832:	d101      	bne.n	8001838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001834:	2301      	movs	r3, #1
 8001836:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001838:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f023 0207 	bic.w	r2, r3, #7
 8001840:	4909      	ldr	r1, [pc, #36]	; (8001868 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4313      	orrs	r3, r2
 8001846:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001848:	4b07      	ldr	r3, [pc, #28]	; (8001868 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0307 	and.w	r3, r3, #7
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	429a      	cmp	r2, r3
 8001854:	d001      	beq.n	800185a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e000      	b.n	800185c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40021000 	.word	0x40021000
 8001868:	40022000 	.word	0x40022000

0800186c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a04      	ldr	r2, [pc, #16]	; (8001888 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001876:	f043 0304 	orr.w	r3, r3, #4
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000

0800188c <memset>:
 800188c:	4402      	add	r2, r0
 800188e:	4603      	mov	r3, r0
 8001890:	4293      	cmp	r3, r2
 8001892:	d100      	bne.n	8001896 <memset+0xa>
 8001894:	4770      	bx	lr
 8001896:	f803 1b01 	strb.w	r1, [r3], #1
 800189a:	e7f9      	b.n	8001890 <memset+0x4>

0800189c <__libc_init_array>:
 800189c:	b570      	push	{r4, r5, r6, lr}
 800189e:	4d0d      	ldr	r5, [pc, #52]	; (80018d4 <__libc_init_array+0x38>)
 80018a0:	4c0d      	ldr	r4, [pc, #52]	; (80018d8 <__libc_init_array+0x3c>)
 80018a2:	1b64      	subs	r4, r4, r5
 80018a4:	10a4      	asrs	r4, r4, #2
 80018a6:	2600      	movs	r6, #0
 80018a8:	42a6      	cmp	r6, r4
 80018aa:	d109      	bne.n	80018c0 <__libc_init_array+0x24>
 80018ac:	4d0b      	ldr	r5, [pc, #44]	; (80018dc <__libc_init_array+0x40>)
 80018ae:	4c0c      	ldr	r4, [pc, #48]	; (80018e0 <__libc_init_array+0x44>)
 80018b0:	f000 f818 	bl	80018e4 <_init>
 80018b4:	1b64      	subs	r4, r4, r5
 80018b6:	10a4      	asrs	r4, r4, #2
 80018b8:	2600      	movs	r6, #0
 80018ba:	42a6      	cmp	r6, r4
 80018bc:	d105      	bne.n	80018ca <__libc_init_array+0x2e>
 80018be:	bd70      	pop	{r4, r5, r6, pc}
 80018c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80018c4:	4798      	blx	r3
 80018c6:	3601      	adds	r6, #1
 80018c8:	e7ee      	b.n	80018a8 <__libc_init_array+0xc>
 80018ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80018ce:	4798      	blx	r3
 80018d0:	3601      	adds	r6, #1
 80018d2:	e7f2      	b.n	80018ba <__libc_init_array+0x1e>
 80018d4:	080019a8 	.word	0x080019a8
 80018d8:	080019a8 	.word	0x080019a8
 80018dc:	080019a8 	.word	0x080019a8
 80018e0:	080019ac 	.word	0x080019ac

080018e4 <_init>:
 80018e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e6:	bf00      	nop
 80018e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ea:	bc08      	pop	{r3}
 80018ec:	469e      	mov	lr, r3
 80018ee:	4770      	bx	lr

080018f0 <_fini>:
 80018f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018f2:	bf00      	nop
 80018f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018f6:	bc08      	pop	{r3}
 80018f8:	469e      	mov	lr, r3
 80018fa:	4770      	bx	lr
