Return-Path: <devicetree+bounces-303776-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id EJ1PNdQWGGoAdAgAu9opvQ
	(envelope-from <devicetree+bounces-303776-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 28 May 2026 12:20:04 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sin.lore.kernel.org (sin.lore.kernel.org [IPv6:2600:3c15:e001:75::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id E01845F07C8
	for <lists+devicetree@lfdr.de>; Thu, 28 May 2026 12:20:03 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sin.lore.kernel.org (Postfix) with ESMTP id 344BE307E607
	for <lists+devicetree@lfdr.de>; Thu, 28 May 2026 10:07:29 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 4E00238AC80;
	Thu, 28 May 2026 10:07:27 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VTNeL8hH";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Q6HkBJUv"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD8D339A805
	for <devicetree@vger.kernel.org>; Thu, 28 May 2026 10:07:25 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779962847; cv=none; b=Ov1dW4RNV1s9zyJKK0IwYP/2kvQEbq4Yp9MQ0RomXLSFgQ/Oe5sGUjygwbfb1YsTyigSfcQcjgPn15pgXNIXyjkjAW1+iXxe493eKlPFHhLnBSCS3p0ESWCy9YhxuLMgtVYIv7F0Bqp/zAZHsIIR8ieiqH4yspirb8i4B1FFDRM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779962847; c=relaxed/simple;
	bh=P9zdRF75ovh9OUXTq7XDoR9YzQx/7k+N5XbMIS2Z4GI=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=eENsU17mTI2Ko3mCsA/T5WHYLX09YgfW0bu8Es9Dj+f9QyGZ08NB1Gn5RV0HzhXaIY1eiwfxJtBHGBP/ThAmfqER1Qahj8lrpmcXcZ+d+0TdNBfX+9IhsLXEt9MIDngBl6GH2p4/aDgFMWpEHqXY73GAcLoGlGrUs4IG7lsLWys=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VTNeL8hH; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Q6HkBJUv; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279867.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64S8wM1N382536
	for <devicetree@vger.kernel.org>; Thu, 28 May 2026 10:07:25 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:message-id
	:mime-version:subject:to; s=qcppdkim1; bh=goCFzwdKHih72u34xHY50O
	J45xpUg1uFhWBNWD5VHm8=; b=VTNeL8hH9RjqCl6T3He3GQpfPA7B6A4Vm/GnH/
	U3c43RPJ0fhnf1/yeeymrbu03xR6R0KiC/9fV7P/bU72NDj7klQmf+c2xvq3G4/U
	a/Xw35W6oOwyLlUnDzSu9oa1dS/wHay9JDFYMNi2nVOFle/lNj/RfcN4S+0x1Ysp
	k83A0VX5VnMmMYKvyW1aBhJhFYjsj1JSKEGWoIyn+dmwaYNT0rwyobtZ8pEsu6y2
	UJxWkkQ18RV4cLlqXhKAqctEcLFd8UlXdXFrioeOzQZi/pCG504ZhlE0mLz+bbdY
	krJwpf86AJJT1khzTq6+jACdaskFk2vnLqfhVTup5VcXdHSw==
Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ee7yrjary-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Thu, 28 May 2026 10:07:24 +0000 (GMT)
Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-36b7f696b40so667773a91.1
        for <devicetree@vger.kernel.org>; Thu, 28 May 2026 03:07:24 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1779962844; x=1780567644; darn=vger.kernel.org;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:from:to:cc:subject:date:message-id:reply-to;
        bh=goCFzwdKHih72u34xHY50OJ45xpUg1uFhWBNWD5VHm8=;
        b=Q6HkBJUvlhSZDibrdyPhZHJqaO1Bj+dZ49l8ElhojLn2DwGNSe1zdYyfiQeF8+fG2k
         tCUNgU3E/d4Lwx4pCPSRRes/iAidqzED+iaTJVDC3shGDhngdsvo79V3t4gOqpxBOcUx
         njmyTlmiUB+Lb2UUzvzK/jv5ji/IKnsPBL3VvSP2dHvRORaLp52IPfN0y7fspBpiiwKi
         aQPVqBARltcAvqEOR4pksxz3NubjBI3hjp/CNWll3CHHPzCSek2n3av1/MorZGUkRwtx
         /4iU9vki1nq2pPxcu7aDwsdv+ATBRFALcp7NfZCJLNuiT9edZzOxQoy//rlqY7fhyXfN
         hJ2A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1779962844; x=1780567644;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=goCFzwdKHih72u34xHY50OJ45xpUg1uFhWBNWD5VHm8=;
        b=YBxti/Z8UQihQ9iVoF+X/sGRBFaguWBqjagC8+ELZfn2dKDo0rJl1TO6NwFzABl+Xr
         UR8uLQmMDsoUtkOaIw8+BTEzdqC6LDq0ldCCz1HyA7/XcseymM9weHD5cvk0p0/dz4yy
         L897iycNoASql/8eCoEljTdw5QKJsmvv5iKeDOc7/sqWcy4xOGEg91dm985iDs86JQ1J
         jAOahmuS9N8/T6HkuNAIKMoEjXQ/dtr9hF/tWNgZ2GS8/h7GDKBOLTdYlhz6L9wwxfXN
         /oqDNqKL4tY2WUZQ7ccQJBkmVggAldkWU3nHzZ3lAkStQuvzCdwUwjmZANAH/Ws9KjMr
         Qi9A==
X-Forwarded-Encrypted: i=1; AFNElJ8REme4gWPBP/R4nk7Ph9GQosLrumPa9sN/qIloQaoZ3Nj/CGDTqVWSXLCoWMWNWpu45MI7dIYcTTQU@vger.kernel.org
X-Gm-Message-State: AOJu0YyS2HFEAFK5l9uOKqDLTxUDehHBfjtmjtMEbDufk/z5yBhACGh/
	57etRI4pUyT5CeTkqi9s/DA2qVE+0PFyqxDWua0akl2bP0+O3G4l0NWqHCqKEXvBYtfjsZFONcf
	xELMRNJC7/fmSLnFBEG4OSY8iRxG4wYJKNxVJbsvMEhn4WR+EA4jk4XklqJ7kkC9p
X-Gm-Gg: Acq92OHlRp3y8+Fp2sD2EidRwtmPRumFIWXteYDls90s/m3itH9Gj+GF/rUcaDcDQGB
	AqNuiRcY9cKXuTbR8C/EVtj+yhO/5lAYqMElAxehyGFnTc5y2ee6FSnoMdy3DnnWu/il2i3G6Vl
	55t2cy+LNbsR+9Zajxl9+3on3Wei4tEvG1X2ncY2k/HfL2tw80vV3GMf6GOE8sKgpjsaTNCVUlB
	AEXWwspvTZ2QzOmFQiMTnozATQe/jim3OruWO/IosE+gXRHLRiQ2XevI0tin3OS4bq4/URH1OgM
	IPazj4d0nfh9P05v5XQVv12YLBsCFDSYc/NcQSrA7Qas0uIUz19rsAnPvALqlqg/5nBLZ7Nf06X
	vCYj3gSQgoOHdEyxuUEYq7p2MwSsIhy8Od86gkG7/ti74ZmijM8pc7u7WmniVFOo=
X-Received: by 2002:a17:90b:490e:b0:367:b819:2214 with SMTP id 98e67ed59e1d1-36a6765b57emr18086233a91.13.1779962843985;
        Thu, 28 May 2026 03:07:23 -0700 (PDT)
X-Received: by 2002:a17:90b:490e:b0:367:b819:2214 with SMTP id 98e67ed59e1d1-36a6765b57emr18086205a91.13.1779962843504;
        Thu, 28 May 2026 03:07:23 -0700 (PDT)
Received: from hu-imrashai-hyd.qualcomm.com ([202.46.22.19])
        by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-36b7e38af60sm575296a91.1.2026.05.28.03.07.13
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 28 May 2026 03:07:18 -0700 (PDT)
From: Imran Shaik <imran.shaik@oss.qualcomm.com>
Subject: [PATCH v2 0/5] clk: qcom: Add DISPCC and GPUCC support for the
 Qualcomm Shikra SoC
Date: Thu, 28 May 2026 15:37:01 +0530
Message-Id: <20260528-shikra-dispcc-gpucc-v2-0-953f246a0fbb@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIAMUTGGoC/32PzW6DMBCEXwX5XEfr9Q8yp7xHlYNtbLASArEBN
 Yp49xiiqrdeRpqV9puZF8k+RZ9JU71I8mvMcbwXg18Vcb25d57GtniCgAok4zT38ZoMbWOenKP
 dtBRVQWqHHBCCJOVzSj7En4P6ffn45B9Lgc+f4x+7RO1kgfqX3BVgmoai7nbNFEEL34YQuIVmx
 R1vTfbUjcMQ56bSuhZaaccEcGZA162yQlpnawPKWmGMROkEkL1IH/M8puexdmVHk3+HrYwClaF
 VNWdCGYvnMefTYzG3Pf5UhFy2bXsDLS2d8UYBAAA=
X-Change-ID: 20260513-shikra-dispcc-gpucc-6f59c23020f5
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Loic Poulain <loic.poulain@oss.qualcomm.com>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Imran Shaik <imran.shaik@oss.qualcomm.com>
X-Mailer: b4 0.14.2
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI4MDEwMiBTYWx0ZWRfX64hdPyI//z1e
 dw4EvhZXBIsOI4qAE72olVQJI8hC10foH2acsCiUeVwifYWVatMj13dLZPhRYcVOkVrBnsdrwBF
 u7u7gw8+rmtInM+o6vP01UvU1l4tN4Hltqf+kqckGEHnNWVuziXmEkAUyqyY9t/1+1RbCqtWE0Y
 dmiLerUS3b2w/TmZRAK6xmyug2zaNFrPbOnc7lhA1wOujed1VVHNKvSKj2zDP3g27vxqB/Tym41
 FhB9e4Y8MZaaoFS7vCInm1BebOBfGD4vqceaxp+L2TPGWWyqlgtf1z2BmxQokpSAswJeNu+aoz/
 kpiOh4j8+PNTgee4aN8Abiz2djCq4udGaNnbWgmbGbnBNTMoPQk9wYjVE1HASkYVR0bZqUfHEbC
 /td1g0bIOrjzcTxOts3nEG+E8p/uZC05vc4EA0hsSS9AE1T2jT5ehg484nMaNeAf5ZAOgAL2BSs
 bN9ArEFFXE3Omi5jQmw==
X-Authority-Analysis: v=2.4 cv=PLo/P/qC c=1 sm=1 tr=0 ts=6a1813dd cx=c_pps
 a=vVfyC5vLCtgYJKYeQD43oA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17
 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22
 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=ywMLko9bWws4LfX_0TgA:9 a=QEXdDO2ut3YA:10
 a=rl5im9kqc5Lf4LNbBjHf:22
X-Proofpoint-GUID: PuqYEWg-_VkF3nix6Y5wvvuDT011rEDl
X-Proofpoint-ORIG-GUID: PuqYEWg-_VkF3nix6Y5wvvuDT011rEDl
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-05-28_03,2026-05-26_03,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 phishscore=0 clxscore=1015 malwarescore=0 spamscore=0 bulkscore=0
 priorityscore=1501 adultscore=0 lowpriorityscore=0 suspectscore=0
 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000
 definitions=main-2605280102
X-Spamd-Result: default: False [-2.16 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c15:e001:75::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[16];
	TAGGED_FROM(0.00)[bounces-303776-lists,devicetree=lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[oss.qualcomm.com:mid,oss.qualcomm.com:dkim,sin.lore.kernel.org:rdns,sin.lore.kernel.org:helo,qualcomm.com:email,qualcomm.com:dkim];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[imran.shaik@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c15::/32, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: E01845F07C8
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

This series adds support for the Display clock controller (DISPCC) and
GPU Clock Controller (GPUCC) on Qualcomm Shikra SoC.

Shikra GCC series link:
- https://lore.kernel.org/linux-clk/20260508-shikra-gcc-rpmcc-clks-v2-0-83238ba24060@oss.qualcomm.com/

Signed-off-by: Imran Shaik <imran.shaik@oss.qualcomm.com>
---
Changes in v2:
- Dropped QCM2290 GCC critical clocks modelling to kept them ON from probe.
- Updated the QCM2290 DISPCC/GPUCC bindings to align for Shikra drivers reuse.
- Reused the QCM2290 DISPCC driver for Shikra without modernizing
  (keeping the clock-names approach) for now to avoid potential bindings ABI breakage.
- Modernized QCM2290 GPUCC driver to use commmon qcom_cc_probe() model
  and reuse for Shikra. 
- Link to v1: https://lore.kernel.org/r/20260513-shikra-dispcc-gpucc-v1-0-5fd673146ab2@oss.qualcomm.com

---
Imran Shaik (5):
      clk: qcom: gcc-qcm2290: Drop modelling of critical clocks
      dt-bindings: clock: qcom: Add Qualcomm Shikra Display clock controller
      dt-bindings: clock: qcom: Add Qualcomm Shikra GPU clock controller
      clk: qcom: dispcc-qcm2290: Add support for Qualcomm Shikra DISPCC
      clk: qcom: Add support for Qualcomm GPU Clock Controller on Shikra

 .../bindings/clock/qcom,qcm2290-dispcc.yaml        |  75 +++++++--
 .../bindings/clock/qcom,qcm2290-gpucc.yaml         |   4 +-
 drivers/clk/qcom/dispcc-qcm2290.c                  |  18 ++-
 drivers/clk/qcom/gcc-qcm2290.c                     | 153 ++----------------
 drivers/clk/qcom/gpucc-qcm2290.c                   | 174 +++++++++------------
 5 files changed, 161 insertions(+), 263 deletions(-)
---
base-commit: 9974969c14031a097d6b45bcb7a06bb4aa525c40
change-id: 20260513-shikra-dispcc-gpucc-6f59c23020f5
prerequisite-change-id: 20260429-shikra-gcc-rpmcc-clks-2094edfff3b0:v2
prerequisite-patch-id: 5a0fbdd458785da2d0e850c851a05046672ecadf
prerequisite-patch-id: 1f98e515a52bbeb25e2a960a804afe16c6a472a1
prerequisite-patch-id: a64476b2ba6e0f2a55928baf72ec32672ee0123c
prerequisite-patch-id: d0c8651205232862b40f942929e1efdaa3084eb3

Best regards,
-- 
Imran Shaik <imran.shaik@oss.qualcomm.com>


