;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* C12M */
C12M__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
C12M__DIV_ID EQU 0x00000040
C12M__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
C12M__PA_DIV_ID EQU 0x000000FF

/* LEDB */
LEDB__0__DR EQU CYREG_GPIO_PRT1_DR
LEDB__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LEDB__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LEDB__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LEDB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LEDB__0__HSIOM_MASK EQU 0x00000F00
LEDB__0__HSIOM_SHIFT EQU 8
LEDB__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LEDB__0__INTR EQU CYREG_GPIO_PRT1_INTR
LEDB__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LEDB__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LEDB__0__MASK EQU 0x04
LEDB__0__PC EQU CYREG_GPIO_PRT1_PC
LEDB__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LEDB__0__PORT EQU 1
LEDB__0__PS EQU CYREG_GPIO_PRT1_PS
LEDB__0__SHIFT EQU 2
LEDB__DR EQU CYREG_GPIO_PRT1_DR
LEDB__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LEDB__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LEDB__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LEDB__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LEDB__INTR EQU CYREG_GPIO_PRT1_INTR
LEDB__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LEDB__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LEDB__MASK EQU 0x04
LEDB__PC EQU CYREG_GPIO_PRT1_PC
LEDB__PC2 EQU CYREG_GPIO_PRT1_PC2
LEDB__PORT EQU 1
LEDB__PS EQU CYREG_GPIO_PRT1_PS
LEDB__SHIFT EQU 2

/* LEDG */
LEDG__0__DR EQU CYREG_GPIO_PRT2_DR
LEDG__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LEDG__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LEDG__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LEDG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LEDG__0__HSIOM_MASK EQU 0x0F000000
LEDG__0__HSIOM_SHIFT EQU 24
LEDG__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDG__0__INTR EQU CYREG_GPIO_PRT2_INTR
LEDG__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDG__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LEDG__0__MASK EQU 0x40
LEDG__0__PC EQU CYREG_GPIO_PRT2_PC
LEDG__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LEDG__0__PORT EQU 2
LEDG__0__PS EQU CYREG_GPIO_PRT2_PS
LEDG__0__SHIFT EQU 6
LEDG__DR EQU CYREG_GPIO_PRT2_DR
LEDG__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LEDG__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LEDG__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LEDG__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDG__INTR EQU CYREG_GPIO_PRT2_INTR
LEDG__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDG__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LEDG__MASK EQU 0x40
LEDG__PC EQU CYREG_GPIO_PRT2_PC
LEDG__PC2 EQU CYREG_GPIO_PRT2_PC2
LEDG__PORT EQU 2
LEDG__PS EQU CYREG_GPIO_PRT2_PS
LEDG__SHIFT EQU 6

/* LEDR */
LEDR__0__DR EQU CYREG_GPIO_PRT2_DR
LEDR__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LEDR__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LEDR__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LEDR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LEDR__0__HSIOM_MASK EQU 0x0000000F
LEDR__0__HSIOM_SHIFT EQU 0
LEDR__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__0__INTR EQU CYREG_GPIO_PRT2_INTR
LEDR__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LEDR__0__MASK EQU 0x01
LEDR__0__PC EQU CYREG_GPIO_PRT2_PC
LEDR__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LEDR__0__PORT EQU 2
LEDR__0__PS EQU CYREG_GPIO_PRT2_PS
LEDR__0__SHIFT EQU 0
LEDR__DR EQU CYREG_GPIO_PRT2_DR
LEDR__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LEDR__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LEDR__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LEDR__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__INTR EQU CYREG_GPIO_PRT2_INTR
LEDR__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LEDR__MASK EQU 0x01
LEDR__PC EQU CYREG_GPIO_PRT2_PC
LEDR__PC2 EQU CYREG_GPIO_PRT2_PC2
LEDR__PORT EQU 2
LEDR__PS EQU CYREG_GPIO_PRT2_PS
LEDR__SHIFT EQU 0

/* mPWM0 */
mPWM0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
mPWM0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
mPWM0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
mPWM0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
mPWM0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
mPWM0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
mPWM0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
mPWM0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
mPWM0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
mPWM0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
mPWM0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
mPWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
mPWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
mPWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
mPWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
mPWM0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
mPWM0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
mPWM0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
mPWM0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

/* mPWM1 */
mPWM1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
mPWM1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
mPWM1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
mPWM1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
mPWM1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
mPWM1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
mPWM1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
mPWM1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
mPWM1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
mPWM1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
mPWM1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
mPWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
mPWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
mPWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
mPWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
mPWM1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
mPWM1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
mPWM1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
mPWM1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* mPWM2 */
mPWM2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
mPWM2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
mPWM2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
mPWM2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
mPWM2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
mPWM2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
mPWM2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
mPWM2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
mPWM2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
mPWM2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
mPWM2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
mPWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
mPWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
mPWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
mPWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
mPWM2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
mPWM2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
mPWM2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
mPWM2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* mUART_rx */
mUART_rx__0__DR EQU CYREG_GPIO_PRT4_DR
mUART_rx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
mUART_rx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
mUART_rx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
mUART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
mUART_rx__0__HSIOM_GPIO EQU 0
mUART_rx__0__HSIOM_I2C EQU 14
mUART_rx__0__HSIOM_I2C_SCL EQU 14
mUART_rx__0__HSIOM_MASK EQU 0x0000000F
mUART_rx__0__HSIOM_SHIFT EQU 0
mUART_rx__0__HSIOM_SPI EQU 15
mUART_rx__0__HSIOM_SPI_MOSI EQU 15
mUART_rx__0__HSIOM_UART EQU 9
mUART_rx__0__HSIOM_UART_RX EQU 9
mUART_rx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_rx__0__INTR EQU CYREG_GPIO_PRT4_INTR
mUART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_rx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
mUART_rx__0__MASK EQU 0x01
mUART_rx__0__PC EQU CYREG_GPIO_PRT4_PC
mUART_rx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
mUART_rx__0__PORT EQU 4
mUART_rx__0__PS EQU CYREG_GPIO_PRT4_PS
mUART_rx__0__SHIFT EQU 0
mUART_rx__DR EQU CYREG_GPIO_PRT4_DR
mUART_rx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
mUART_rx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
mUART_rx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
mUART_rx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_rx__INTR EQU CYREG_GPIO_PRT4_INTR
mUART_rx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_rx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
mUART_rx__MASK EQU 0x01
mUART_rx__PC EQU CYREG_GPIO_PRT4_PC
mUART_rx__PC2 EQU CYREG_GPIO_PRT4_PC2
mUART_rx__PORT EQU 4
mUART_rx__PS EQU CYREG_GPIO_PRT4_PS
mUART_rx__SHIFT EQU 0

/* mUART_SCB */
mUART_SCB__CTRL EQU CYREG_SCB0_CTRL
mUART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
mUART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
mUART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
mUART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
mUART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
mUART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
mUART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
mUART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
mUART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
mUART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
mUART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
mUART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
mUART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
mUART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
mUART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
mUART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
mUART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
mUART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
mUART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
mUART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
mUART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
mUART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
mUART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
mUART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
mUART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
mUART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
mUART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
mUART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
mUART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
mUART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
mUART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
mUART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
mUART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
mUART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
mUART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
mUART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
mUART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
mUART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
mUART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
mUART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
mUART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
mUART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
mUART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
mUART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
mUART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
mUART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
mUART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
mUART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
mUART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
mUART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
mUART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
mUART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
mUART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
mUART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
mUART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
mUART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
mUART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
mUART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
mUART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
mUART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
mUART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
mUART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
mUART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
mUART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
mUART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
mUART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
mUART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
mUART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
mUART_SCB__SS0_POSISTION EQU 0
mUART_SCB__SS1_POSISTION EQU 1
mUART_SCB__SS2_POSISTION EQU 2
mUART_SCB__SS3_POSISTION EQU 3
mUART_SCB__STATUS EQU CYREG_SCB0_STATUS
mUART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
mUART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
mUART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
mUART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
mUART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
mUART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
mUART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
mUART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
mUART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* mUART_SCBCLK */
mUART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
mUART_SCBCLK__DIV_ID EQU 0x00000041
mUART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
mUART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
mUART_tx__0__DR EQU CYREG_GPIO_PRT4_DR
mUART_tx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
mUART_tx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
mUART_tx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
mUART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
mUART_tx__0__HSIOM_GPIO EQU 0
mUART_tx__0__HSIOM_I2C EQU 14
mUART_tx__0__HSIOM_I2C_SDA EQU 14
mUART_tx__0__HSIOM_MASK EQU 0x000000F0
mUART_tx__0__HSIOM_SHIFT EQU 4
mUART_tx__0__HSIOM_SPI EQU 15
mUART_tx__0__HSIOM_SPI_MISO EQU 15
mUART_tx__0__HSIOM_UART EQU 9
mUART_tx__0__HSIOM_UART_TX EQU 9
mUART_tx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_tx__0__INTR EQU CYREG_GPIO_PRT4_INTR
mUART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_tx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
mUART_tx__0__MASK EQU 0x02
mUART_tx__0__PC EQU CYREG_GPIO_PRT4_PC
mUART_tx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
mUART_tx__0__PORT EQU 4
mUART_tx__0__PS EQU CYREG_GPIO_PRT4_PS
mUART_tx__0__SHIFT EQU 1
mUART_tx__DR EQU CYREG_GPIO_PRT4_DR
mUART_tx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
mUART_tx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
mUART_tx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
mUART_tx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_tx__INTR EQU CYREG_GPIO_PRT4_INTR
mUART_tx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
mUART_tx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
mUART_tx__MASK EQU 0x02
mUART_tx__PC EQU CYREG_GPIO_PRT4_PC
mUART_tx__PC2 EQU CYREG_GPIO_PRT4_PC2
mUART_tx__PORT EQU 4
mUART_tx__PS EQU CYREG_GPIO_PRT4_PS
mUART_tx__SHIFT EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190A11A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD EQU 5
CYDEV_VDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
