;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 183, -186
	DJN -1, @-20
	ADD 270, 60
	MOV #-1, @-20
	MOV -7, <-20
	SUB <-0, 0
	CMP -301, -601
	SUB @0, @2
	SUB <-0, 0
	CMP @121, 106
	SUB 0, 33
	SLT 20, @312
	SUB #72, @200
	SUB @0, @2
	ADD 210, 30
	SUB @121, 103
	CMP <0, 6
	DJN <-30, 9
	DJN 30, 33
	SPL 0, #2
	CMP @-173, -106
	SUB 3, 63
	ADD -1, <-20
	SUB 0, 330
	SUB 3, 140
	SUB @121, 106
	SUB @121, 106
	SUB -3, 0
	SLT 210, -30
	SPL <60, <753
	MOV -7, <-20
	CMP @121, 103
	JMP <167, 106
	SUB @12, @600
	SPL <60, <753
	SPL <60, <753
	SUB #0, -75
	SUB 3, 140
	DJN -1, @-20
	SPL -0, 451
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 20, @12
	SUB @-173, -106
	DJN -1, @-20
	SUB <-0, 0
