# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../axi_vip_1_ex.ip_user_files/bd/ex_sim/sim/ex_sim.vhd" \

# Do not sort compile order
nosort
