// clk and rst
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_async_reset_low_sync.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_sync_pos_with_rst_low.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkdiv_even_with_cfg.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkdiv_even_with_phase.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkgate.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkmux_sel1.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkbuf.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_and_cell.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_mux_cell.v
~/prj/adc_capture/hw/rtl/clk_rst_gen/clk_gen.v
~/prj/adc_capture/hw/rtl/clk_rst_gen/crg.v

// top
~/prj/adc_capture/hw/rtl/top/digital_top.v
~/prj/adc_capture/hw/rtl/top/asic_top.v
~/prj/adc_capture/hw/rtl/top/digital_iopad_top.v
~/prj/adc_capture/hw/rtl/top/analog_signal_mux.v

// analog top
~/prj/adc_capture/hw/rtl/analog/ANALOG_WRAPPER.v

// ctrl system
~/prj/adc_capture/hw/rtl/ctrl_sys/ctrl_sys.v
~/prj/adc_capture/hw/rtl/ctrl_sys/mdio_top.v
~/prj/adc_capture/hw/rtl/ctrl_sys/analog_regfile.v
~/prj/adc_capture/hw/rtl/ctrl_sys/top_regfile.v

// analog top
~/prj/adc_capture/hw/rtl/analog/ANALOG_WRAPPER.v
