// Seed: 2747168331
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  reg id_2;
  assign id_1 = id_2;
  always begin : LABEL_0
    id_1 <= id_1;
  end
  always begin : LABEL_0
    id_2 = 1;
    $display(1, id_1, id_1, 1'b0);
  end
  assign id_2 = id_2;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_4;
  tri id_7;
  for (id_8 = id_7; (1); id_8 = 1 < id_4) begin : LABEL_0
    wire id_9;
  end
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
