// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Sun Mar 12 01:50:23 2023
// Host        : r7cad-tsmc40r3 running 64-bit CentOS Linux release 7.6.1810 (Core)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ember_fpga_rram_top_wrapper_0_0_sim_netlist.v
// Design      : ember_fpga_rram_top_wrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen
   (mclk,
    sclk,
    mclk_pause);
  output mclk;
  input sclk;
  input mclk_pause;

  wire CE0;
  wire mclk;
  wire mclk_pause;
  wire sclk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE"),
    .SIM_DEVICE("7SERIES")) 
    BUFGCE_inst
       (.CE0(CE0),
        .CE1(1'b0),
        .I0(sclk),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(mclk),
        .S0(1'b1),
        .S1(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    BUFGCE_inst_i_1
       (.I0(mclk_pause),
        .O(CE0));
endmodule

(* CHECK_LICENSE_TYPE = "ember_fpga_rram_top_wrapper_0_0,rram_top_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "rram_top_wrapper,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (mclk_pause,
    rst_n,
    rram_busy,
    sclk,
    sc,
    mosi,
    miso,
    di,
    rram_addr,
    sa_do,
    sa_rdy);
  input mclk_pause;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  output rram_busy;
  input sclk;
  input sc;
  input mosi;
  output miso;
  output [47:0]di;
  output [15:0]rram_addr;
  input [47:0]sa_do;
  input sa_rdy;

  wire [47:0]di;
  wire mclk_pause;
  wire miso;
  wire mosi;
  wire [15:0]rram_addr;
  wire rram_busy;
  wire rst_n;
  wire [47:0]sa_do;
  wire sa_rdy;
  wire sc;
  wire sclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rram_top_wrapper inst
       (.di(di),
        .mclk_pause(mclk_pause),
        .miso(miso),
        .mosi(mosi),
        .rram_addr(rram_addr),
        .rram_busy(rram_busy),
        .rst_n(rst_n),
        .sa_do(sa_do),
        .sa_rdy(sa_rdy),
        .sc(sc),
        .sclk(sclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fsm
   (\FSM_sequential_state_reg[4]_0 ,
    \failure_counter_reg[13]_0 ,
    \FSM_sequential_state_reg[2]_rep_0 ,
    set_rst_loop_reg_0,
    \mask_reg[18]_0 ,
    \FSM_sequential_state_reg[2]_rep_1 ,
    \FSM_sequential_state_reg[2]_rep_2 ,
    \FSM_sequential_state_reg[2]_rep_3 ,
    \FSM_sequential_state_reg[2]_rep_4 ,
    \FSM_sequential_state_reg[2]_rep_5 ,
    \FSM_sequential_state_reg[2]_rep_6 ,
    \FSM_sequential_state_reg[2]_rep_7 ,
    \FSM_sequential_state_reg[2]_rep_8 ,
    Q,
    next_wl_loop0,
    \FSM_sequential_state_reg[2]_rep_9 ,
    \FSM_sequential_state_reg[2]_rep_10 ,
    \bsl_loop_reg[0]_0 ,
    \bsl_loop_reg[4]_0 ,
    \FSM_sequential_state_reg[4]_1 ,
    \FSM_sequential_state_reg[4]_2 ,
    \rangei_reg[3]_rep_0 ,
    \FSM_sequential_state_reg[3]_0 ,
    \FSM_sequential_state_reg[3]_1 ,
    \FSM_sequential_state_reg[2]_rep__0_0 ,
    sa_rdy_0,
    CO,
    \mask_reg[47]_0 ,
    \rangei_reg[1]_rep__0_0 ,
    \rangei_reg[0]_rep__0_0 ,
    \FSM_sequential_state_reg[3]_2 ,
    \FSM_sequential_state_reg[4]_3 ,
    \rangei_reg[0]_rep_0 ,
    \rangei_reg[1]_rep_0 ,
    \rangei_reg[2]_rep__2_0 ,
    \rram_addr_reg[15]_0 ,
    \rangei_reg[2]_rep__3_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[4]_4 ,
    \FSM_sequential_state_reg[4]_5 ,
    is_first_try_reg_0,
    \attempts_counter_reg[7]_0 ,
    is_first_try_reg_1,
    set_rst_loop,
    \counter_reg[3]_0 ,
    \FSM_sequential_state_reg[4]_6 ,
    \pw_loop_reg[7]_0 ,
    \rangei_reg[0]_rep_1 ,
    \bsl_loop_reg[2]_0 ,
    \bsl_loop_reg[2]_1 ,
    \wl_loop_reg[4]_0 ,
    \wl_loop_reg[3]_0 ,
    \read_data_bits_reg[1][0]_0 ,
    \read_data_bits[3]_23 ,
    \read_data_bits_reg[1][1]_0 ,
    \read_data_bits_reg[1][2]_0 ,
    \read_data_bits_reg[1][3]_0 ,
    \success_counter_reg[4]_0 ,
    \read_data_bits_reg[1][5]_0 ,
    \read_data_bits_reg[1][6]_0 ,
    \read_data_bits_reg[1][7]_0 ,
    \read_data_bits_reg[1][8]_0 ,
    \read_data_bits_reg[1][9]_0 ,
    \read_data_bits_reg[1][10]_0 ,
    \read_data_bits_reg[1][11]_0 ,
    \read_data_bits_reg[1][12]_0 ,
    \read_data_bits_reg[1][13]_0 ,
    \success_counter_reg[14]_0 ,
    \FSM_sequential_state_reg[4]_7 ,
    \read_data_bits_reg[1][14]_0 ,
    \read_data_bits_reg[1][15]_0 ,
    \read_data_bits_reg[1][16]_0 ,
    \failure_counter_reg[1]_0 ,
    \read_data_bits_reg[1][17]_0 ,
    \read_data_bits_reg[1][18]_0 ,
    \read_data_bits_reg[1][19]_0 ,
    \read_data_bits_reg[1][20]_0 ,
    \read_data_bits_reg[1][21]_0 ,
    \read_data_bits_reg[1][22]_0 ,
    \read_data_bits_reg[1][23]_0 ,
    \read_data_bits_reg[1][24]_0 ,
    \read_data_bits_reg[1][25]_0 ,
    \read_data_bits_reg[1][26]_0 ,
    \read_data_bits_reg[1][27]_0 ,
    \read_data_bits_reg[1][28]_0 ,
    \read_data_bits_reg[1][29]_0 ,
    \read_data_bits_reg[1][30]_0 ,
    \read_data_bits_reg[1][31]_0 ,
    \read_data_bits_reg[2][32]_0 ,
    \read_data_bits_reg[2][33]_0 ,
    \read_data_bits_reg[2][34]_0 ,
    \read_data_bits_reg[3][35]_0 ,
    \read_data_bits_reg[3][36]_0 ,
    \read_data_bits_reg[2][37]_0 ,
    \read_data_bits_reg[3][38]_0 ,
    \read_data_bits_reg[3][39]_0 ,
    \read_data_bits_reg[3][40]_0 ,
    \read_data_bits_reg[2][41]_0 ,
    \read_data_bits_reg[3][42]_0 ,
    \paddr_reg[0]_rep__4 ,
    \FSM_sequential_state_reg[3]_3 ,
    \read_data_bits_reg[2][44]_0 ,
    \read_data_bits_reg[2][45]_0 ,
    \read_data_bits_reg[3][46]_0 ,
    \read_data_bits_reg[2][47]_0 ,
    \success_counter_reg[10]_0 ,
    \success_counter_reg[11]_0 ,
    \success_counter_reg[13]_0 ,
    \success_counter_reg[15]_0 ,
    \failure_counter_reg[0]_0 ,
    \failure_counter_reg[2]_0 ,
    \failure_counter_reg[9]_0 ,
    \failure_counter_reg[10]_0 ,
    \mask_reg[3]_0 ,
    \mask_reg[5]_0 ,
    \mask_reg[6]_0 ,
    \FSM_sequential_state_reg[3]_4 ,
    \FSM_sequential_state_reg[0]_0 ,
    \rangei_reg[3]_0 ,
    \wl_loop_reg[3]_1 ,
    \bsl_loop_reg[0]_1 ,
    set_rst_loop_reg_1,
    set_rst_loop_reg_2,
    \FSM_sequential_state_reg[3]_5 ,
    \FSM_sequential_state_reg[2]_rep__0_1 ,
    \wl_loop_reg[2]_0 ,
    \wl_loop_reg[5]_0 ,
    \wl_loop[0]_i_17_0 ,
    \bsl_loop_reg[3]_0 ,
    \bsl_loop_reg[4]_1 ,
    \bsl_loop_reg[3]_1 ,
    \bsl_loop_reg[3]_2 ,
    \pw_loop_reg[1]_0 ,
    \wl_loop_reg[7]_0 ,
    \wl_loop_reg[4]_1 ,
    \wl_loop_reg[6]_0 ,
    \wl_loop_reg[5]_1 ,
    \wl_loop_reg[3]_2 ,
    \wl_loop_reg[2]_1 ,
    \wl_loop_reg[1]_0 ,
    \rangei_reg[3]_rep__0_0 ,
    \pw_loop_reg[6]_0 ,
    \pw_loop_reg[5]_0 ,
    \pw_loop_reg[1]_1 ,
    \pw_loop_reg[2]_0 ,
    \pw_loop_reg[6]_1 ,
    next_pw_loop0,
    \pw_loop_reg[4]_0 ,
    \pw_loop_reg[3]_0 ,
    \pw_loop_reg[2]_1 ,
    \pw_loop_reg[0]_0 ,
    \wl_loop_reg[7]_1 ,
    \wl_loop_reg[5]_2 ,
    \wl_loop_reg[3]_3 ,
    \wl_loop_reg[1]_1 ,
    \wl_loop_reg[4]_2 ,
    \wl_loop_reg[4]_3 ,
    \wl_loop_reg[2]_2 ,
    \wl_loop_reg[0]_0 ,
    \wl_loop_reg[3]_4 ,
    \wl_loop_reg[7]_2 ,
    \wl_loop_reg[1]_2 ,
    \wl_loop_reg[5]_3 ,
    \pw_loop_reg[2]_2 ,
    \wl_loop_reg[6]_1 ,
    \wl_loop_reg[0]_1 ,
    \pw_loop_reg[4]_1 ,
    \pw_loop_reg[7]_1 ,
    \pw_loop_reg[7]_2 ,
    \wl_loop_reg[2]_3 ,
    \pw_loop_reg[5]_1 ,
    \wl_loop_reg[7]_3 ,
    \pw_loop_reg[0]_1 ,
    \pw_loop_reg[1]_2 ,
    \wl_loop_reg[5]_4 ,
    \bsl_loop_reg[4]_2 ,
    \bsl_loop_reg[0]_2 ,
    \bsl_loop_reg[4]_3 ,
    \bsl_loop_reg[2]_2 ,
    \bsl_loop_reg[3]_3 ,
    \bsl_loop_reg[1]_0 ,
    \bsl_loop_reg[0]_3 ,
    \bsl_loop_reg[1]_1 ,
    \bsl_loop_reg[0]_4 ,
    \bsl_loop_reg[0]_5 ,
    \bsl_loop_reg[0]_6 ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[4]_8 ,
    \FSM_sequential_state_reg[2]_rep__0_2 ,
    \rram_addr_reg[0]_0 ,
    \rangei_reg[1]_rep_1 ,
    \FSM_sequential_state_reg[3]_6 ,
    \FSM_sequential_state_reg[2]_0 ,
    sa_do_40_sp_1,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[3]_7 ,
    \FSM_sequential_state_reg[3]_8 ,
    \FSM_sequential_state_reg[3]_9 ,
    \FSM_sequential_state_reg[2]_rep__0_3 ,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_sequential_state_reg[3]_10 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[3]_11 ,
    di,
    sa_rdy_1,
    \FSM_sequential_state_reg[4]_9 ,
    \rangei_reg[3]_rep_1 ,
    S,
    DI,
    \rangei_reg[2]_rep__0_0 ,
    \rangei_reg[2]_rep__3_1 ,
    \rram_addr_reg[1]_0 ,
    \FSM_sequential_state_reg[4]_10 ,
    rram_busy,
    \FSM_sequential_state_reg[1]_2 ,
    \FSM_sequential_state_reg[3]_12 ,
    \FSM_sequential_state_reg[3]_13 ,
    \FSM_sequential_state_reg[3]_14 ,
    \FSM_sequential_state_reg[3]_15 ,
    \FSM_sequential_state_reg[3]_16 ,
    \FSM_sequential_state_reg[3]_17 ,
    \FSM_sequential_state_reg[2]_rep_11 ,
    \pw_loop_reg[5]_2 ,
    \pw_loop_reg[7]_3 ,
    \pw_loop_reg[3]_1 ,
    \pw_loop_reg[1]_3 ,
    \wl_loop_reg[6]_2 ,
    \wl_loop_reg[6]_3 ,
    \pw_loop_reg[6]_2 ,
    \FSM_sequential_state_reg[3]_18 ,
    \FSM_sequential_state_reg[3]_19 ,
    in97,
    \read_data_bits_reg[0][40]_0 ,
    \read_data_bits_reg[0][36]_0 ,
    \read_data_bits_reg[0][41]_0 ,
    \read_data_bits_reg[0][42]_0 ,
    \read_data_bits_reg[0][47]_0 ,
    \read_data_bits_reg[0][39]_0 ,
    \read_data_bits_reg[0][45]_0 ,
    \read_data_bits_reg[0][8]_0 ,
    \read_data_bits_reg[0][9]_0 ,
    \read_data_bits_reg[0][12]_0 ,
    \read_data_bits_reg[0][10]_0 ,
    \read_data_bits_reg[0][11]_0 ,
    \read_data_bits_reg[0][7]_0 ,
    \read_data_bits_reg[0][13]_0 ,
    \read_data_bits_reg[0][14]_0 ,
    \read_data_bits_reg[0][15]_0 ,
    \read_data_bits_reg[0][16]_0 ,
    \read_data_bits_reg[0][37]_0 ,
    \read_data_bits_reg[0][38]_0 ,
    \read_data_bits_reg[0][25]_0 ,
    \read_data_bits_reg[0][26]_0 ,
    \read_data_bits_reg[0][33]_0 ,
    \read_data_bits_reg[0][44]_0 ,
    \read_data_bits_reg[0][34]_0 ,
    \read_data_bits_reg[0][46]_0 ,
    \read_data_bits_reg[0][27]_0 ,
    \read_data_bits_reg[0][28]_0 ,
    \read_data_bits_reg[0][19]_0 ,
    \read_data_bits_reg[0][20]_0 ,
    \read_data_bits_reg[0][3]_0 ,
    \read_data_bits_reg[0][5]_0 ,
    \read_data_bits_reg[0][4]_0 ,
    \read_data_bits_reg[0][6]_0 ,
    \read_data_bits_reg[0][17]_0 ,
    \read_data_bits_reg[0][18]_0 ,
    \read_data_bits_reg[0][43]_0 ,
    \read_data_bits_reg[0][35]_0 ,
    \read_data_bits_reg[0][1]_0 ,
    \read_data_bits_reg[0][2]_0 ,
    \read_data_bits_reg[0][31]_0 ,
    \read_data_bits_reg[0][32]_0 ,
    \read_data_bits_reg[0][22]_0 ,
    \read_data_bits_reg[0][21]_0 ,
    \read_data_bits_reg[0][29]_0 ,
    \read_data_bits_reg[0][30]_0 ,
    \read_data_bits_reg[0][23]_0 ,
    \read_data_bits_reg[0][24]_0 ,
    \read_data_bits_reg[0][0]_0 ,
    \addr_bits_reg[27] ,
    \rangei_reg[2]_rep_0 ,
    \rangei_reg[0]_rep_2 ,
    \rangei_reg[1]_rep_2 ,
    \rangei_reg[1]_rep_3 ,
    \addr_bits_reg[27]_0 ,
    \addr_bits_reg[23] ,
    \addr_bits_reg[23]_0 ,
    \rangei_reg[1]_rep__2_0 ,
    \rangei_reg[1]_rep__3_0 ,
    \rangei_reg[1]_rep__4_0 ,
    \rangei_reg[1]_rep__5_0 ,
    \rangei_reg[1]_rep__6_0 ,
    \rangei_reg[2]_rep__1_0 ,
    \rangei_reg[0]_rep__2_0 ,
    \rangei_reg[0]_rep__3_0 ,
    \rangei_reg[0]_rep__4_0 ,
    \rangei_reg[0]_rep__5_0 ,
    \rangei_reg[0]_rep__6_0 ,
    mclk,
    \FSM_sequential_state_reg[4]_11 ,
    pw_set_start,
    pw_rst_start,
    \prdata_sr_reg[152]_i_16_0 ,
    \wl_loop[4]_i_42_0 ,
    \wl_loop[4]_i_45_0 ,
    wl_dac_set_lvl_start,
    wl_dac_rst_lvl_start,
    \bsl_loop[4]_i_170 ,
    sl_dac_rst_lvl_start,
    bl_dac_set_lvl_start,
    \FSM_sequential_state_reg[4]_i_29_0 ,
    fsm_go,
    \prdata_sr[8]_i_12_0 ,
    \FSM_sequential_state[2]_i_8_0 ,
    sa_do,
    sa_rdy,
    \mask[42]_i_6_0 ,
    \FSM_sequential_state[2]_i_8_1 ,
    \rram_addr[15]_i_48_0 ,
    \FSM_sequential_state[2]_i_35 ,
    \bsl_loop[4]_i_85 ,
    \bsl_loop[4]_i_80 ,
    \rram_addr_reg[15]_i_28_0 ,
    \rram_addr_reg[15]_i_28_1 ,
    \prdata_sr_reg[152]_i_16_1 ,
    \prdata_sr_reg[152]_i_16_2 ,
    \prdata_sr_reg[152]_i_16_3 ,
    \prdata_sr_reg[152]_i_16_4 ,
    \rram_addr_reg[15]_i_28_2 ,
    \rram_addr_reg[15]_i_28_3 ,
    \FSM_sequential_state_reg[2]_i_16_0 ,
    \FSM_sequential_state_reg[2]_i_16_1 ,
    \FSM_sequential_state_reg[2]_i_16_2 ,
    \FSM_sequential_state_reg[2]_i_16_3 ,
    \prdata_sr[47]_i_5 ,
    \prdata_sr[32]_i_4 ,
    \prdata_sr[43]_i_2 ,
    \prdata_sr[12]_i_4 ,
    \prdata_sr[31]_i_4 ,
    \prdata_sr[29]_i_8 ,
    \prdata_sr[14]_i_3 ,
    \prdata_sr[17]_i_3 ,
    \prdata_sr[43]_i_2_0 ,
    \prdata_sr[43]_i_2_1 ,
    \bsl_loop_reg[0]_7 ,
    \bsl_loop_reg[0]_8 ,
    \bsl_loop_reg[0]_9 ,
    \bsl_loop_reg[0]_10 ,
    \bsl_loop_reg[0]_11 ,
    \pw_loop_reg[0]_2 ,
    \pw_loop_reg[0]_3 ,
    \pw_loop_reg[0]_4 ,
    \attempts_counter_reg[0]_0 ,
    \attempts_counter_reg[0]_1 ,
    \prdata_sr_reg[152] ,
    \prdata_sr_reg[152]_0 ,
    \wl_loop[0]_i_6_0 ,
    \bsl_loop[4]_i_81_0 ,
    \wl_loop[2]_i_3 ,
    \wl_loop_reg[0]_2 ,
    \wl_loop[0]_i_4 ,
    \prdata_sr[152]_i_3_0 ,
    \bsl_loop_reg[3]_4 ,
    \bsl_loop_reg[3]_5 ,
    \bsl_loop_reg[3]_6 ,
    \bsl_loop[0]_i_4_0 ,
    \wl_loop[7]_i_22 ,
    \wl_loop[6]_i_8 ,
    \wl_loop[5]_i_8 ,
    \wl_loop[3]_i_12 ,
    \wl_loop[1]_i_8 ,
    pw_rst_step,
    \pw_loop_reg[6]_i_14_0 ,
    \pw_loop_reg[6]_i_14_1 ,
    \pw_loop[6]_i_4 ,
    \pw_loop[6]_i_5 ,
    \pw_loop[4]_i_5 ,
    \pw_loop[3]_i_5 ,
    \pw_loop[2]_i_5 ,
    \pw_loop[0]_i_5 ,
    wl_dac_rst_lvl_step,
    \wl_loop_reg[7]_i_36_0 ,
    \wl_loop_reg[7]_i_36_1 ,
    \prdata_sr[152]_i_23_0 ,
    \prdata_sr[152]_i_26_0 ,
    \wl_loop[4]_i_6 ,
    \wl_loop[0]_i_4_0 ,
    \wl_loop[0]_i_4_1 ,
    \wl_loop[0]_i_16 ,
    \pw_loop[7]_i_24 ,
    \pw_loop[6]_i_10_0 ,
    \pw_loop[6]_i_10_1 ,
    \bsl_loop[2]_i_9 ,
    \bsl_loop[2]_i_9_0 ,
    \bsl_loop[2]_i_9_1 ,
    \bsl_loop[4]_i_26 ,
    \bsl_loop[4]_i_80_0 ,
    \pw_loop[7]_i_76 ,
    \pw_loop[7]_i_76_0 ,
    \bsl_loop[4]_i_79 ,
    \wl_loop[7]_i_82 ,
    \prdata_sr[83]_i_2 ,
    \prdata_sr[83]_i_2_0 ,
    adc_upper_read_ref_lvl,
    \prdata_sr[82]_i_2 ,
    adc_upper_write_ref_lvl,
    adc_lower_write_ref_lvl,
    \prdata_sr[78]_i_2 ,
    \mask_reg[42]_0 ,
    \mask_reg[39]_0 ,
    \mask_reg[38]_0 ,
    \mask_reg[37]_0 ,
    \mask_reg[36]_0 ,
    \mask_reg[34]_0 ,
    \mask_reg[19]_0 ,
    \mask_reg[9]_0 ,
    \mask_reg[6]_1 ,
    \mask_reg[3]_1 ,
    \mask_reg[2]_0 ,
    \mask_reg[0]_0 ,
    \mask_reg[1]_0 ,
    \mask_reg[4]_0 ,
    \mask_reg[5]_1 ,
    \mask_reg[7]_0 ,
    \mask_reg[8]_0 ,
    \mask_reg[10]_0 ,
    \mask_reg[11]_0 ,
    \mask_reg[12]_0 ,
    \mask_reg[13]_0 ,
    \mask_reg[14]_0 ,
    \mask_reg[15]_0 ,
    \mask_reg[16]_0 ,
    \mask_reg[17]_0 ,
    \mask_reg[18]_1 ,
    \mask_reg[20]_0 ,
    \mask_reg[21]_0 ,
    \mask_reg[22]_0 ,
    \mask_reg[23]_0 ,
    \mask_reg[24]_0 ,
    \mask_reg[25]_0 ,
    \mask_reg[26]_0 ,
    \mask_reg[27]_0 ,
    \mask_reg[28]_0 ,
    \mask_reg[29]_0 ,
    \mask_reg[30]_0 ,
    \mask_reg[31]_0 ,
    \mask_reg[32]_0 ,
    \mask_reg[33]_0 ,
    \mask_reg[35]_0 ,
    \mask_reg[40]_0 ,
    \mask_reg[41]_0 ,
    \mask_reg[43]_0 ,
    \mask_reg[44]_0 ,
    \mask_reg[45]_0 ,
    \mask_reg[46]_0 ,
    \mask_reg[32]_1 ,
    \mask[36]_i_2_0 ,
    \mask_reg[33]_1 ,
    \mask[37]_i_2_0 ,
    \mask[38]_i_2_0 ,
    \mask[43]_i_6_0 ,
    \mask[43]_i_6_1 ,
    \mask_reg[47]_1 ,
    \prdata_sr[6]_i_9_0 ,
    \prdata_sr[6]_i_9_1 ,
    \FSM_sequential_state_reg[2]_rep__0_4 ,
    \FSM_sequential_state_reg[3]_20 ,
    \FSM_sequential_state[1]_i_2_0 ,
    \failure_counter_reg[0]_1 ,
    \prdata_sr[7]_i_26_0 ,
    \prdata_sr[9]_i_2 ,
    \FSM_sequential_state_reg[3]_21 ,
    \FSM_sequential_state_reg[4]_12 ,
    \rangei_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_rep__0_5 ,
    \read_data_bits_reg[3][47]_0 ,
    \rangei_reg[0]_i_7 ,
    \success_counter[0]_i_4_0 ,
    \bsl_loop[3]_i_43 ,
    \bsl_loop[3]_i_18_0 ,
    \rram_addr_reg[15]_i_28_4 ,
    \rram_addr_reg[15]_i_28_5 ,
    \rram_addr_reg[15]_i_13_0 ,
    \rram_addr_reg[15]_i_13_1 ,
    \FSM_sequential_state_reg[2]_i_10_0 ,
    \FSM_sequential_state_reg[2]_i_10_1 ,
    \FSM_sequential_state_reg[2]_i_16_4 ,
    \rram_addr_reg[0]_1 ,
    \rram_addr_reg[15]_i_8_0 ,
    \mask[41]_i_7 ,
    \mask[47]_i_16 ,
    \mask[47]_i_29_0 ,
    \mask[47]_i_29_1 ,
    \mask[0]_i_4_0 ,
    \FSM_sequential_state_reg[3]_i_12_0 ,
    \FSM_sequential_state_reg[2]_i_10_2 ,
    \FSM_sequential_state_reg[2]_i_10_3 ,
    \prdata_sr[151]_i_6_0 ,
    \prdata_sr[151]_i_6_1 ,
    \FSM_sequential_state_reg[4]_i_3_0 ,
    \FSM_sequential_state_reg[2]_i_11_0 ,
    \rram_addr_reg[15]_1 ,
    \rram_addr_reg[15]_i_7 ,
    \FSM_sequential_state_reg[3]_i_15 ,
    \failure_counter_reg[0]_i_3_0 ,
    \rram_addr_reg[15]_i_13_2 ,
    \rram_addr_reg[15]_i_13_3 ,
    \FSM_sequential_state[3]_i_6 ,
    \FSM_sequential_state[3]_i_6_0 ,
    \prdata_sr_reg[150]_i_11_0 ,
    \FSM_sequential_state_reg[4]_i_15_0 ,
    \prdata_sr_reg[151]_i_11_0 ,
    \FSM_sequential_state_reg[3]_i_7_0 ,
    \FSM_sequential_state_reg[1]_i_9_0 ,
    \bsl_loop[4]_i_5_0 ,
    \pw_loop_reg[6]_i_14_2 ,
    \pw_loop_reg[6]_i_14_3 ,
    \pw_loop_reg[6]_i_14_4 ,
    \pw_loop_reg[6]_i_14_5 ,
    \pw_loop_reg[6]_i_14_6 ,
    \pw_loop_reg[6]_i_14_7 ,
    \bsl_loop_reg[4]_i_21_0 ,
    \bsl_loop_reg[4]_i_21_1 ,
    \bsl_loop_reg[4]_i_21_2 ,
    \bsl_loop_reg[4]_i_21_3 ,
    \bsl_loop_reg[4]_i_21_4 ,
    \bsl_loop_reg[4]_i_21_5 ,
    \bsl_loop_reg[4]_i_21_6 ,
    \bsl_loop_reg[4]_i_21_7 ,
    \wl_loop_reg[7]_i_36_2 ,
    \wl_loop_reg[7]_i_36_3 ,
    \wl_loop_reg[7]_i_36_4 ,
    \wl_loop_reg[7]_i_36_5 ,
    \wl_loop_reg[7]_i_36_6 ,
    \wl_loop_reg[7]_i_36_7 ,
    \wl_loop_reg[3]_i_18_0 ,
    \wl_loop_reg[3]_i_18_1 ,
    \wl_loop_reg[3]_i_18_2 ,
    \wl_loop_reg[3]_i_18_3 ,
    \wl_loop_reg[3]_i_18_4 ,
    \wl_loop_reg[3]_i_18_5 ,
    \wl_loop_reg[3]_i_18_6 ,
    \wl_loop_reg[3]_i_18_7 ,
    D,
    \wl_loop_reg[7]_4 ,
    \pw_loop_reg[7]_4 );
  output [38:0]\FSM_sequential_state_reg[4]_0 ;
  output [17:0]\failure_counter_reg[13]_0 ;
  output \FSM_sequential_state_reg[2]_rep_0 ;
  output set_rst_loop_reg_0;
  output \mask_reg[18]_0 ;
  output \FSM_sequential_state_reg[2]_rep_1 ;
  output \FSM_sequential_state_reg[2]_rep_2 ;
  output \FSM_sequential_state_reg[2]_rep_3 ;
  output \FSM_sequential_state_reg[2]_rep_4 ;
  output \FSM_sequential_state_reg[2]_rep_5 ;
  output \FSM_sequential_state_reg[2]_rep_6 ;
  output \FSM_sequential_state_reg[2]_rep_7 ;
  output \FSM_sequential_state_reg[2]_rep_8 ;
  output [7:0]Q;
  output [7:0]next_wl_loop0;
  output \FSM_sequential_state_reg[2]_rep_9 ;
  output \FSM_sequential_state_reg[2]_rep_10 ;
  output \bsl_loop_reg[0]_0 ;
  output [4:0]\bsl_loop_reg[4]_0 ;
  output \FSM_sequential_state_reg[4]_1 ;
  output [3:0]\FSM_sequential_state_reg[4]_2 ;
  output \rangei_reg[3]_rep_0 ;
  output \FSM_sequential_state_reg[3]_0 ;
  output \FSM_sequential_state_reg[3]_1 ;
  output \FSM_sequential_state_reg[2]_rep__0_0 ;
  output sa_rdy_0;
  output [0:0]CO;
  output [26:0]\mask_reg[47]_0 ;
  output \rangei_reg[1]_rep__0_0 ;
  output \rangei_reg[0]_rep__0_0 ;
  output \FSM_sequential_state_reg[3]_2 ;
  output \FSM_sequential_state_reg[4]_3 ;
  output \rangei_reg[0]_rep_0 ;
  output \rangei_reg[1]_rep_0 ;
  output \rangei_reg[2]_rep__2_0 ;
  output [15:0]\rram_addr_reg[15]_0 ;
  output \rangei_reg[2]_rep__3_0 ;
  output \FSM_sequential_state_reg[1]_0 ;
  output \FSM_sequential_state_reg[4]_4 ;
  output \FSM_sequential_state_reg[4]_5 ;
  output is_first_try_reg_0;
  output [0:0]\attempts_counter_reg[7]_0 ;
  output is_first_try_reg_1;
  output set_rst_loop;
  output \counter_reg[3]_0 ;
  output \FSM_sequential_state_reg[4]_6 ;
  output [7:0]\pw_loop_reg[7]_0 ;
  output \rangei_reg[0]_rep_1 ;
  output \bsl_loop_reg[2]_0 ;
  output \bsl_loop_reg[2]_1 ;
  output \wl_loop_reg[4]_0 ;
  output \wl_loop_reg[3]_0 ;
  output \read_data_bits_reg[1][0]_0 ;
  output [47:0]\read_data_bits[3]_23 ;
  output \read_data_bits_reg[1][1]_0 ;
  output \read_data_bits_reg[1][2]_0 ;
  output \read_data_bits_reg[1][3]_0 ;
  output \success_counter_reg[4]_0 ;
  output \read_data_bits_reg[1][5]_0 ;
  output \read_data_bits_reg[1][6]_0 ;
  output \read_data_bits_reg[1][7]_0 ;
  output \read_data_bits_reg[1][8]_0 ;
  output \read_data_bits_reg[1][9]_0 ;
  output \read_data_bits_reg[1][10]_0 ;
  output \read_data_bits_reg[1][11]_0 ;
  output \read_data_bits_reg[1][12]_0 ;
  output \read_data_bits_reg[1][13]_0 ;
  output \success_counter_reg[14]_0 ;
  output \FSM_sequential_state_reg[4]_7 ;
  output \read_data_bits_reg[1][14]_0 ;
  output \read_data_bits_reg[1][15]_0 ;
  output \read_data_bits_reg[1][16]_0 ;
  output \failure_counter_reg[1]_0 ;
  output \read_data_bits_reg[1][17]_0 ;
  output \read_data_bits_reg[1][18]_0 ;
  output \read_data_bits_reg[1][19]_0 ;
  output \read_data_bits_reg[1][20]_0 ;
  output \read_data_bits_reg[1][21]_0 ;
  output \read_data_bits_reg[1][22]_0 ;
  output \read_data_bits_reg[1][23]_0 ;
  output \read_data_bits_reg[1][24]_0 ;
  output \read_data_bits_reg[1][25]_0 ;
  output \read_data_bits_reg[1][26]_0 ;
  output \read_data_bits_reg[1][27]_0 ;
  output \read_data_bits_reg[1][28]_0 ;
  output \read_data_bits_reg[1][29]_0 ;
  output \read_data_bits_reg[1][30]_0 ;
  output \read_data_bits_reg[1][31]_0 ;
  output \read_data_bits_reg[2][32]_0 ;
  output \read_data_bits_reg[2][33]_0 ;
  output \read_data_bits_reg[2][34]_0 ;
  output \read_data_bits_reg[3][35]_0 ;
  output \read_data_bits_reg[3][36]_0 ;
  output \read_data_bits_reg[2][37]_0 ;
  output \read_data_bits_reg[3][38]_0 ;
  output \read_data_bits_reg[3][39]_0 ;
  output \read_data_bits_reg[3][40]_0 ;
  output \read_data_bits_reg[2][41]_0 ;
  output \read_data_bits_reg[3][42]_0 ;
  output \paddr_reg[0]_rep__4 ;
  output \FSM_sequential_state_reg[3]_3 ;
  output \read_data_bits_reg[2][44]_0 ;
  output \read_data_bits_reg[2][45]_0 ;
  output \read_data_bits_reg[3][46]_0 ;
  output \read_data_bits_reg[2][47]_0 ;
  output \success_counter_reg[10]_0 ;
  output \success_counter_reg[11]_0 ;
  output \success_counter_reg[13]_0 ;
  output \success_counter_reg[15]_0 ;
  output \failure_counter_reg[0]_0 ;
  output \failure_counter_reg[2]_0 ;
  output \failure_counter_reg[9]_0 ;
  output \failure_counter_reg[10]_0 ;
  output \mask_reg[3]_0 ;
  output \mask_reg[5]_0 ;
  output \mask_reg[6]_0 ;
  output \FSM_sequential_state_reg[3]_4 ;
  output \FSM_sequential_state_reg[0]_0 ;
  output [3:0]\rangei_reg[3]_0 ;
  output \wl_loop_reg[3]_1 ;
  output \bsl_loop_reg[0]_1 ;
  output set_rst_loop_reg_1;
  output set_rst_loop_reg_2;
  output \FSM_sequential_state_reg[3]_5 ;
  output \FSM_sequential_state_reg[2]_rep__0_1 ;
  output \wl_loop_reg[2]_0 ;
  output \wl_loop_reg[5]_0 ;
  output \wl_loop[0]_i_17_0 ;
  output \bsl_loop_reg[3]_0 ;
  output \bsl_loop_reg[4]_1 ;
  output \bsl_loop_reg[3]_1 ;
  output \bsl_loop_reg[3]_2 ;
  output \pw_loop_reg[1]_0 ;
  output \wl_loop_reg[7]_0 ;
  output \wl_loop_reg[4]_1 ;
  output \wl_loop_reg[6]_0 ;
  output \wl_loop_reg[5]_1 ;
  output \wl_loop_reg[3]_2 ;
  output \wl_loop_reg[2]_1 ;
  output \wl_loop_reg[1]_0 ;
  output \rangei_reg[3]_rep__0_0 ;
  output \pw_loop_reg[6]_0 ;
  output \pw_loop_reg[5]_0 ;
  output \pw_loop_reg[1]_1 ;
  output \pw_loop_reg[2]_0 ;
  output \pw_loop_reg[6]_1 ;
  output [7:0]next_pw_loop0;
  output \pw_loop_reg[4]_0 ;
  output \pw_loop_reg[3]_0 ;
  output \pw_loop_reg[2]_1 ;
  output \pw_loop_reg[0]_0 ;
  output \wl_loop_reg[7]_1 ;
  output \wl_loop_reg[5]_2 ;
  output \wl_loop_reg[3]_3 ;
  output \wl_loop_reg[1]_1 ;
  output \wl_loop_reg[4]_2 ;
  output \wl_loop_reg[4]_3 ;
  output \wl_loop_reg[2]_2 ;
  output \wl_loop_reg[0]_0 ;
  output \wl_loop_reg[3]_4 ;
  output \wl_loop_reg[7]_2 ;
  output \wl_loop_reg[1]_2 ;
  output \wl_loop_reg[5]_3 ;
  output \pw_loop_reg[2]_2 ;
  output \wl_loop_reg[6]_1 ;
  output \wl_loop_reg[0]_1 ;
  output \pw_loop_reg[4]_1 ;
  output \pw_loop_reg[7]_1 ;
  output \pw_loop_reg[7]_2 ;
  output \wl_loop_reg[2]_3 ;
  output \pw_loop_reg[5]_1 ;
  output \wl_loop_reg[7]_3 ;
  output \pw_loop_reg[0]_1 ;
  output \pw_loop_reg[1]_2 ;
  output \wl_loop_reg[5]_4 ;
  output \bsl_loop_reg[4]_2 ;
  output \bsl_loop_reg[0]_2 ;
  output \bsl_loop_reg[4]_3 ;
  output \bsl_loop_reg[2]_2 ;
  output \bsl_loop_reg[3]_3 ;
  output \bsl_loop_reg[1]_0 ;
  output \bsl_loop_reg[0]_3 ;
  output \bsl_loop_reg[1]_1 ;
  output \bsl_loop_reg[0]_4 ;
  output \bsl_loop_reg[0]_5 ;
  output \bsl_loop_reg[0]_6 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output \FSM_sequential_state_reg[4]_8 ;
  output \FSM_sequential_state_reg[2]_rep__0_2 ;
  output \rram_addr_reg[0]_0 ;
  output \rangei_reg[1]_rep_1 ;
  output \FSM_sequential_state_reg[3]_6 ;
  output \FSM_sequential_state_reg[2]_0 ;
  output sa_do_40_sp_1;
  output \FSM_sequential_state_reg[2]_1 ;
  output \FSM_sequential_state_reg[3]_7 ;
  output \FSM_sequential_state_reg[3]_8 ;
  output \FSM_sequential_state_reg[3]_9 ;
  output \FSM_sequential_state_reg[2]_rep__0_3 ;
  output \FSM_sequential_state_reg[2]_2 ;
  output \FSM_sequential_state_reg[3]_10 ;
  output \FSM_sequential_state_reg[0]_2 ;
  output \FSM_sequential_state_reg[1]_1 ;
  output \FSM_sequential_state_reg[3]_11 ;
  output [47:0]di;
  output sa_rdy_1;
  output \FSM_sequential_state_reg[4]_9 ;
  output \rangei_reg[3]_rep_1 ;
  output [0:0]S;
  output [0:0]DI;
  output \rangei_reg[2]_rep__0_0 ;
  output \rangei_reg[2]_rep__3_1 ;
  output \rram_addr_reg[1]_0 ;
  output \FSM_sequential_state_reg[4]_10 ;
  output rram_busy;
  output \FSM_sequential_state_reg[1]_2 ;
  output \FSM_sequential_state_reg[3]_12 ;
  output \FSM_sequential_state_reg[3]_13 ;
  output \FSM_sequential_state_reg[3]_14 ;
  output \FSM_sequential_state_reg[3]_15 ;
  output \FSM_sequential_state_reg[3]_16 ;
  output \FSM_sequential_state_reg[3]_17 ;
  output \FSM_sequential_state_reg[2]_rep_11 ;
  output \pw_loop_reg[5]_2 ;
  output \pw_loop_reg[7]_3 ;
  output \pw_loop_reg[3]_1 ;
  output \pw_loop_reg[1]_3 ;
  output \wl_loop_reg[6]_2 ;
  output \wl_loop_reg[6]_3 ;
  output \pw_loop_reg[6]_2 ;
  output \FSM_sequential_state_reg[3]_18 ;
  output \FSM_sequential_state_reg[3]_19 ;
  output [15:0]in97;
  output \read_data_bits_reg[0][40]_0 ;
  output \read_data_bits_reg[0][36]_0 ;
  output \read_data_bits_reg[0][41]_0 ;
  output \read_data_bits_reg[0][42]_0 ;
  output \read_data_bits_reg[0][47]_0 ;
  output \read_data_bits_reg[0][39]_0 ;
  output \read_data_bits_reg[0][45]_0 ;
  output \read_data_bits_reg[0][8]_0 ;
  output \read_data_bits_reg[0][9]_0 ;
  output \read_data_bits_reg[0][12]_0 ;
  output \read_data_bits_reg[0][10]_0 ;
  output \read_data_bits_reg[0][11]_0 ;
  output \read_data_bits_reg[0][7]_0 ;
  output \read_data_bits_reg[0][13]_0 ;
  output \read_data_bits_reg[0][14]_0 ;
  output \read_data_bits_reg[0][15]_0 ;
  output \read_data_bits_reg[0][16]_0 ;
  output \read_data_bits_reg[0][37]_0 ;
  output \read_data_bits_reg[0][38]_0 ;
  output \read_data_bits_reg[0][25]_0 ;
  output \read_data_bits_reg[0][26]_0 ;
  output \read_data_bits_reg[0][33]_0 ;
  output \read_data_bits_reg[0][44]_0 ;
  output \read_data_bits_reg[0][34]_0 ;
  output \read_data_bits_reg[0][46]_0 ;
  output \read_data_bits_reg[0][27]_0 ;
  output \read_data_bits_reg[0][28]_0 ;
  output \read_data_bits_reg[0][19]_0 ;
  output \read_data_bits_reg[0][20]_0 ;
  output \read_data_bits_reg[0][3]_0 ;
  output \read_data_bits_reg[0][5]_0 ;
  output \read_data_bits_reg[0][4]_0 ;
  output \read_data_bits_reg[0][6]_0 ;
  output \read_data_bits_reg[0][17]_0 ;
  output \read_data_bits_reg[0][18]_0 ;
  output \read_data_bits_reg[0][43]_0 ;
  output \read_data_bits_reg[0][35]_0 ;
  output \read_data_bits_reg[0][1]_0 ;
  output \read_data_bits_reg[0][2]_0 ;
  output \read_data_bits_reg[0][31]_0 ;
  output \read_data_bits_reg[0][32]_0 ;
  output \read_data_bits_reg[0][22]_0 ;
  output \read_data_bits_reg[0][21]_0 ;
  output \read_data_bits_reg[0][29]_0 ;
  output \read_data_bits_reg[0][30]_0 ;
  output \read_data_bits_reg[0][23]_0 ;
  output \read_data_bits_reg[0][24]_0 ;
  output \read_data_bits_reg[0][0]_0 ;
  output [1:0]\addr_bits_reg[27] ;
  output \rangei_reg[2]_rep_0 ;
  output \rangei_reg[0]_rep_2 ;
  output \rangei_reg[1]_rep_2 ;
  output \rangei_reg[1]_rep_3 ;
  output [1:0]\addr_bits_reg[27]_0 ;
  output [0:0]\addr_bits_reg[23] ;
  output [0:0]\addr_bits_reg[23]_0 ;
  output \rangei_reg[1]_rep__2_0 ;
  output \rangei_reg[1]_rep__3_0 ;
  output \rangei_reg[1]_rep__4_0 ;
  output \rangei_reg[1]_rep__5_0 ;
  output \rangei_reg[1]_rep__6_0 ;
  output \rangei_reg[2]_rep__1_0 ;
  output \rangei_reg[0]_rep__2_0 ;
  output \rangei_reg[0]_rep__3_0 ;
  output \rangei_reg[0]_rep__4_0 ;
  output \rangei_reg[0]_rep__5_0 ;
  output \rangei_reg[0]_rep__6_0 ;
  input mclk;
  input \FSM_sequential_state_reg[4]_11 ;
  input [7:0]pw_set_start;
  input [7:0]pw_rst_start;
  input \prdata_sr_reg[152]_i_16_0 ;
  input \wl_loop[4]_i_42_0 ;
  input \wl_loop[4]_i_45_0 ;
  input [1:0]wl_dac_set_lvl_start;
  input [1:0]wl_dac_rst_lvl_start;
  input \bsl_loop[4]_i_170 ;
  input [0:0]sl_dac_rst_lvl_start;
  input [0:0]bl_dac_set_lvl_start;
  input [132:0]\FSM_sequential_state_reg[4]_i_29_0 ;
  input fsm_go;
  input \prdata_sr[8]_i_12_0 ;
  input [3:0]\FSM_sequential_state[2]_i_8_0 ;
  input [47:0]sa_do;
  input sa_rdy;
  input \mask[42]_i_6_0 ;
  input [0:0]\FSM_sequential_state[2]_i_8_1 ;
  input \rram_addr[15]_i_48_0 ;
  input \FSM_sequential_state[2]_i_35 ;
  input \bsl_loop[4]_i_85 ;
  input [0:0]\bsl_loop[4]_i_80 ;
  input \rram_addr_reg[15]_i_28_0 ;
  input \rram_addr_reg[15]_i_28_1 ;
  input \prdata_sr_reg[152]_i_16_1 ;
  input \prdata_sr_reg[152]_i_16_2 ;
  input \prdata_sr_reg[152]_i_16_3 ;
  input \prdata_sr_reg[152]_i_16_4 ;
  input \rram_addr_reg[15]_i_28_2 ;
  input \rram_addr_reg[15]_i_28_3 ;
  input \FSM_sequential_state_reg[2]_i_16_0 ;
  input \FSM_sequential_state_reg[2]_i_16_1 ;
  input \FSM_sequential_state_reg[2]_i_16_2 ;
  input \FSM_sequential_state_reg[2]_i_16_3 ;
  input \prdata_sr[47]_i_5 ;
  input \prdata_sr[32]_i_4 ;
  input \prdata_sr[43]_i_2 ;
  input \prdata_sr[12]_i_4 ;
  input \prdata_sr[31]_i_4 ;
  input [1:0]\prdata_sr[29]_i_8 ;
  input \prdata_sr[14]_i_3 ;
  input \prdata_sr[17]_i_3 ;
  input \prdata_sr[43]_i_2_0 ;
  input \prdata_sr[43]_i_2_1 ;
  input \bsl_loop_reg[0]_7 ;
  input \bsl_loop_reg[0]_8 ;
  input \bsl_loop_reg[0]_9 ;
  input \bsl_loop_reg[0]_10 ;
  input \bsl_loop_reg[0]_11 ;
  input \pw_loop_reg[0]_2 ;
  input \pw_loop_reg[0]_3 ;
  input \pw_loop_reg[0]_4 ;
  input \attempts_counter_reg[0]_0 ;
  input \attempts_counter_reg[0]_1 ;
  input \prdata_sr_reg[152] ;
  input \prdata_sr_reg[152]_0 ;
  input \wl_loop[0]_i_6_0 ;
  input \bsl_loop[4]_i_81_0 ;
  input \wl_loop[2]_i_3 ;
  input \wl_loop_reg[0]_2 ;
  input \wl_loop[0]_i_4 ;
  input \prdata_sr[152]_i_3_0 ;
  input \bsl_loop_reg[3]_4 ;
  input \bsl_loop_reg[3]_5 ;
  input \bsl_loop_reg[3]_6 ;
  input \bsl_loop[0]_i_4_0 ;
  input \wl_loop[7]_i_22 ;
  input \wl_loop[6]_i_8 ;
  input \wl_loop[5]_i_8 ;
  input \wl_loop[3]_i_12 ;
  input \wl_loop[1]_i_8 ;
  input [7:0]pw_rst_step;
  input \pw_loop_reg[6]_i_14_0 ;
  input \pw_loop_reg[6]_i_14_1 ;
  input [0:0]\pw_loop[6]_i_4 ;
  input \pw_loop[6]_i_5 ;
  input \pw_loop[4]_i_5 ;
  input \pw_loop[3]_i_5 ;
  input \pw_loop[2]_i_5 ;
  input \pw_loop[0]_i_5 ;
  input [7:0]wl_dac_rst_lvl_step;
  input \wl_loop_reg[7]_i_36_0 ;
  input \wl_loop_reg[7]_i_36_1 ;
  input \prdata_sr[152]_i_23_0 ;
  input \prdata_sr[152]_i_26_0 ;
  input \wl_loop[4]_i_6 ;
  input [0:0]\wl_loop[0]_i_4_0 ;
  input \wl_loop[0]_i_4_1 ;
  input \wl_loop[0]_i_16 ;
  input \pw_loop[7]_i_24 ;
  input [0:0]\pw_loop[6]_i_10_0 ;
  input \pw_loop[6]_i_10_1 ;
  input \bsl_loop[2]_i_9 ;
  input \bsl_loop[2]_i_9_0 ;
  input \bsl_loop[2]_i_9_1 ;
  input \bsl_loop[4]_i_26 ;
  input \bsl_loop[4]_i_80_0 ;
  input \pw_loop[7]_i_76 ;
  input \pw_loop[7]_i_76_0 ;
  input \bsl_loop[4]_i_79 ;
  input \wl_loop[7]_i_82 ;
  input \prdata_sr[83]_i_2 ;
  input \prdata_sr[83]_i_2_0 ;
  input [5:0]adc_upper_read_ref_lvl;
  input \prdata_sr[82]_i_2 ;
  input [2:0]adc_upper_write_ref_lvl;
  input [2:0]adc_lower_write_ref_lvl;
  input \prdata_sr[78]_i_2 ;
  input \mask_reg[42]_0 ;
  input \mask_reg[39]_0 ;
  input \mask_reg[38]_0 ;
  input \mask_reg[37]_0 ;
  input \mask_reg[36]_0 ;
  input \mask_reg[34]_0 ;
  input \mask_reg[19]_0 ;
  input \mask_reg[9]_0 ;
  input \mask_reg[6]_1 ;
  input \mask_reg[3]_1 ;
  input \mask_reg[2]_0 ;
  input \mask_reg[0]_0 ;
  input \mask_reg[1]_0 ;
  input \mask_reg[4]_0 ;
  input \mask_reg[5]_1 ;
  input \mask_reg[7]_0 ;
  input \mask_reg[8]_0 ;
  input \mask_reg[10]_0 ;
  input \mask_reg[11]_0 ;
  input \mask_reg[12]_0 ;
  input \mask_reg[13]_0 ;
  input \mask_reg[14]_0 ;
  input \mask_reg[15]_0 ;
  input \mask_reg[16]_0 ;
  input \mask_reg[17]_0 ;
  input \mask_reg[18]_1 ;
  input \mask_reg[20]_0 ;
  input \mask_reg[21]_0 ;
  input \mask_reg[22]_0 ;
  input \mask_reg[23]_0 ;
  input \mask_reg[24]_0 ;
  input \mask_reg[25]_0 ;
  input \mask_reg[26]_0 ;
  input \mask_reg[27]_0 ;
  input \mask_reg[28]_0 ;
  input \mask_reg[29]_0 ;
  input \mask_reg[30]_0 ;
  input \mask_reg[31]_0 ;
  input \mask_reg[32]_0 ;
  input \mask_reg[33]_0 ;
  input \mask_reg[35]_0 ;
  input \mask_reg[40]_0 ;
  input \mask_reg[41]_0 ;
  input \mask_reg[43]_0 ;
  input \mask_reg[44]_0 ;
  input \mask_reg[45]_0 ;
  input \mask_reg[46]_0 ;
  input \mask_reg[32]_1 ;
  input \mask[36]_i_2_0 ;
  input \mask_reg[33]_1 ;
  input \mask[37]_i_2_0 ;
  input \mask[38]_i_2_0 ;
  input \mask[43]_i_6_0 ;
  input \mask[43]_i_6_1 ;
  input \mask_reg[47]_1 ;
  input \prdata_sr[6]_i_9_0 ;
  input \prdata_sr[6]_i_9_1 ;
  input \FSM_sequential_state_reg[2]_rep__0_4 ;
  input \FSM_sequential_state_reg[3]_20 ;
  input \FSM_sequential_state[1]_i_2_0 ;
  input \failure_counter_reg[0]_1 ;
  input \prdata_sr[7]_i_26_0 ;
  input \prdata_sr[9]_i_2 ;
  input \FSM_sequential_state_reg[3]_21 ;
  input \FSM_sequential_state_reg[4]_12 ;
  input [0:0]\rangei_reg[0]_0 ;
  input \FSM_sequential_state_reg[2]_rep__0_5 ;
  input \read_data_bits_reg[3][47]_0 ;
  input \rangei_reg[0]_i_7 ;
  input \success_counter[0]_i_4_0 ;
  input [0:0]\bsl_loop[3]_i_43 ;
  input [0:0]\bsl_loop[3]_i_18_0 ;
  input \rram_addr_reg[15]_i_28_4 ;
  input \rram_addr_reg[15]_i_28_5 ;
  input \rram_addr_reg[15]_i_13_0 ;
  input \rram_addr_reg[15]_i_13_1 ;
  input \FSM_sequential_state_reg[2]_i_10_0 ;
  input \FSM_sequential_state_reg[2]_i_10_1 ;
  input \FSM_sequential_state_reg[2]_i_16_4 ;
  input [0:0]\rram_addr_reg[0]_1 ;
  input [42:0]\rram_addr_reg[15]_i_8_0 ;
  input \mask[41]_i_7 ;
  input [47:0]\mask[47]_i_16 ;
  input [47:0]\mask[47]_i_29_0 ;
  input [47:0]\mask[47]_i_29_1 ;
  input \mask[0]_i_4_0 ;
  input [2:0]\FSM_sequential_state_reg[3]_i_12_0 ;
  input [0:0]\FSM_sequential_state_reg[2]_i_10_2 ;
  input [1:0]\FSM_sequential_state_reg[2]_i_10_3 ;
  input [0:0]\prdata_sr[151]_i_6_0 ;
  input [1:0]\prdata_sr[151]_i_6_1 ;
  input [2:0]\FSM_sequential_state_reg[4]_i_3_0 ;
  input [0:0]\FSM_sequential_state_reg[2]_i_11_0 ;
  input [0:0]\rram_addr_reg[15]_1 ;
  input [3:0]\rram_addr_reg[15]_i_7 ;
  input [3:0]\FSM_sequential_state_reg[3]_i_15 ;
  input [0:0]\failure_counter_reg[0]_i_3_0 ;
  input [0:0]\rram_addr_reg[15]_i_13_2 ;
  input [0:0]\rram_addr_reg[15]_i_13_3 ;
  input [0:0]\FSM_sequential_state[3]_i_6 ;
  input [1:0]\FSM_sequential_state[3]_i_6_0 ;
  input [2:0]\prdata_sr_reg[150]_i_11_0 ;
  input [2:0]\FSM_sequential_state_reg[4]_i_15_0 ;
  input [2:0]\prdata_sr_reg[151]_i_11_0 ;
  input [2:0]\FSM_sequential_state_reg[3]_i_7_0 ;
  input [2:0]\FSM_sequential_state_reg[1]_i_9_0 ;
  input [3:0]\bsl_loop[4]_i_5_0 ;
  input \pw_loop_reg[6]_i_14_2 ;
  input \pw_loop_reg[6]_i_14_3 ;
  input \pw_loop_reg[6]_i_14_4 ;
  input \pw_loop_reg[6]_i_14_5 ;
  input \pw_loop_reg[6]_i_14_6 ;
  input \pw_loop_reg[6]_i_14_7 ;
  input \bsl_loop_reg[4]_i_21_0 ;
  input \bsl_loop_reg[4]_i_21_1 ;
  input \bsl_loop_reg[4]_i_21_2 ;
  input \bsl_loop_reg[4]_i_21_3 ;
  input \bsl_loop_reg[4]_i_21_4 ;
  input \bsl_loop_reg[4]_i_21_5 ;
  input \bsl_loop_reg[4]_i_21_6 ;
  input \bsl_loop_reg[4]_i_21_7 ;
  input \wl_loop_reg[7]_i_36_2 ;
  input \wl_loop_reg[7]_i_36_3 ;
  input \wl_loop_reg[7]_i_36_4 ;
  input \wl_loop_reg[7]_i_36_5 ;
  input \wl_loop_reg[7]_i_36_6 ;
  input \wl_loop_reg[7]_i_36_7 ;
  input \wl_loop_reg[3]_i_18_0 ;
  input \wl_loop_reg[3]_i_18_1 ;
  input \wl_loop_reg[3]_i_18_2 ;
  input \wl_loop_reg[3]_i_18_3 ;
  input \wl_loop_reg[3]_i_18_4 ;
  input \wl_loop_reg[3]_i_18_5 ;
  input \wl_loop_reg[3]_i_18_6 ;
  input \wl_loop_reg[3]_i_18_7 ;
  input [4:0]D;
  input [7:0]\wl_loop_reg[7]_4 ;
  input [7:0]\pw_loop_reg[7]_4 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_state[0]_i_10_n_0 ;
  wire \FSM_sequential_state[0]_i_11_n_0 ;
  wire \FSM_sequential_state[0]_i_12_n_0 ;
  wire \FSM_sequential_state[0]_i_13_n_0 ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[0]_i_7_n_0 ;
  wire \FSM_sequential_state[0]_i_8_n_0 ;
  wire \FSM_sequential_state[0]_i_9_n_0 ;
  wire \FSM_sequential_state[1]_i_10_n_0 ;
  wire \FSM_sequential_state[1]_i_11_n_0 ;
  wire \FSM_sequential_state[1]_i_13_n_0 ;
  wire \FSM_sequential_state[1]_i_14_n_0 ;
  wire \FSM_sequential_state[1]_i_15_n_0 ;
  wire \FSM_sequential_state[1]_i_17_n_0 ;
  wire \FSM_sequential_state[1]_i_18_n_0 ;
  wire \FSM_sequential_state[1]_i_19_n_0 ;
  wire \FSM_sequential_state[1]_i_20_n_0 ;
  wire \FSM_sequential_state[1]_i_21_n_0 ;
  wire \FSM_sequential_state[1]_i_22_n_0 ;
  wire \FSM_sequential_state[1]_i_23_n_0 ;
  wire \FSM_sequential_state[1]_i_24_n_0 ;
  wire \FSM_sequential_state[1]_i_25_n_0 ;
  wire \FSM_sequential_state[1]_i_26_n_0 ;
  wire \FSM_sequential_state[1]_i_27_n_0 ;
  wire \FSM_sequential_state[1]_i_28_n_0 ;
  wire \FSM_sequential_state[1]_i_29_n_0 ;
  wire \FSM_sequential_state[1]_i_2_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_30_n_0 ;
  wire \FSM_sequential_state[1]_i_31_n_0 ;
  wire \FSM_sequential_state[1]_i_35_n_0 ;
  wire \FSM_sequential_state[1]_i_36_n_0 ;
  wire \FSM_sequential_state[1]_i_37_n_0 ;
  wire \FSM_sequential_state[1]_i_38_n_0 ;
  wire \FSM_sequential_state[1]_i_39_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_40_n_0 ;
  wire \FSM_sequential_state[1]_i_41_n_0 ;
  wire \FSM_sequential_state[1]_i_42_n_0 ;
  wire \FSM_sequential_state[1]_i_43_n_0 ;
  wire \FSM_sequential_state[1]_i_44_n_0 ;
  wire \FSM_sequential_state[1]_i_45_n_0 ;
  wire \FSM_sequential_state[1]_i_46_n_0 ;
  wire \FSM_sequential_state[1]_i_47_n_0 ;
  wire \FSM_sequential_state[1]_i_48_n_0 ;
  wire \FSM_sequential_state[1]_i_49_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_50_n_0 ;
  wire \FSM_sequential_state[1]_i_51_n_0 ;
  wire \FSM_sequential_state[1]_i_52_n_0 ;
  wire \FSM_sequential_state[1]_i_53_n_0 ;
  wire \FSM_sequential_state[1]_i_54_n_0 ;
  wire \FSM_sequential_state[1]_i_55_n_0 ;
  wire \FSM_sequential_state[1]_i_56_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_15_n_0 ;
  wire \FSM_sequential_state[2]_i_18_n_0 ;
  wire \FSM_sequential_state[2]_i_19_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_23_n_0 ;
  wire \FSM_sequential_state[2]_i_28_n_0 ;
  wire \FSM_sequential_state[2]_i_29_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_30_n_0 ;
  wire \FSM_sequential_state[2]_i_31_n_0 ;
  wire \FSM_sequential_state[2]_i_33_n_0 ;
  wire \FSM_sequential_state[2]_i_34_n_0 ;
  wire \FSM_sequential_state[2]_i_35 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_42_n_0 ;
  wire \FSM_sequential_state[2]_i_43_n_0 ;
  wire \FSM_sequential_state[2]_i_44_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire [3:0]\FSM_sequential_state[2]_i_8_0 ;
  wire [0:0]\FSM_sequential_state[2]_i_8_1 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_rep_i_1__0_n_0 ;
  wire \FSM_sequential_state[2]_rep_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_10_n_0 ;
  wire \FSM_sequential_state[3]_i_11_n_0 ;
  wire \FSM_sequential_state[3]_i_17_n_0 ;
  wire \FSM_sequential_state[3]_i_18_n_0 ;
  wire \FSM_sequential_state[3]_i_19_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_21_n_0 ;
  wire \FSM_sequential_state[3]_i_22_n_0 ;
  wire \FSM_sequential_state[3]_i_23_n_0 ;
  wire \FSM_sequential_state[3]_i_33_n_0 ;
  wire \FSM_sequential_state[3]_i_34_n_0 ;
  wire \FSM_sequential_state[3]_i_35_n_0 ;
  wire \FSM_sequential_state[3]_i_36_n_0 ;
  wire \FSM_sequential_state[3]_i_3_n_0 ;
  wire \FSM_sequential_state[3]_i_43_n_0 ;
  wire \FSM_sequential_state[3]_i_44_n_0 ;
  wire \FSM_sequential_state[3]_i_45_n_0 ;
  wire \FSM_sequential_state[3]_i_46_n_0 ;
  wire \FSM_sequential_state[3]_i_47_n_0 ;
  wire \FSM_sequential_state[3]_i_48_n_0 ;
  wire \FSM_sequential_state[3]_i_49_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_50_n_0 ;
  wire [0:0]\FSM_sequential_state[3]_i_6 ;
  wire [1:0]\FSM_sequential_state[3]_i_6_0 ;
  wire \FSM_sequential_state[3]_i_8_n_0 ;
  wire \FSM_sequential_state[3]_i_9_n_0 ;
  wire \FSM_sequential_state[4]_i_10_n_0 ;
  wire \FSM_sequential_state[4]_i_12_n_0 ;
  wire \FSM_sequential_state[4]_i_13_n_0 ;
  wire \FSM_sequential_state[4]_i_16_n_0 ;
  wire \FSM_sequential_state[4]_i_17_n_0 ;
  wire \FSM_sequential_state[4]_i_18_n_0 ;
  wire \FSM_sequential_state[4]_i_19_n_0 ;
  wire \FSM_sequential_state[4]_i_1_n_0 ;
  wire \FSM_sequential_state[4]_i_24_n_0 ;
  wire \FSM_sequential_state[4]_i_25_n_0 ;
  wire \FSM_sequential_state[4]_i_26_n_0 ;
  wire \FSM_sequential_state[4]_i_27_n_0 ;
  wire \FSM_sequential_state[4]_i_28_n_0 ;
  wire \FSM_sequential_state[4]_i_2_n_0 ;
  wire \FSM_sequential_state[4]_i_30_n_0 ;
  wire \FSM_sequential_state[4]_i_31_n_0 ;
  wire \FSM_sequential_state[4]_i_32_n_0 ;
  wire \FSM_sequential_state[4]_i_33_n_0 ;
  wire \FSM_sequential_state[4]_i_34_n_0 ;
  wire \FSM_sequential_state[4]_i_35_n_0 ;
  wire \FSM_sequential_state[4]_i_36_n_0 ;
  wire \FSM_sequential_state[4]_i_37_n_0 ;
  wire \FSM_sequential_state[4]_i_38_n_0 ;
  wire \FSM_sequential_state[4]_i_39_n_0 ;
  wire \FSM_sequential_state[4]_i_40_n_0 ;
  wire \FSM_sequential_state[4]_i_41_n_0 ;
  wire \FSM_sequential_state[4]_i_42_n_0 ;
  wire \FSM_sequential_state[4]_i_43_n_0 ;
  wire \FSM_sequential_state[4]_i_44_n_0 ;
  wire \FSM_sequential_state[4]_i_45_n_0 ;
  wire \FSM_sequential_state[4]_i_46_n_0 ;
  wire \FSM_sequential_state[4]_i_47_n_0 ;
  wire \FSM_sequential_state[4]_i_48_n_0 ;
  wire \FSM_sequential_state[4]_i_49_n_0 ;
  wire \FSM_sequential_state[4]_i_4_n_0 ;
  wire \FSM_sequential_state[4]_i_50_n_0 ;
  wire \FSM_sequential_state[4]_i_51_n_0 ;
  wire \FSM_sequential_state[4]_i_52_n_0 ;
  wire \FSM_sequential_state[4]_i_53_n_0 ;
  wire \FSM_sequential_state[4]_i_54_n_0 ;
  wire \FSM_sequential_state[4]_i_55_n_0 ;
  wire \FSM_sequential_state[4]_i_56_n_0 ;
  wire \FSM_sequential_state[4]_i_5_n_0 ;
  wire \FSM_sequential_state[4]_i_60_n_0 ;
  wire \FSM_sequential_state[4]_i_61_n_0 ;
  wire \FSM_sequential_state[4]_i_62_n_0 ;
  wire \FSM_sequential_state[4]_i_63_n_0 ;
  wire \FSM_sequential_state[4]_i_64_n_0 ;
  wire \FSM_sequential_state[4]_i_65_n_0 ;
  wire \FSM_sequential_state[4]_i_66_n_0 ;
  wire \FSM_sequential_state[4]_i_67_n_0 ;
  wire \FSM_sequential_state[4]_i_68_n_0 ;
  wire \FSM_sequential_state[4]_i_69_n_0 ;
  wire \FSM_sequential_state[4]_i_6_n_0 ;
  wire \FSM_sequential_state[4]_i_70_n_0 ;
  wire \FSM_sequential_state[4]_i_71_n_0 ;
  wire \FSM_sequential_state[4]_i_72_n_0 ;
  wire \FSM_sequential_state[4]_i_73_n_0 ;
  wire \FSM_sequential_state[4]_i_74_n_0 ;
  wire \FSM_sequential_state[4]_i_75_n_0 ;
  wire \FSM_sequential_state[4]_i_76_n_0 ;
  wire \FSM_sequential_state[4]_i_77_n_0 ;
  wire \FSM_sequential_state[4]_i_8_n_0 ;
  wire \FSM_sequential_state[4]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_i_16_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_16_n_1 ;
  wire \FSM_sequential_state_reg[1]_i_16_n_2 ;
  wire \FSM_sequential_state_reg[1]_i_16_n_3 ;
  wire \FSM_sequential_state_reg[1]_i_1_n_0 ;
  wire [2:0]\FSM_sequential_state_reg[1]_i_9_0 ;
  wire \FSM_sequential_state_reg[1]_i_9_n_1 ;
  wire \FSM_sequential_state_reg[1]_i_9_n_2 ;
  wire \FSM_sequential_state_reg[1]_i_9_n_3 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_i_10_0 ;
  wire \FSM_sequential_state_reg[2]_i_10_1 ;
  wire [0:0]\FSM_sequential_state_reg[2]_i_10_2 ;
  wire [1:0]\FSM_sequential_state_reg[2]_i_10_3 ;
  wire \FSM_sequential_state_reg[2]_i_10_n_1 ;
  wire \FSM_sequential_state_reg[2]_i_10_n_2 ;
  wire \FSM_sequential_state_reg[2]_i_10_n_3 ;
  wire [0:0]\FSM_sequential_state_reg[2]_i_11_0 ;
  wire \FSM_sequential_state_reg[2]_i_11_n_3 ;
  wire \FSM_sequential_state_reg[2]_i_16_0 ;
  wire \FSM_sequential_state_reg[2]_i_16_1 ;
  wire \FSM_sequential_state_reg[2]_i_16_2 ;
  wire \FSM_sequential_state_reg[2]_i_16_3 ;
  wire \FSM_sequential_state_reg[2]_i_16_4 ;
  wire \FSM_sequential_state_reg[2]_i_16_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_16_n_1 ;
  wire \FSM_sequential_state_reg[2]_i_16_n_2 ;
  wire \FSM_sequential_state_reg[2]_i_16_n_3 ;
  wire \FSM_sequential_state_reg[2]_i_22_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_22_n_1 ;
  wire \FSM_sequential_state_reg[2]_i_22_n_2 ;
  wire \FSM_sequential_state_reg[2]_i_22_n_3 ;
  wire \FSM_sequential_state_reg[2]_rep_0 ;
  wire \FSM_sequential_state_reg[2]_rep_1 ;
  wire \FSM_sequential_state_reg[2]_rep_10 ;
  wire \FSM_sequential_state_reg[2]_rep_11 ;
  wire \FSM_sequential_state_reg[2]_rep_2 ;
  wire \FSM_sequential_state_reg[2]_rep_3 ;
  wire \FSM_sequential_state_reg[2]_rep_4 ;
  wire \FSM_sequential_state_reg[2]_rep_5 ;
  wire \FSM_sequential_state_reg[2]_rep_6 ;
  wire \FSM_sequential_state_reg[2]_rep_7 ;
  wire \FSM_sequential_state_reg[2]_rep_8 ;
  wire \FSM_sequential_state_reg[2]_rep_9 ;
  wire \FSM_sequential_state_reg[2]_rep__0_0 ;
  wire \FSM_sequential_state_reg[2]_rep__0_1 ;
  wire \FSM_sequential_state_reg[2]_rep__0_2 ;
  wire \FSM_sequential_state_reg[2]_rep__0_3 ;
  wire \FSM_sequential_state_reg[2]_rep__0_4 ;
  wire \FSM_sequential_state_reg[2]_rep__0_5 ;
  wire \FSM_sequential_state_reg[2]_rep__0_n_0 ;
  wire \FSM_sequential_state_reg[3]_0 ;
  wire \FSM_sequential_state_reg[3]_1 ;
  wire \FSM_sequential_state_reg[3]_10 ;
  wire \FSM_sequential_state_reg[3]_11 ;
  wire \FSM_sequential_state_reg[3]_12 ;
  wire \FSM_sequential_state_reg[3]_13 ;
  wire \FSM_sequential_state_reg[3]_14 ;
  wire \FSM_sequential_state_reg[3]_15 ;
  wire \FSM_sequential_state_reg[3]_16 ;
  wire \FSM_sequential_state_reg[3]_17 ;
  wire \FSM_sequential_state_reg[3]_18 ;
  wire \FSM_sequential_state_reg[3]_19 ;
  wire \FSM_sequential_state_reg[3]_2 ;
  wire \FSM_sequential_state_reg[3]_20 ;
  wire \FSM_sequential_state_reg[3]_21 ;
  wire \FSM_sequential_state_reg[3]_3 ;
  wire \FSM_sequential_state_reg[3]_4 ;
  wire \FSM_sequential_state_reg[3]_5 ;
  wire \FSM_sequential_state_reg[3]_6 ;
  wire \FSM_sequential_state_reg[3]_7 ;
  wire \FSM_sequential_state_reg[3]_8 ;
  wire \FSM_sequential_state_reg[3]_9 ;
  wire [2:0]\FSM_sequential_state_reg[3]_i_12_0 ;
  wire \FSM_sequential_state_reg[3]_i_12_n_1 ;
  wire \FSM_sequential_state_reg[3]_i_12_n_2 ;
  wire \FSM_sequential_state_reg[3]_i_12_n_3 ;
  wire [3:0]\FSM_sequential_state_reg[3]_i_15 ;
  wire \FSM_sequential_state_reg[3]_i_16_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_16_n_1 ;
  wire \FSM_sequential_state_reg[3]_i_16_n_2 ;
  wire \FSM_sequential_state_reg[3]_i_16_n_3 ;
  wire \FSM_sequential_state_reg[3]_i_20_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_20_n_1 ;
  wire \FSM_sequential_state_reg[3]_i_20_n_2 ;
  wire \FSM_sequential_state_reg[3]_i_20_n_3 ;
  wire \FSM_sequential_state_reg[3]_i_24_n_1 ;
  wire \FSM_sequential_state_reg[3]_i_24_n_2 ;
  wire \FSM_sequential_state_reg[3]_i_24_n_3 ;
  wire [2:0]\FSM_sequential_state_reg[3]_i_7_0 ;
  wire \FSM_sequential_state_reg[3]_i_7_n_1 ;
  wire \FSM_sequential_state_reg[3]_i_7_n_2 ;
  wire \FSM_sequential_state_reg[3]_i_7_n_3 ;
  wire [38:0]\FSM_sequential_state_reg[4]_0 ;
  wire \FSM_sequential_state_reg[4]_1 ;
  wire \FSM_sequential_state_reg[4]_10 ;
  wire \FSM_sequential_state_reg[4]_11 ;
  wire \FSM_sequential_state_reg[4]_12 ;
  wire [3:0]\FSM_sequential_state_reg[4]_2 ;
  wire \FSM_sequential_state_reg[4]_3 ;
  wire \FSM_sequential_state_reg[4]_4 ;
  wire \FSM_sequential_state_reg[4]_5 ;
  wire \FSM_sequential_state_reg[4]_6 ;
  wire \FSM_sequential_state_reg[4]_7 ;
  wire \FSM_sequential_state_reg[4]_8 ;
  wire \FSM_sequential_state_reg[4]_9 ;
  wire [2:0]\FSM_sequential_state_reg[4]_i_15_0 ;
  wire \FSM_sequential_state_reg[4]_i_15_n_1 ;
  wire \FSM_sequential_state_reg[4]_i_15_n_2 ;
  wire \FSM_sequential_state_reg[4]_i_15_n_3 ;
  wire [132:0]\FSM_sequential_state_reg[4]_i_29_0 ;
  wire \FSM_sequential_state_reg[4]_i_29_n_0 ;
  wire \FSM_sequential_state_reg[4]_i_29_n_1 ;
  wire \FSM_sequential_state_reg[4]_i_29_n_2 ;
  wire \FSM_sequential_state_reg[4]_i_29_n_3 ;
  wire [2:0]\FSM_sequential_state_reg[4]_i_3_0 ;
  wire \FSM_sequential_state_reg[4]_i_3_n_1 ;
  wire \FSM_sequential_state_reg[4]_i_3_n_2 ;
  wire \FSM_sequential_state_reg[4]_i_3_n_3 ;
  wire \FSM_sequential_state_reg[4]_i_7_n_0 ;
  wire \FSM_sequential_state_reg[4]_i_7_n_1 ;
  wire \FSM_sequential_state_reg[4]_i_7_n_2 ;
  wire \FSM_sequential_state_reg[4]_i_7_n_3 ;
  wire [7:0]Q;
  wire [0:0]S;
  wire [2:0]adc_lower_write_ref_lvl;
  wire [5:0]adc_upper_read_ref_lvl;
  wire [2:0]adc_upper_write_ref_lvl;
  wire [0:0]\addr_bits_reg[23] ;
  wire [0:0]\addr_bits_reg[23]_0 ;
  wire [1:0]\addr_bits_reg[27] ;
  wire [1:0]\addr_bits_reg[27]_0 ;
  wire \attempts_counter[0]_i_1_n_0 ;
  wire \attempts_counter[1]_i_1_n_0 ;
  wire \attempts_counter[2]_i_1_n_0 ;
  wire \attempts_counter[3]_i_1_n_0 ;
  wire \attempts_counter[4]_i_1_n_0 ;
  wire \attempts_counter[5]_i_1_n_0 ;
  wire \attempts_counter[5]_i_2_n_0 ;
  wire \attempts_counter[6]_i_1_n_0 ;
  wire \attempts_counter[7]_i_1_n_0 ;
  wire \attempts_counter[7]_i_2_n_0 ;
  wire \attempts_counter[7]_i_3_n_0 ;
  wire \attempts_counter[7]_i_6_n_0 ;
  wire \attempts_counter[7]_i_7_n_0 ;
  wire attempts_counter_incr_en114_in;
  wire attempts_counter_incr_en120_in;
  wire \attempts_counter_reg[0]_0 ;
  wire \attempts_counter_reg[0]_1 ;
  wire [0:0]\attempts_counter_reg[7]_0 ;
  wire [0:0]bl_dac_set_lvl_start;
  wire \bsl_loop[0]_i_11_n_0 ;
  wire \bsl_loop[0]_i_12_n_0 ;
  wire \bsl_loop[0]_i_4_0 ;
  wire \bsl_loop[2]_i_9 ;
  wire \bsl_loop[2]_i_9_0 ;
  wire \bsl_loop[2]_i_9_1 ;
  wire [0:0]\bsl_loop[3]_i_18_0 ;
  wire \bsl_loop[3]_i_18_n_0 ;
  wire \bsl_loop[3]_i_19_n_0 ;
  wire \bsl_loop[3]_i_20_n_0 ;
  wire \bsl_loop[3]_i_21_n_0 ;
  wire \bsl_loop[3]_i_22_n_0 ;
  wire \bsl_loop[3]_i_23_n_0 ;
  wire \bsl_loop[3]_i_29_n_0 ;
  wire \bsl_loop[3]_i_30_n_0 ;
  wire \bsl_loop[3]_i_31_n_0 ;
  wire \bsl_loop[3]_i_32_n_0 ;
  wire \bsl_loop[3]_i_33_n_0 ;
  wire \bsl_loop[3]_i_34_n_0 ;
  wire \bsl_loop[3]_i_35_n_0 ;
  wire \bsl_loop[3]_i_36_n_0 ;
  wire \bsl_loop[3]_i_37_n_0 ;
  wire \bsl_loop[3]_i_38_n_0 ;
  wire \bsl_loop[3]_i_40_n_0 ;
  wire [0:0]\bsl_loop[3]_i_43 ;
  wire \bsl_loop[3]_i_57_n_0 ;
  wire \bsl_loop[3]_i_58_n_0 ;
  wire \bsl_loop[3]_i_59_n_0 ;
  wire \bsl_loop[3]_i_60_n_0 ;
  wire \bsl_loop[3]_i_61_n_0 ;
  wire \bsl_loop[4]_i_151_n_0 ;
  wire \bsl_loop[4]_i_152_n_0 ;
  wire \bsl_loop[4]_i_154_n_0 ;
  wire \bsl_loop[4]_i_170 ;
  wire \bsl_loop[4]_i_18_n_0 ;
  wire \bsl_loop[4]_i_1_n_0 ;
  wire \bsl_loop[4]_i_26 ;
  wire \bsl_loop[4]_i_3_n_0 ;
  wire \bsl_loop[4]_i_45_n_0 ;
  wire \bsl_loop[4]_i_46_n_0 ;
  wire \bsl_loop[4]_i_47_n_0 ;
  wire \bsl_loop[4]_i_48_n_0 ;
  wire [3:0]\bsl_loop[4]_i_5_0 ;
  wire \bsl_loop[4]_i_61_n_0 ;
  wire \bsl_loop[4]_i_62_n_0 ;
  wire \bsl_loop[4]_i_63_n_0 ;
  wire \bsl_loop[4]_i_64_n_0 ;
  wire \bsl_loop[4]_i_79 ;
  wire [0:0]\bsl_loop[4]_i_80 ;
  wire \bsl_loop[4]_i_80_0 ;
  wire \bsl_loop[4]_i_81_0 ;
  wire \bsl_loop[4]_i_85 ;
  wire \bsl_loop[4]_i_8_n_0 ;
  wire \bsl_loop_reg[0]_0 ;
  wire \bsl_loop_reg[0]_1 ;
  wire \bsl_loop_reg[0]_10 ;
  wire \bsl_loop_reg[0]_11 ;
  wire \bsl_loop_reg[0]_2 ;
  wire \bsl_loop_reg[0]_3 ;
  wire \bsl_loop_reg[0]_4 ;
  wire \bsl_loop_reg[0]_5 ;
  wire \bsl_loop_reg[0]_6 ;
  wire \bsl_loop_reg[0]_7 ;
  wire \bsl_loop_reg[0]_8 ;
  wire \bsl_loop_reg[0]_9 ;
  wire \bsl_loop_reg[1]_0 ;
  wire \bsl_loop_reg[1]_1 ;
  wire \bsl_loop_reg[2]_0 ;
  wire \bsl_loop_reg[2]_1 ;
  wire \bsl_loop_reg[2]_2 ;
  wire \bsl_loop_reg[3]_0 ;
  wire \bsl_loop_reg[3]_1 ;
  wire \bsl_loop_reg[3]_2 ;
  wire \bsl_loop_reg[3]_3 ;
  wire \bsl_loop_reg[3]_4 ;
  wire \bsl_loop_reg[3]_5 ;
  wire \bsl_loop_reg[3]_6 ;
  wire \bsl_loop_reg[3]_i_17_n_1 ;
  wire \bsl_loop_reg[3]_i_17_n_2 ;
  wire \bsl_loop_reg[3]_i_17_n_3 ;
  wire [4:0]\bsl_loop_reg[4]_0 ;
  wire \bsl_loop_reg[4]_1 ;
  wire \bsl_loop_reg[4]_2 ;
  wire \bsl_loop_reg[4]_3 ;
  wire \bsl_loop_reg[4]_i_17_n_1 ;
  wire \bsl_loop_reg[4]_i_17_n_2 ;
  wire \bsl_loop_reg[4]_i_17_n_3 ;
  wire \bsl_loop_reg[4]_i_21_0 ;
  wire \bsl_loop_reg[4]_i_21_1 ;
  wire \bsl_loop_reg[4]_i_21_2 ;
  wire \bsl_loop_reg[4]_i_21_3 ;
  wire \bsl_loop_reg[4]_i_21_4 ;
  wire \bsl_loop_reg[4]_i_21_5 ;
  wire \bsl_loop_reg[4]_i_21_6 ;
  wire \bsl_loop_reg[4]_i_21_7 ;
  wire \bsl_loop_reg[4]_i_21_n_0 ;
  wire \bsl_loop_reg[4]_i_21_n_1 ;
  wire \bsl_loop_reg[4]_i_21_n_2 ;
  wire \bsl_loop_reg[4]_i_21_n_3 ;
  wire [13:1]counter0;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[10]_i_1_n_0 ;
  wire \counter[11]_i_1_n_0 ;
  wire \counter[12]_i_1_n_0 ;
  wire \counter[13]_i_1_n_0 ;
  wire \counter[13]_i_2_n_0 ;
  wire \counter[1]_i_1_n_0 ;
  wire \counter[2]_i_1_n_0 ;
  wire \counter[3]_i_1_n_0 ;
  wire \counter[4]_i_1_n_0 ;
  wire \counter[5]_i_1_n_0 ;
  wire \counter[6]_i_1_n_0 ;
  wire \counter[7]_i_1_n_0 ;
  wire \counter[8]_i_1_n_0 ;
  wire \counter[9]_i_1_n_0 ;
  wire \counter_reg[12]_i_2_n_0 ;
  wire \counter_reg[12]_i_2_n_1 ;
  wire \counter_reg[12]_i_2_n_2 ;
  wire \counter_reg[12]_i_2_n_3 ;
  wire \counter_reg[3]_0 ;
  wire \counter_reg[4]_i_2_n_0 ;
  wire \counter_reg[4]_i_2_n_1 ;
  wire \counter_reg[4]_i_2_n_2 ;
  wire \counter_reg[4]_i_2_n_3 ;
  wire \counter_reg[8]_i_2_n_0 ;
  wire \counter_reg[8]_i_2_n_1 ;
  wire \counter_reg[8]_i_2_n_2 ;
  wire \counter_reg[8]_i_2_n_3 ;
  wire [47:0]di;
  wire \di[47]_INST_0_i_2_n_0 ;
  wire \di[47]_INST_0_i_3_n_0 ;
  wire [31:4]diag_bits;
  wire \failure_counter[0]_i_10_n_0 ;
  wire \failure_counter[0]_i_11_n_0 ;
  wire \failure_counter[0]_i_12_n_0 ;
  wire \failure_counter[0]_i_13_n_0 ;
  wire \failure_counter[0]_i_15_n_0 ;
  wire \failure_counter[0]_i_16_n_0 ;
  wire \failure_counter[0]_i_17_n_0 ;
  wire \failure_counter[0]_i_18_n_0 ;
  wire \failure_counter[0]_i_19_n_0 ;
  wire \failure_counter[0]_i_1_n_0 ;
  wire \failure_counter[0]_i_4_n_0 ;
  wire \failure_counter[0]_i_5_n_0 ;
  wire \failure_counter[0]_i_6_n_0 ;
  wire \failure_counter[0]_i_7_n_0 ;
  wire \failure_counter[0]_i_8_n_0 ;
  wire \failure_counter[12]_i_2_n_0 ;
  wire \failure_counter[12]_i_3_n_0 ;
  wire \failure_counter[12]_i_4_n_0 ;
  wire \failure_counter[12]_i_5_n_0 ;
  wire \failure_counter[4]_i_2_n_0 ;
  wire \failure_counter[4]_i_3_n_0 ;
  wire \failure_counter[4]_i_4_n_0 ;
  wire \failure_counter[4]_i_5_n_0 ;
  wire \failure_counter[8]_i_2_n_0 ;
  wire \failure_counter[8]_i_3_n_0 ;
  wire \failure_counter[8]_i_4_n_0 ;
  wire \failure_counter[8]_i_5_n_0 ;
  wire \failure_counter_reg[0]_0 ;
  wire \failure_counter_reg[0]_1 ;
  wire \failure_counter_reg[0]_i_2_n_0 ;
  wire \failure_counter_reg[0]_i_2_n_1 ;
  wire \failure_counter_reg[0]_i_2_n_2 ;
  wire \failure_counter_reg[0]_i_2_n_3 ;
  wire \failure_counter_reg[0]_i_2_n_4 ;
  wire \failure_counter_reg[0]_i_2_n_5 ;
  wire \failure_counter_reg[0]_i_2_n_6 ;
  wire \failure_counter_reg[0]_i_2_n_7 ;
  wire [0:0]\failure_counter_reg[0]_i_3_0 ;
  wire \failure_counter_reg[0]_i_9_n_0 ;
  wire \failure_counter_reg[0]_i_9_n_1 ;
  wire \failure_counter_reg[0]_i_9_n_2 ;
  wire \failure_counter_reg[0]_i_9_n_3 ;
  wire \failure_counter_reg[10]_0 ;
  wire \failure_counter_reg[12]_i_1_n_1 ;
  wire \failure_counter_reg[12]_i_1_n_2 ;
  wire \failure_counter_reg[12]_i_1_n_3 ;
  wire \failure_counter_reg[12]_i_1_n_4 ;
  wire \failure_counter_reg[12]_i_1_n_5 ;
  wire \failure_counter_reg[12]_i_1_n_6 ;
  wire \failure_counter_reg[12]_i_1_n_7 ;
  wire [17:0]\failure_counter_reg[13]_0 ;
  wire \failure_counter_reg[1]_0 ;
  wire \failure_counter_reg[2]_0 ;
  wire \failure_counter_reg[4]_i_1_n_0 ;
  wire \failure_counter_reg[4]_i_1_n_1 ;
  wire \failure_counter_reg[4]_i_1_n_2 ;
  wire \failure_counter_reg[4]_i_1_n_3 ;
  wire \failure_counter_reg[4]_i_1_n_4 ;
  wire \failure_counter_reg[4]_i_1_n_5 ;
  wire \failure_counter_reg[4]_i_1_n_6 ;
  wire \failure_counter_reg[4]_i_1_n_7 ;
  wire \failure_counter_reg[8]_i_1_n_0 ;
  wire \failure_counter_reg[8]_i_1_n_1 ;
  wire \failure_counter_reg[8]_i_1_n_2 ;
  wire \failure_counter_reg[8]_i_1_n_3 ;
  wire \failure_counter_reg[8]_i_1_n_4 ;
  wire \failure_counter_reg[8]_i_1_n_5 ;
  wire \failure_counter_reg[8]_i_1_n_6 ;
  wire \failure_counter_reg[8]_i_1_n_7 ;
  wire \failure_counter_reg[9]_0 ;
  wire [4:4]fsm_bits;
  wire fsm_go;
  wire halfclk;
  wire halfclk_i_1_n_0;
  wire [15:0]in97;
  wire is_first_try_i_2_n_0;
  wire is_first_try_i_3_n_0;
  wire is_first_try_reg_0;
  wire is_first_try_reg_1;
  wire \mask[0]_i_2_n_0 ;
  wire \mask[0]_i_4_0 ;
  wire \mask[0]_i_5_n_0 ;
  wire \mask[0]_i_6_n_0 ;
  wire \mask[10]_i_2_n_0 ;
  wire \mask[10]_i_5_n_0 ;
  wire \mask[10]_i_6_n_0 ;
  wire \mask[11]_i_2_n_0 ;
  wire \mask[11]_i_5_n_0 ;
  wire \mask[11]_i_6_n_0 ;
  wire \mask[12]_i_2_n_0 ;
  wire \mask[12]_i_5_n_0 ;
  wire \mask[12]_i_6_n_0 ;
  wire \mask[13]_i_2_n_0 ;
  wire \mask[13]_i_5_n_0 ;
  wire \mask[13]_i_6_n_0 ;
  wire \mask[14]_i_2_n_0 ;
  wire \mask[14]_i_5_n_0 ;
  wire \mask[14]_i_6_n_0 ;
  wire \mask[15]_i_2_n_0 ;
  wire \mask[15]_i_5_n_0 ;
  wire \mask[15]_i_6_n_0 ;
  wire \mask[16]_i_2_n_0 ;
  wire \mask[16]_i_5_n_0 ;
  wire \mask[16]_i_6_n_0 ;
  wire \mask[17]_i_2_n_0 ;
  wire \mask[17]_i_5_n_0 ;
  wire \mask[17]_i_6_n_0 ;
  wire \mask[18]_i_2_n_0 ;
  wire \mask[18]_i_5_n_0 ;
  wire \mask[18]_i_6_n_0 ;
  wire \mask[19]_i_2_n_0 ;
  wire \mask[19]_i_5_n_0 ;
  wire \mask[19]_i_6_n_0 ;
  wire \mask[1]_i_2_n_0 ;
  wire \mask[1]_i_5_n_0 ;
  wire \mask[1]_i_6_n_0 ;
  wire \mask[20]_i_2_n_0 ;
  wire \mask[20]_i_5_n_0 ;
  wire \mask[20]_i_6_n_0 ;
  wire \mask[21]_i_2_n_0 ;
  wire \mask[21]_i_5_n_0 ;
  wire \mask[21]_i_6_n_0 ;
  wire \mask[22]_i_2_n_0 ;
  wire \mask[22]_i_5_n_0 ;
  wire \mask[22]_i_6_n_0 ;
  wire \mask[23]_i_2_n_0 ;
  wire \mask[23]_i_5_n_0 ;
  wire \mask[23]_i_6_n_0 ;
  wire \mask[24]_i_2_n_0 ;
  wire \mask[24]_i_5_n_0 ;
  wire \mask[24]_i_6_n_0 ;
  wire \mask[25]_i_2_n_0 ;
  wire \mask[25]_i_5_n_0 ;
  wire \mask[25]_i_6_n_0 ;
  wire \mask[26]_i_2_n_0 ;
  wire \mask[26]_i_5_n_0 ;
  wire \mask[26]_i_6_n_0 ;
  wire \mask[27]_i_2_n_0 ;
  wire \mask[27]_i_5_n_0 ;
  wire \mask[27]_i_6_n_0 ;
  wire \mask[28]_i_2_n_0 ;
  wire \mask[28]_i_5_n_0 ;
  wire \mask[28]_i_6_n_0 ;
  wire \mask[29]_i_2_n_0 ;
  wire \mask[29]_i_5_n_0 ;
  wire \mask[29]_i_6_n_0 ;
  wire \mask[2]_i_2_n_0 ;
  wire \mask[2]_i_5_n_0 ;
  wire \mask[2]_i_6_n_0 ;
  wire \mask[30]_i_2_n_0 ;
  wire \mask[30]_i_5_n_0 ;
  wire \mask[30]_i_6_n_0 ;
  wire \mask[31]_i_2_n_0 ;
  wire \mask[31]_i_5_n_0 ;
  wire \mask[31]_i_6_n_0 ;
  wire \mask[32]_i_10_n_0 ;
  wire \mask[32]_i_11_n_0 ;
  wire \mask[32]_i_12_n_0 ;
  wire \mask[32]_i_14_n_0 ;
  wire \mask[32]_i_15_n_0 ;
  wire \mask[32]_i_2_n_0 ;
  wire \mask[32]_i_3_n_0 ;
  wire \mask[32]_i_4_n_0 ;
  wire \mask[32]_i_7_n_0 ;
  wire \mask[32]_i_8_n_0 ;
  wire \mask[32]_i_9_n_0 ;
  wire \mask[33]_i_10_n_0 ;
  wire \mask[33]_i_11_n_0 ;
  wire \mask[33]_i_12_n_0 ;
  wire \mask[33]_i_13_n_0 ;
  wire \mask[33]_i_14_n_0 ;
  wire \mask[33]_i_15_n_0 ;
  wire \mask[33]_i_16_n_0 ;
  wire \mask[33]_i_18_n_0 ;
  wire \mask[33]_i_19_n_0 ;
  wire \mask[33]_i_2_n_0 ;
  wire \mask[33]_i_3_n_0 ;
  wire \mask[33]_i_4_n_0 ;
  wire \mask[33]_i_5_n_0 ;
  wire \mask[33]_i_6_n_0 ;
  wire \mask[33]_i_7_n_0 ;
  wire \mask[33]_i_9_n_0 ;
  wire \mask[34]_i_10_n_0 ;
  wire \mask[34]_i_12_n_0 ;
  wire \mask[34]_i_13_n_0 ;
  wire \mask[34]_i_2_n_0 ;
  wire \mask[34]_i_3_n_0 ;
  wire \mask[34]_i_7_n_0 ;
  wire \mask[34]_i_8_n_0 ;
  wire \mask[34]_i_9_n_0 ;
  wire \mask[35]_i_10_n_0 ;
  wire \mask[35]_i_11_n_0 ;
  wire \mask[35]_i_13_n_0 ;
  wire \mask[35]_i_14_n_0 ;
  wire \mask[35]_i_15_n_0 ;
  wire \mask[35]_i_16_n_0 ;
  wire \mask[35]_i_2_n_0 ;
  wire \mask[35]_i_3_n_0 ;
  wire \mask[35]_i_4_n_0 ;
  wire \mask[35]_i_5_n_0 ;
  wire \mask[35]_i_7_n_0 ;
  wire \mask[35]_i_8_n_0 ;
  wire \mask[35]_i_9_n_0 ;
  wire \mask[36]_i_10_n_0 ;
  wire \mask[36]_i_12_n_0 ;
  wire \mask[36]_i_13_n_0 ;
  wire \mask[36]_i_2_0 ;
  wire \mask[36]_i_2_n_0 ;
  wire \mask[36]_i_3_n_0 ;
  wire \mask[36]_i_7_n_0 ;
  wire \mask[36]_i_8_n_0 ;
  wire \mask[36]_i_9_n_0 ;
  wire \mask[37]_i_10_n_0 ;
  wire \mask[37]_i_12_n_0 ;
  wire \mask[37]_i_13_n_0 ;
  wire \mask[37]_i_2_0 ;
  wire \mask[37]_i_2_n_0 ;
  wire \mask[37]_i_3_n_0 ;
  wire \mask[37]_i_5_n_0 ;
  wire \mask[37]_i_7_n_0 ;
  wire \mask[37]_i_8_n_0 ;
  wire \mask[37]_i_9_n_0 ;
  wire \mask[38]_i_10_n_0 ;
  wire \mask[38]_i_12_n_0 ;
  wire \mask[38]_i_13_n_0 ;
  wire \mask[38]_i_2_0 ;
  wire \mask[38]_i_2_n_0 ;
  wire \mask[38]_i_3_n_0 ;
  wire \mask[38]_i_7_n_0 ;
  wire \mask[38]_i_8_n_0 ;
  wire \mask[38]_i_9_n_0 ;
  wire \mask[39]_i_10_n_0 ;
  wire \mask[39]_i_11_n_0 ;
  wire \mask[39]_i_13_n_0 ;
  wire \mask[39]_i_14_n_0 ;
  wire \mask[39]_i_2_n_0 ;
  wire \mask[39]_i_3_n_0 ;
  wire \mask[39]_i_4_n_0 ;
  wire \mask[39]_i_7_n_0 ;
  wire \mask[39]_i_8_n_0 ;
  wire \mask[39]_i_9_n_0 ;
  wire \mask[3]_i_2_n_0 ;
  wire \mask[3]_i_5_n_0 ;
  wire \mask[3]_i_6_n_0 ;
  wire \mask[40]_i_10_n_0 ;
  wire \mask[40]_i_11_n_0 ;
  wire \mask[40]_i_14_n_0 ;
  wire \mask[40]_i_15_n_0 ;
  wire \mask[40]_i_2_n_0 ;
  wire \mask[40]_i_3_n_0 ;
  wire \mask[40]_i_8_n_0 ;
  wire \mask[40]_i_9_n_0 ;
  wire \mask[41]_i_10_n_0 ;
  wire \mask[41]_i_11_n_0 ;
  wire \mask[41]_i_15_n_0 ;
  wire \mask[41]_i_16_n_0 ;
  wire \mask[41]_i_2_n_0 ;
  wire \mask[41]_i_3_n_0 ;
  wire \mask[41]_i_7 ;
  wire \mask[41]_i_8_n_0 ;
  wire \mask[41]_i_9_n_0 ;
  wire \mask[42]_i_10_n_0 ;
  wire \mask[42]_i_11_n_0 ;
  wire \mask[42]_i_12_n_0 ;
  wire \mask[42]_i_13_n_0 ;
  wire \mask[42]_i_14_n_0 ;
  wire \mask[42]_i_16_n_0 ;
  wire \mask[42]_i_17_n_0 ;
  wire \mask[42]_i_2_n_0 ;
  wire \mask[42]_i_3_n_0 ;
  wire \mask[42]_i_6_0 ;
  wire \mask[42]_i_6_n_0 ;
  wire \mask[42]_i_8_n_0 ;
  wire \mask[42]_i_9_n_0 ;
  wire \mask[43]_i_10_n_0 ;
  wire \mask[43]_i_11_n_0 ;
  wire \mask[43]_i_12_n_0 ;
  wire \mask[43]_i_13_n_0 ;
  wire \mask[43]_i_14_n_0 ;
  wire \mask[43]_i_16_n_0 ;
  wire \mask[43]_i_17_n_0 ;
  wire \mask[43]_i_2_n_0 ;
  wire \mask[43]_i_3_n_0 ;
  wire \mask[43]_i_6_0 ;
  wire \mask[43]_i_6_1 ;
  wire \mask[43]_i_6_n_0 ;
  wire \mask[43]_i_8_n_0 ;
  wire \mask[43]_i_9_n_0 ;
  wire \mask[44]_i_10_n_0 ;
  wire \mask[44]_i_11_n_0 ;
  wire \mask[44]_i_12_n_0 ;
  wire \mask[44]_i_14_n_0 ;
  wire \mask[44]_i_18_n_0 ;
  wire \mask[44]_i_19_n_0 ;
  wire \mask[44]_i_2_n_0 ;
  wire \mask[44]_i_3_n_0 ;
  wire \mask[44]_i_6_n_0 ;
  wire \mask[44]_i_8_n_0 ;
  wire \mask[44]_i_9_n_0 ;
  wire \mask[45]_i_10_n_0 ;
  wire \mask[45]_i_11_n_0 ;
  wire \mask[45]_i_12_n_0 ;
  wire \mask[45]_i_13_n_0 ;
  wire \mask[45]_i_15_n_0 ;
  wire \mask[45]_i_19_n_0 ;
  wire \mask[45]_i_20_n_0 ;
  wire \mask[45]_i_2_n_0 ;
  wire \mask[45]_i_3_n_0 ;
  wire \mask[45]_i_6_n_0 ;
  wire \mask[45]_i_8_n_0 ;
  wire \mask[45]_i_9_n_0 ;
  wire \mask[46]_i_10_n_0 ;
  wire \mask[46]_i_11_n_0 ;
  wire \mask[46]_i_12_n_0 ;
  wire \mask[46]_i_13_n_0 ;
  wire \mask[46]_i_14_n_0 ;
  wire \mask[46]_i_15_n_0 ;
  wire \mask[46]_i_17_n_0 ;
  wire \mask[46]_i_18_n_0 ;
  wire \mask[46]_i_19_n_0 ;
  wire \mask[46]_i_20_n_0 ;
  wire \mask[46]_i_24_n_0 ;
  wire \mask[46]_i_25_n_0 ;
  wire \mask[46]_i_26_n_0 ;
  wire \mask[46]_i_28_n_0 ;
  wire \mask[46]_i_29_n_0 ;
  wire \mask[46]_i_2_n_0 ;
  wire \mask[46]_i_3_n_0 ;
  wire \mask[46]_i_4_n_0 ;
  wire \mask[46]_i_5_n_0 ;
  wire \mask[46]_i_6_n_0 ;
  wire \mask[46]_i_7_n_0 ;
  wire \mask[46]_i_9_n_0 ;
  wire \mask[47]_i_10_n_0 ;
  wire \mask[47]_i_11_n_0 ;
  wire \mask[47]_i_13_n_0 ;
  wire \mask[47]_i_14_n_0 ;
  wire [47:0]\mask[47]_i_16 ;
  wire \mask[47]_i_17_n_0 ;
  wire \mask[47]_i_18_n_0 ;
  wire \mask[47]_i_19_n_0 ;
  wire \mask[47]_i_1_n_0 ;
  wire \mask[47]_i_20_n_0 ;
  wire \mask[47]_i_21_n_0 ;
  wire \mask[47]_i_22_n_0 ;
  wire \mask[47]_i_23_n_0 ;
  wire \mask[47]_i_24_n_0 ;
  wire \mask[47]_i_25_n_0 ;
  wire \mask[47]_i_26_n_0 ;
  wire \mask[47]_i_27_n_0 ;
  wire [47:0]\mask[47]_i_29_0 ;
  wire [47:0]\mask[47]_i_29_1 ;
  wire \mask[47]_i_30_n_0 ;
  wire \mask[47]_i_34_n_0 ;
  wire \mask[47]_i_35_n_0 ;
  wire \mask[47]_i_4_n_0 ;
  wire \mask[47]_i_5_n_0 ;
  wire \mask[47]_i_6_n_0 ;
  wire \mask[47]_i_7_n_0 ;
  wire \mask[47]_i_8_n_0 ;
  wire \mask[47]_i_9_n_0 ;
  wire \mask[4]_i_2_n_0 ;
  wire \mask[4]_i_5_n_0 ;
  wire \mask[4]_i_6_n_0 ;
  wire \mask[5]_i_2_n_0 ;
  wire \mask[5]_i_5_n_0 ;
  wire \mask[5]_i_6_n_0 ;
  wire \mask[6]_i_2_n_0 ;
  wire \mask[6]_i_5_n_0 ;
  wire \mask[6]_i_6_n_0 ;
  wire \mask[7]_i_2_n_0 ;
  wire \mask[7]_i_5_n_0 ;
  wire \mask[7]_i_6_n_0 ;
  wire \mask[8]_i_2_n_0 ;
  wire \mask[8]_i_5_n_0 ;
  wire \mask[8]_i_6_n_0 ;
  wire \mask[9]_i_2_n_0 ;
  wire \mask[9]_i_5_n_0 ;
  wire \mask[9]_i_6_n_0 ;
  wire \mask_reg[0]_0 ;
  wire \mask_reg[10]_0 ;
  wire \mask_reg[11]_0 ;
  wire \mask_reg[12]_0 ;
  wire \mask_reg[13]_0 ;
  wire \mask_reg[14]_0 ;
  wire \mask_reg[15]_0 ;
  wire \mask_reg[16]_0 ;
  wire \mask_reg[17]_0 ;
  wire \mask_reg[18]_0 ;
  wire \mask_reg[18]_1 ;
  wire \mask_reg[19]_0 ;
  wire \mask_reg[1]_0 ;
  wire \mask_reg[20]_0 ;
  wire \mask_reg[21]_0 ;
  wire \mask_reg[22]_0 ;
  wire \mask_reg[23]_0 ;
  wire \mask_reg[24]_0 ;
  wire \mask_reg[25]_0 ;
  wire \mask_reg[26]_0 ;
  wire \mask_reg[27]_0 ;
  wire \mask_reg[28]_0 ;
  wire \mask_reg[29]_0 ;
  wire \mask_reg[2]_0 ;
  wire \mask_reg[30]_0 ;
  wire \mask_reg[31]_0 ;
  wire \mask_reg[32]_0 ;
  wire \mask_reg[32]_1 ;
  wire \mask_reg[32]_i_5_n_0 ;
  wire \mask_reg[33]_0 ;
  wire \mask_reg[33]_1 ;
  wire \mask_reg[34]_0 ;
  wire \mask_reg[34]_i_4_n_0 ;
  wire \mask_reg[34]_i_5_n_0 ;
  wire \mask_reg[35]_0 ;
  wire \mask_reg[36]_0 ;
  wire \mask_reg[36]_i_4_n_0 ;
  wire \mask_reg[36]_i_5_n_0 ;
  wire \mask_reg[37]_0 ;
  wire \mask_reg[37]_i_4_n_0 ;
  wire \mask_reg[38]_0 ;
  wire \mask_reg[38]_i_4_n_0 ;
  wire \mask_reg[38]_i_5_n_0 ;
  wire \mask_reg[39]_0 ;
  wire \mask_reg[39]_i_5_n_0 ;
  wire \mask_reg[3]_0 ;
  wire \mask_reg[3]_1 ;
  wire \mask_reg[40]_0 ;
  wire \mask_reg[40]_i_4_n_0 ;
  wire \mask_reg[40]_i_5_n_0 ;
  wire \mask_reg[41]_0 ;
  wire \mask_reg[41]_i_4_n_0 ;
  wire \mask_reg[41]_i_5_n_0 ;
  wire \mask_reg[42]_0 ;
  wire \mask_reg[42]_i_4_n_0 ;
  wire \mask_reg[42]_i_5_n_0 ;
  wire \mask_reg[43]_0 ;
  wire \mask_reg[43]_i_4_n_0 ;
  wire \mask_reg[43]_i_5_n_0 ;
  wire \mask_reg[44]_0 ;
  wire \mask_reg[44]_i_4_n_0 ;
  wire \mask_reg[44]_i_5_n_0 ;
  wire \mask_reg[45]_0 ;
  wire \mask_reg[45]_i_4_n_0 ;
  wire \mask_reg[45]_i_5_n_0 ;
  wire \mask_reg[46]_0 ;
  wire [26:0]\mask_reg[47]_0 ;
  wire \mask_reg[47]_1 ;
  wire \mask_reg[47]_i_12_n_0 ;
  wire \mask_reg[4]_0 ;
  wire \mask_reg[5]_0 ;
  wire \mask_reg[5]_1 ;
  wire \mask_reg[6]_0 ;
  wire \mask_reg[6]_1 ;
  wire \mask_reg[7]_0 ;
  wire \mask_reg[8]_0 ;
  wire \mask_reg[9]_0 ;
  wire \mask_reg_n_0_[0] ;
  wire mclk;
  wire next_bsl_loop25_in;
  wire [47:0]next_mask;
  wire [7:0]next_pw_loop0;
  wire [7:0]next_wl_loop0;
  wire next_wl_loop217_in;
  wire p_1_in219_in;
  wire p_1_in222_in;
  wire p_1_in225_in;
  wire p_1_in228_in;
  wire p_1_in231_in;
  wire p_1_in234_in;
  wire p_1_in237_in;
  wire p_1_in240_in;
  wire p_1_in243_in;
  wire p_1_in246_in;
  wire p_1_in249_in;
  wire p_1_in252_in;
  wire p_1_in255_in;
  wire p_1_in258_in;
  wire p_1_in261_in;
  wire p_1_in264_in;
  wire p_1_in267_in;
  wire p_1_in270_in;
  wire p_1_in276_in;
  wire p_1_in282_in;
  wire \paddr_reg[0]_rep__4 ;
  wire \prdata_sr[104]_i_8_n_0 ;
  wire \prdata_sr[104]_i_9_n_0 ;
  wire \prdata_sr[105]_i_7_n_0 ;
  wire \prdata_sr[106]_i_7_n_0 ;
  wire \prdata_sr[107]_i_7_n_0 ;
  wire \prdata_sr[108]_i_7_n_0 ;
  wire \prdata_sr[109]_i_7_n_0 ;
  wire \prdata_sr[10]_i_14_n_0 ;
  wire \prdata_sr[10]_i_15_n_0 ;
  wire \prdata_sr[10]_i_16_n_0 ;
  wire \prdata_sr[10]_i_17_n_0 ;
  wire \prdata_sr[110]_i_7_n_0 ;
  wire \prdata_sr[111]_i_7_n_0 ;
  wire \prdata_sr[112]_i_8_n_0 ;
  wire \prdata_sr[113]_i_8_n_0 ;
  wire \prdata_sr[11]_i_14_n_0 ;
  wire \prdata_sr[11]_i_15_n_0 ;
  wire \prdata_sr[12]_i_4 ;
  wire \prdata_sr[13]_i_14_n_0 ;
  wire \prdata_sr[13]_i_15_n_0 ;
  wire \prdata_sr[14]_i_10_n_0 ;
  wire \prdata_sr[14]_i_16_n_0 ;
  wire \prdata_sr[14]_i_3 ;
  wire \prdata_sr[150]_i_13_n_0 ;
  wire \prdata_sr[150]_i_14_n_0 ;
  wire \prdata_sr[150]_i_18_n_0 ;
  wire \prdata_sr[150]_i_19_n_0 ;
  wire \prdata_sr[150]_i_20_n_0 ;
  wire \prdata_sr[150]_i_22_n_0 ;
  wire \prdata_sr[150]_i_23_n_0 ;
  wire \prdata_sr[150]_i_24_n_0 ;
  wire \prdata_sr[150]_i_25_n_0 ;
  wire \prdata_sr[150]_i_26_n_0 ;
  wire \prdata_sr[150]_i_27_n_0 ;
  wire \prdata_sr[150]_i_28_n_0 ;
  wire \prdata_sr[150]_i_29_n_0 ;
  wire \prdata_sr[150]_i_30_n_0 ;
  wire \prdata_sr[150]_i_34_n_0 ;
  wire \prdata_sr[150]_i_35_n_0 ;
  wire \prdata_sr[150]_i_36_n_0 ;
  wire \prdata_sr[150]_i_37_n_0 ;
  wire \prdata_sr[150]_i_38_n_0 ;
  wire \prdata_sr[150]_i_39_n_0 ;
  wire \prdata_sr[150]_i_40_n_0 ;
  wire \prdata_sr[150]_i_41_n_0 ;
  wire \prdata_sr[150]_i_42_n_0 ;
  wire \prdata_sr[150]_i_43_n_0 ;
  wire \prdata_sr[150]_i_44_n_0 ;
  wire \prdata_sr[150]_i_45_n_0 ;
  wire \prdata_sr[150]_i_46_n_0 ;
  wire \prdata_sr[150]_i_47_n_0 ;
  wire \prdata_sr[150]_i_48_n_0 ;
  wire \prdata_sr[150]_i_49_n_0 ;
  wire \prdata_sr[150]_i_4_n_0 ;
  wire \prdata_sr[150]_i_50_n_0 ;
  wire \prdata_sr[150]_i_51_n_0 ;
  wire \prdata_sr[150]_i_52_n_0 ;
  wire \prdata_sr[150]_i_53_n_0 ;
  wire \prdata_sr[150]_i_54_n_0 ;
  wire \prdata_sr[150]_i_55_n_0 ;
  wire \prdata_sr[150]_i_56_n_0 ;
  wire \prdata_sr[150]_i_57_n_0 ;
  wire \prdata_sr[150]_i_58_n_0 ;
  wire \prdata_sr[150]_i_5_n_0 ;
  wire \prdata_sr[150]_i_6_n_0 ;
  wire \prdata_sr[150]_i_7_n_0 ;
  wire \prdata_sr[151]_i_12_n_0 ;
  wire \prdata_sr[151]_i_16_n_0 ;
  wire \prdata_sr[151]_i_17_n_0 ;
  wire \prdata_sr[151]_i_18_n_0 ;
  wire \prdata_sr[151]_i_19_n_0 ;
  wire \prdata_sr[151]_i_20_n_0 ;
  wire \prdata_sr[151]_i_21_n_0 ;
  wire \prdata_sr[151]_i_22_n_0 ;
  wire \prdata_sr[151]_i_4_n_0 ;
  wire \prdata_sr[151]_i_5_n_0 ;
  wire [0:0]\prdata_sr[151]_i_6_0 ;
  wire [1:0]\prdata_sr[151]_i_6_1 ;
  wire \prdata_sr[151]_i_6_n_0 ;
  wire \prdata_sr[151]_i_7_n_0 ;
  wire \prdata_sr[152]_i_12_n_0 ;
  wire \prdata_sr[152]_i_13_n_0 ;
  wire \prdata_sr[152]_i_14_n_0 ;
  wire \prdata_sr[152]_i_15_n_0 ;
  wire \prdata_sr[152]_i_23_0 ;
  wire \prdata_sr[152]_i_23_n_0 ;
  wire \prdata_sr[152]_i_24_n_0 ;
  wire \prdata_sr[152]_i_25_n_0 ;
  wire \prdata_sr[152]_i_26_0 ;
  wire \prdata_sr[152]_i_26_n_0 ;
  wire \prdata_sr[152]_i_27_n_0 ;
  wire \prdata_sr[152]_i_28_n_0 ;
  wire \prdata_sr[152]_i_29_n_0 ;
  wire \prdata_sr[152]_i_30_n_0 ;
  wire \prdata_sr[152]_i_39_n_0 ;
  wire \prdata_sr[152]_i_3_0 ;
  wire \prdata_sr[152]_i_40_n_0 ;
  wire \prdata_sr[152]_i_41_n_0 ;
  wire \prdata_sr[152]_i_42_n_0 ;
  wire \prdata_sr[152]_i_7_n_0 ;
  wire \prdata_sr[153]_i_4_n_0 ;
  wire \prdata_sr[15]_i_14_n_0 ;
  wire \prdata_sr[15]_i_15_n_0 ;
  wire \prdata_sr[16]_i_14_n_0 ;
  wire \prdata_sr[16]_i_15_n_0 ;
  wire \prdata_sr[17]_i_10_n_0 ;
  wire \prdata_sr[17]_i_16_n_0 ;
  wire \prdata_sr[17]_i_3 ;
  wire \prdata_sr[18]_i_14_n_0 ;
  wire \prdata_sr[18]_i_15_n_0 ;
  wire [1:0]\prdata_sr[29]_i_8 ;
  wire \prdata_sr[31]_i_4 ;
  wire \prdata_sr[32]_i_4 ;
  wire \prdata_sr[43]_i_10_n_0 ;
  wire \prdata_sr[43]_i_2 ;
  wire \prdata_sr[43]_i_2_0 ;
  wire \prdata_sr[43]_i_2_1 ;
  wire \prdata_sr[47]_i_5 ;
  wire \prdata_sr[4]_i_9_n_0 ;
  wire \prdata_sr[5]_i_17_n_0 ;
  wire \prdata_sr[5]_i_18_n_0 ;
  wire \prdata_sr[5]_i_19_n_0 ;
  wire \prdata_sr[5]_i_20_n_0 ;
  wire \prdata_sr[5]_i_21_n_0 ;
  wire \prdata_sr[5]_i_25_n_0 ;
  wire \prdata_sr[5]_i_26_n_0 ;
  wire \prdata_sr[5]_i_27_n_0 ;
  wire \prdata_sr[5]_i_28_n_0 ;
  wire \prdata_sr[5]_i_29_n_0 ;
  wire \prdata_sr[5]_i_30_n_0 ;
  wire \prdata_sr[6]_i_15_n_0 ;
  wire \prdata_sr[6]_i_16_n_0 ;
  wire \prdata_sr[6]_i_17_n_0 ;
  wire \prdata_sr[6]_i_19_n_0 ;
  wire \prdata_sr[6]_i_22_n_0 ;
  wire \prdata_sr[6]_i_23_n_0 ;
  wire \prdata_sr[6]_i_24_n_0 ;
  wire \prdata_sr[6]_i_25_n_0 ;
  wire \prdata_sr[6]_i_26_n_0 ;
  wire \prdata_sr[6]_i_27_n_0 ;
  wire \prdata_sr[6]_i_28_n_0 ;
  wire \prdata_sr[6]_i_9_0 ;
  wire \prdata_sr[6]_i_9_1 ;
  wire \prdata_sr[77]_i_7_n_0 ;
  wire \prdata_sr[78]_i_2 ;
  wire \prdata_sr[79]_i_8_n_0 ;
  wire \prdata_sr[7]_i_15_n_0 ;
  wire \prdata_sr[7]_i_16_n_0 ;
  wire \prdata_sr[7]_i_22_n_0 ;
  wire \prdata_sr[7]_i_23_n_0 ;
  wire \prdata_sr[7]_i_24_n_0 ;
  wire \prdata_sr[7]_i_26_0 ;
  wire \prdata_sr[7]_i_26_n_0 ;
  wire \prdata_sr[7]_i_27_n_0 ;
  wire \prdata_sr[7]_i_28_n_0 ;
  wire \prdata_sr[80]_i_8_n_0 ;
  wire \prdata_sr[81]_i_8_n_0 ;
  wire \prdata_sr[82]_i_2 ;
  wire \prdata_sr[82]_i_7_n_0 ;
  wire \prdata_sr[83]_i_2 ;
  wire \prdata_sr[83]_i_2_0 ;
  wire \prdata_sr[83]_i_9_n_0 ;
  wire \prdata_sr[8]_i_12_0 ;
  wire \prdata_sr[8]_i_20_n_0 ;
  wire \prdata_sr[8]_i_21_n_0 ;
  wire \prdata_sr[8]_i_22_n_0 ;
  wire \prdata_sr[8]_i_23_n_0 ;
  wire \prdata_sr[8]_i_24_n_0 ;
  wire \prdata_sr[8]_i_25_n_0 ;
  wire \prdata_sr[8]_i_27_n_0 ;
  wire \prdata_sr[8]_i_28_n_0 ;
  wire \prdata_sr[9]_i_15_n_0 ;
  wire \prdata_sr[9]_i_16_n_0 ;
  wire \prdata_sr[9]_i_17_n_0 ;
  wire \prdata_sr[9]_i_2 ;
  wire \prdata_sr[9]_i_21_n_0 ;
  wire \prdata_sr[9]_i_22_n_0 ;
  wire \prdata_sr[9]_i_23_n_0 ;
  wire \prdata_sr[9]_i_24_n_0 ;
  wire [2:0]\prdata_sr_reg[150]_i_11_0 ;
  wire \prdata_sr_reg[150]_i_11_n_1 ;
  wire \prdata_sr_reg[150]_i_11_n_2 ;
  wire \prdata_sr_reg[150]_i_11_n_3 ;
  wire \prdata_sr_reg[150]_i_12_n_1 ;
  wire \prdata_sr_reg[150]_i_12_n_2 ;
  wire \prdata_sr_reg[150]_i_12_n_3 ;
  wire \prdata_sr_reg[150]_i_17_n_0 ;
  wire \prdata_sr_reg[150]_i_17_n_1 ;
  wire \prdata_sr_reg[150]_i_17_n_2 ;
  wire \prdata_sr_reg[150]_i_17_n_3 ;
  wire \prdata_sr_reg[150]_i_21_n_0 ;
  wire \prdata_sr_reg[150]_i_21_n_1 ;
  wire \prdata_sr_reg[150]_i_21_n_2 ;
  wire \prdata_sr_reg[150]_i_21_n_3 ;
  wire [2:0]\prdata_sr_reg[151]_i_11_0 ;
  wire \prdata_sr_reg[151]_i_11_n_1 ;
  wire \prdata_sr_reg[151]_i_11_n_2 ;
  wire \prdata_sr_reg[151]_i_11_n_3 ;
  wire \prdata_sr_reg[151]_i_15_n_0 ;
  wire \prdata_sr_reg[151]_i_15_n_1 ;
  wire \prdata_sr_reg[151]_i_15_n_2 ;
  wire \prdata_sr_reg[151]_i_15_n_3 ;
  wire \prdata_sr_reg[152] ;
  wire \prdata_sr_reg[152]_0 ;
  wire \prdata_sr_reg[152]_i_16_0 ;
  wire \prdata_sr_reg[152]_i_16_1 ;
  wire \prdata_sr_reg[152]_i_16_2 ;
  wire \prdata_sr_reg[152]_i_16_3 ;
  wire \prdata_sr_reg[152]_i_16_4 ;
  wire \prdata_sr_reg[152]_i_16_n_1 ;
  wire \prdata_sr_reg[152]_i_16_n_2 ;
  wire \prdata_sr_reg[152]_i_16_n_3 ;
  wire \prdata_sr_reg[7]_i_17_n_0 ;
  wire \pw_loop[0]_i_5 ;
  wire \pw_loop[2]_i_5 ;
  wire \pw_loop[3]_i_5 ;
  wire \pw_loop[4]_i_5 ;
  wire [0:0]\pw_loop[6]_i_10_0 ;
  wire \pw_loop[6]_i_10_1 ;
  wire \pw_loop[6]_i_19_n_0 ;
  wire \pw_loop[6]_i_21_n_0 ;
  wire \pw_loop[6]_i_22_n_0 ;
  wire \pw_loop[6]_i_23_n_0 ;
  wire \pw_loop[6]_i_24_n_0 ;
  wire [0:0]\pw_loop[6]_i_4 ;
  wire \pw_loop[6]_i_5 ;
  wire \pw_loop[7]_i_1_n_0 ;
  wire \pw_loop[7]_i_24 ;
  wire \pw_loop[7]_i_49_n_0 ;
  wire \pw_loop[7]_i_76 ;
  wire \pw_loop[7]_i_76_0 ;
  wire \pw_loop_reg[0]_0 ;
  wire \pw_loop_reg[0]_1 ;
  wire \pw_loop_reg[0]_2 ;
  wire \pw_loop_reg[0]_3 ;
  wire \pw_loop_reg[0]_4 ;
  wire \pw_loop_reg[1]_0 ;
  wire \pw_loop_reg[1]_1 ;
  wire \pw_loop_reg[1]_2 ;
  wire \pw_loop_reg[1]_3 ;
  wire \pw_loop_reg[2]_0 ;
  wire \pw_loop_reg[2]_1 ;
  wire \pw_loop_reg[2]_2 ;
  wire \pw_loop_reg[3]_0 ;
  wire \pw_loop_reg[3]_1 ;
  wire \pw_loop_reg[4]_0 ;
  wire \pw_loop_reg[4]_1 ;
  wire \pw_loop_reg[5]_0 ;
  wire \pw_loop_reg[5]_1 ;
  wire \pw_loop_reg[5]_2 ;
  wire \pw_loop_reg[6]_0 ;
  wire \pw_loop_reg[6]_1 ;
  wire \pw_loop_reg[6]_2 ;
  wire \pw_loop_reg[6]_i_14_0 ;
  wire \pw_loop_reg[6]_i_14_1 ;
  wire \pw_loop_reg[6]_i_14_2 ;
  wire \pw_loop_reg[6]_i_14_3 ;
  wire \pw_loop_reg[6]_i_14_4 ;
  wire \pw_loop_reg[6]_i_14_5 ;
  wire \pw_loop_reg[6]_i_14_6 ;
  wire \pw_loop_reg[6]_i_14_7 ;
  wire \pw_loop_reg[6]_i_14_n_1 ;
  wire \pw_loop_reg[6]_i_14_n_2 ;
  wire \pw_loop_reg[6]_i_14_n_3 ;
  wire [7:0]\pw_loop_reg[7]_0 ;
  wire \pw_loop_reg[7]_1 ;
  wire \pw_loop_reg[7]_2 ;
  wire \pw_loop_reg[7]_3 ;
  wire [7:0]\pw_loop_reg[7]_4 ;
  wire [7:0]pw_rst_start;
  wire [7:0]pw_rst_step;
  wire [7:0]pw_set_start;
  wire \rangei[0]_i_2_n_0 ;
  wire \rangei[0]_i_3_n_0 ;
  wire \rangei[0]_i_4_n_0 ;
  wire \rangei[0]_i_6_n_0 ;
  wire \rangei[1]_i_2_n_0 ;
  wire \rangei[1]_i_3_n_0 ;
  wire \rangei[1]_i_4_n_0 ;
  wire \rangei[2]_i_2_n_0 ;
  wire \rangei[2]_i_3_n_0 ;
  wire \rangei[2]_i_4_n_0 ;
  wire \rangei[2]_i_5_n_0 ;
  wire \rangei[2]_i_6_n_0 ;
  wire \rangei[3]_i_2_n_0 ;
  wire \rangei[3]_i_3_n_0 ;
  wire \rangei[3]_i_4_n_0 ;
  wire \rangei[3]_i_5_n_0 ;
  wire \rangei[3]_i_6_n_0 ;
  wire \rangei[3]_i_7_n_0 ;
  wire \rangei[3]_i_8_n_0 ;
  wire \rangei[3]_i_9_n_0 ;
  wire [0:0]\rangei_reg[0]_0 ;
  wire \rangei_reg[0]_i_7 ;
  wire \rangei_reg[0]_rep_0 ;
  wire \rangei_reg[0]_rep_1 ;
  wire \rangei_reg[0]_rep_2 ;
  wire \rangei_reg[0]_rep__0_0 ;
  wire \rangei_reg[0]_rep__1_n_0 ;
  wire \rangei_reg[0]_rep__2_0 ;
  wire \rangei_reg[0]_rep__3_0 ;
  wire \rangei_reg[0]_rep__4_0 ;
  wire \rangei_reg[0]_rep__5_0 ;
  wire \rangei_reg[0]_rep__6_0 ;
  wire \rangei_reg[1]_rep_0 ;
  wire \rangei_reg[1]_rep_1 ;
  wire \rangei_reg[1]_rep_2 ;
  wire \rangei_reg[1]_rep_3 ;
  wire \rangei_reg[1]_rep__0_0 ;
  wire \rangei_reg[1]_rep__1_n_0 ;
  wire \rangei_reg[1]_rep__2_0 ;
  wire \rangei_reg[1]_rep__3_0 ;
  wire \rangei_reg[1]_rep__4_0 ;
  wire \rangei_reg[1]_rep__5_0 ;
  wire \rangei_reg[1]_rep__6_0 ;
  wire \rangei_reg[2]_rep_0 ;
  wire \rangei_reg[2]_rep__0_0 ;
  wire \rangei_reg[2]_rep__1_0 ;
  wire \rangei_reg[2]_rep__2_0 ;
  wire \rangei_reg[2]_rep__3_0 ;
  wire \rangei_reg[2]_rep__3_1 ;
  wire \rangei_reg[2]_rep__3_n_0 ;
  wire [3:0]\rangei_reg[3]_0 ;
  wire \rangei_reg[3]_rep_0 ;
  wire \rangei_reg[3]_rep_1 ;
  wire \rangei_reg[3]_rep__0_0 ;
  wire \rangei_reg[3]_rep__1_n_0 ;
  wire \read_data_bits[0][0]_i_1_n_0 ;
  wire \read_data_bits[0][0]_i_2_n_0 ;
  wire \read_data_bits[0][0]_i_3_n_0 ;
  wire \read_data_bits[0][10]_i_1_n_0 ;
  wire \read_data_bits[0][10]_i_2_n_0 ;
  wire \read_data_bits[0][10]_i_3_n_0 ;
  wire \read_data_bits[0][11]_i_1_n_0 ;
  wire \read_data_bits[0][11]_i_2_n_0 ;
  wire \read_data_bits[0][11]_i_3_n_0 ;
  wire \read_data_bits[0][12]_i_1_n_0 ;
  wire \read_data_bits[0][12]_i_2_n_0 ;
  wire \read_data_bits[0][12]_i_3_n_0 ;
  wire \read_data_bits[0][13]_i_1_n_0 ;
  wire \read_data_bits[0][13]_i_2_n_0 ;
  wire \read_data_bits[0][13]_i_3_n_0 ;
  wire \read_data_bits[0][14]_i_1_n_0 ;
  wire \read_data_bits[0][14]_i_2_n_0 ;
  wire \read_data_bits[0][14]_i_3_n_0 ;
  wire \read_data_bits[0][15]_i_1_n_0 ;
  wire \read_data_bits[0][15]_i_2_n_0 ;
  wire \read_data_bits[0][15]_i_3_n_0 ;
  wire \read_data_bits[0][16]_i_1_n_0 ;
  wire \read_data_bits[0][16]_i_2_n_0 ;
  wire \read_data_bits[0][16]_i_3_n_0 ;
  wire \read_data_bits[0][17]_i_1_n_0 ;
  wire \read_data_bits[0][17]_i_2_n_0 ;
  wire \read_data_bits[0][17]_i_3_n_0 ;
  wire \read_data_bits[0][18]_i_1_n_0 ;
  wire \read_data_bits[0][18]_i_2_n_0 ;
  wire \read_data_bits[0][18]_i_3_n_0 ;
  wire \read_data_bits[0][19]_i_1_n_0 ;
  wire \read_data_bits[0][19]_i_2_n_0 ;
  wire \read_data_bits[0][19]_i_3_n_0 ;
  wire \read_data_bits[0][1]_i_1_n_0 ;
  wire \read_data_bits[0][1]_i_2_n_0 ;
  wire \read_data_bits[0][1]_i_3_n_0 ;
  wire \read_data_bits[0][20]_i_1_n_0 ;
  wire \read_data_bits[0][20]_i_2_n_0 ;
  wire \read_data_bits[0][20]_i_3_n_0 ;
  wire \read_data_bits[0][21]_i_1_n_0 ;
  wire \read_data_bits[0][21]_i_2_n_0 ;
  wire \read_data_bits[0][21]_i_3_n_0 ;
  wire \read_data_bits[0][22]_i_1_n_0 ;
  wire \read_data_bits[0][22]_i_2_n_0 ;
  wire \read_data_bits[0][22]_i_3_n_0 ;
  wire \read_data_bits[0][23]_i_1_n_0 ;
  wire \read_data_bits[0][23]_i_2_n_0 ;
  wire \read_data_bits[0][23]_i_3_n_0 ;
  wire \read_data_bits[0][24]_i_1_n_0 ;
  wire \read_data_bits[0][24]_i_2_n_0 ;
  wire \read_data_bits[0][24]_i_3_n_0 ;
  wire \read_data_bits[0][25]_i_1_n_0 ;
  wire \read_data_bits[0][25]_i_2_n_0 ;
  wire \read_data_bits[0][25]_i_3_n_0 ;
  wire \read_data_bits[0][26]_i_1_n_0 ;
  wire \read_data_bits[0][26]_i_2_n_0 ;
  wire \read_data_bits[0][26]_i_3_n_0 ;
  wire \read_data_bits[0][27]_i_1_n_0 ;
  wire \read_data_bits[0][27]_i_2_n_0 ;
  wire \read_data_bits[0][27]_i_3_n_0 ;
  wire \read_data_bits[0][28]_i_1_n_0 ;
  wire \read_data_bits[0][28]_i_2_n_0 ;
  wire \read_data_bits[0][28]_i_3_n_0 ;
  wire \read_data_bits[0][29]_i_1_n_0 ;
  wire \read_data_bits[0][29]_i_2_n_0 ;
  wire \read_data_bits[0][29]_i_3_n_0 ;
  wire \read_data_bits[0][2]_i_1_n_0 ;
  wire \read_data_bits[0][2]_i_2_n_0 ;
  wire \read_data_bits[0][2]_i_3_n_0 ;
  wire \read_data_bits[0][30]_i_1_n_0 ;
  wire \read_data_bits[0][30]_i_2_n_0 ;
  wire \read_data_bits[0][30]_i_3_n_0 ;
  wire \read_data_bits[0][31]_i_1_n_0 ;
  wire \read_data_bits[0][31]_i_2_n_0 ;
  wire \read_data_bits[0][31]_i_3_n_0 ;
  wire \read_data_bits[0][32]_i_1_n_0 ;
  wire \read_data_bits[0][32]_i_2_n_0 ;
  wire \read_data_bits[0][32]_i_3_n_0 ;
  wire \read_data_bits[0][33]_i_1_n_0 ;
  wire \read_data_bits[0][33]_i_2_n_0 ;
  wire \read_data_bits[0][33]_i_3_n_0 ;
  wire \read_data_bits[0][34]_i_1_n_0 ;
  wire \read_data_bits[0][34]_i_2_n_0 ;
  wire \read_data_bits[0][34]_i_3_n_0 ;
  wire \read_data_bits[0][35]_i_1_n_0 ;
  wire \read_data_bits[0][35]_i_2_n_0 ;
  wire \read_data_bits[0][35]_i_3_n_0 ;
  wire \read_data_bits[0][36]_i_1_n_0 ;
  wire \read_data_bits[0][36]_i_2_n_0 ;
  wire \read_data_bits[0][36]_i_3_n_0 ;
  wire \read_data_bits[0][37]_i_1_n_0 ;
  wire \read_data_bits[0][37]_i_2_n_0 ;
  wire \read_data_bits[0][37]_i_3_n_0 ;
  wire \read_data_bits[0][38]_i_1_n_0 ;
  wire \read_data_bits[0][38]_i_2_n_0 ;
  wire \read_data_bits[0][38]_i_3_n_0 ;
  wire \read_data_bits[0][39]_i_1_n_0 ;
  wire \read_data_bits[0][39]_i_2_n_0 ;
  wire \read_data_bits[0][39]_i_3_n_0 ;
  wire \read_data_bits[0][3]_i_1_n_0 ;
  wire \read_data_bits[0][3]_i_2_n_0 ;
  wire \read_data_bits[0][3]_i_3_n_0 ;
  wire \read_data_bits[0][40]_i_1_n_0 ;
  wire \read_data_bits[0][40]_i_2_n_0 ;
  wire \read_data_bits[0][40]_i_3_n_0 ;
  wire \read_data_bits[0][41]_i_1_n_0 ;
  wire \read_data_bits[0][41]_i_2_n_0 ;
  wire \read_data_bits[0][41]_i_3_n_0 ;
  wire \read_data_bits[0][42]_i_1_n_0 ;
  wire \read_data_bits[0][42]_i_2_n_0 ;
  wire \read_data_bits[0][42]_i_3_n_0 ;
  wire \read_data_bits[0][43]_i_1_n_0 ;
  wire \read_data_bits[0][43]_i_2_n_0 ;
  wire \read_data_bits[0][43]_i_3_n_0 ;
  wire \read_data_bits[0][44]_i_1_n_0 ;
  wire \read_data_bits[0][44]_i_2_n_0 ;
  wire \read_data_bits[0][44]_i_3_n_0 ;
  wire \read_data_bits[0][45]_i_1_n_0 ;
  wire \read_data_bits[0][45]_i_2_n_0 ;
  wire \read_data_bits[0][45]_i_3_n_0 ;
  wire \read_data_bits[0][46]_i_1_n_0 ;
  wire \read_data_bits[0][46]_i_2_n_0 ;
  wire \read_data_bits[0][46]_i_3_n_0 ;
  wire \read_data_bits[0][47]_i_1_n_0 ;
  wire \read_data_bits[0][47]_i_2_n_0 ;
  wire \read_data_bits[0][47]_i_3_n_0 ;
  wire \read_data_bits[0][47]_i_4_n_0 ;
  wire \read_data_bits[0][47]_i_5_n_0 ;
  wire \read_data_bits[0][4]_i_1_n_0 ;
  wire \read_data_bits[0][4]_i_2_n_0 ;
  wire \read_data_bits[0][4]_i_3_n_0 ;
  wire \read_data_bits[0][5]_i_1_n_0 ;
  wire \read_data_bits[0][5]_i_2_n_0 ;
  wire \read_data_bits[0][5]_i_3_n_0 ;
  wire \read_data_bits[0][6]_i_1_n_0 ;
  wire \read_data_bits[0][6]_i_2_n_0 ;
  wire \read_data_bits[0][6]_i_3_n_0 ;
  wire \read_data_bits[0][7]_i_1_n_0 ;
  wire \read_data_bits[0][7]_i_2_n_0 ;
  wire \read_data_bits[0][7]_i_3_n_0 ;
  wire \read_data_bits[0][8]_i_1_n_0 ;
  wire \read_data_bits[0][8]_i_2_n_0 ;
  wire \read_data_bits[0][8]_i_3_n_0 ;
  wire \read_data_bits[0][9]_i_1_n_0 ;
  wire \read_data_bits[0][9]_i_2_n_0 ;
  wire \read_data_bits[0][9]_i_3_n_0 ;
  wire [47:0]\read_data_bits[0]_20 ;
  wire \read_data_bits[1][0]_i_1_n_0 ;
  wire \read_data_bits[1][0]_i_2_n_0 ;
  wire \read_data_bits[1][0]_i_3_n_0 ;
  wire \read_data_bits[1][10]_i_1_n_0 ;
  wire \read_data_bits[1][10]_i_2_n_0 ;
  wire \read_data_bits[1][10]_i_3_n_0 ;
  wire \read_data_bits[1][11]_i_1_n_0 ;
  wire \read_data_bits[1][11]_i_2_n_0 ;
  wire \read_data_bits[1][11]_i_3_n_0 ;
  wire \read_data_bits[1][12]_i_1_n_0 ;
  wire \read_data_bits[1][12]_i_2_n_0 ;
  wire \read_data_bits[1][12]_i_3_n_0 ;
  wire \read_data_bits[1][13]_i_1_n_0 ;
  wire \read_data_bits[1][13]_i_2_n_0 ;
  wire \read_data_bits[1][13]_i_3_n_0 ;
  wire \read_data_bits[1][14]_i_1_n_0 ;
  wire \read_data_bits[1][14]_i_2_n_0 ;
  wire \read_data_bits[1][14]_i_3_n_0 ;
  wire \read_data_bits[1][15]_i_1_n_0 ;
  wire \read_data_bits[1][15]_i_2_n_0 ;
  wire \read_data_bits[1][15]_i_3_n_0 ;
  wire \read_data_bits[1][16]_i_1_n_0 ;
  wire \read_data_bits[1][16]_i_2_n_0 ;
  wire \read_data_bits[1][16]_i_3_n_0 ;
  wire \read_data_bits[1][17]_i_1_n_0 ;
  wire \read_data_bits[1][17]_i_2_n_0 ;
  wire \read_data_bits[1][17]_i_3_n_0 ;
  wire \read_data_bits[1][18]_i_1_n_0 ;
  wire \read_data_bits[1][18]_i_2_n_0 ;
  wire \read_data_bits[1][18]_i_3_n_0 ;
  wire \read_data_bits[1][19]_i_1_n_0 ;
  wire \read_data_bits[1][19]_i_2_n_0 ;
  wire \read_data_bits[1][19]_i_3_n_0 ;
  wire \read_data_bits[1][1]_i_1_n_0 ;
  wire \read_data_bits[1][1]_i_2_n_0 ;
  wire \read_data_bits[1][1]_i_3_n_0 ;
  wire \read_data_bits[1][20]_i_1_n_0 ;
  wire \read_data_bits[1][20]_i_2_n_0 ;
  wire \read_data_bits[1][20]_i_3_n_0 ;
  wire \read_data_bits[1][21]_i_1_n_0 ;
  wire \read_data_bits[1][21]_i_2_n_0 ;
  wire \read_data_bits[1][21]_i_3_n_0 ;
  wire \read_data_bits[1][22]_i_1_n_0 ;
  wire \read_data_bits[1][22]_i_2_n_0 ;
  wire \read_data_bits[1][22]_i_3_n_0 ;
  wire \read_data_bits[1][23]_i_1_n_0 ;
  wire \read_data_bits[1][23]_i_2_n_0 ;
  wire \read_data_bits[1][23]_i_3_n_0 ;
  wire \read_data_bits[1][24]_i_1_n_0 ;
  wire \read_data_bits[1][24]_i_2_n_0 ;
  wire \read_data_bits[1][24]_i_3_n_0 ;
  wire \read_data_bits[1][25]_i_1_n_0 ;
  wire \read_data_bits[1][25]_i_2_n_0 ;
  wire \read_data_bits[1][25]_i_3_n_0 ;
  wire \read_data_bits[1][26]_i_1_n_0 ;
  wire \read_data_bits[1][26]_i_2_n_0 ;
  wire \read_data_bits[1][26]_i_3_n_0 ;
  wire \read_data_bits[1][27]_i_1_n_0 ;
  wire \read_data_bits[1][27]_i_2_n_0 ;
  wire \read_data_bits[1][27]_i_3_n_0 ;
  wire \read_data_bits[1][28]_i_1_n_0 ;
  wire \read_data_bits[1][28]_i_2_n_0 ;
  wire \read_data_bits[1][28]_i_3_n_0 ;
  wire \read_data_bits[1][29]_i_1_n_0 ;
  wire \read_data_bits[1][29]_i_2_n_0 ;
  wire \read_data_bits[1][29]_i_3_n_0 ;
  wire \read_data_bits[1][2]_i_1_n_0 ;
  wire \read_data_bits[1][2]_i_2_n_0 ;
  wire \read_data_bits[1][2]_i_3_n_0 ;
  wire \read_data_bits[1][30]_i_1_n_0 ;
  wire \read_data_bits[1][30]_i_2_n_0 ;
  wire \read_data_bits[1][30]_i_3_n_0 ;
  wire \read_data_bits[1][31]_i_1_n_0 ;
  wire \read_data_bits[1][31]_i_2_n_0 ;
  wire \read_data_bits[1][31]_i_3_n_0 ;
  wire \read_data_bits[1][32]_i_1_n_0 ;
  wire \read_data_bits[1][32]_i_2_n_0 ;
  wire \read_data_bits[1][32]_i_3_n_0 ;
  wire \read_data_bits[1][33]_i_1_n_0 ;
  wire \read_data_bits[1][33]_i_2_n_0 ;
  wire \read_data_bits[1][33]_i_3_n_0 ;
  wire \read_data_bits[1][34]_i_1_n_0 ;
  wire \read_data_bits[1][34]_i_2_n_0 ;
  wire \read_data_bits[1][34]_i_3_n_0 ;
  wire \read_data_bits[1][35]_i_1_n_0 ;
  wire \read_data_bits[1][35]_i_2_n_0 ;
  wire \read_data_bits[1][35]_i_3_n_0 ;
  wire \read_data_bits[1][36]_i_1_n_0 ;
  wire \read_data_bits[1][36]_i_2_n_0 ;
  wire \read_data_bits[1][36]_i_3_n_0 ;
  wire \read_data_bits[1][37]_i_1_n_0 ;
  wire \read_data_bits[1][37]_i_2_n_0 ;
  wire \read_data_bits[1][37]_i_3_n_0 ;
  wire \read_data_bits[1][38]_i_1_n_0 ;
  wire \read_data_bits[1][38]_i_2_n_0 ;
  wire \read_data_bits[1][38]_i_3_n_0 ;
  wire \read_data_bits[1][39]_i_1_n_0 ;
  wire \read_data_bits[1][39]_i_2_n_0 ;
  wire \read_data_bits[1][39]_i_3_n_0 ;
  wire \read_data_bits[1][3]_i_1_n_0 ;
  wire \read_data_bits[1][3]_i_2_n_0 ;
  wire \read_data_bits[1][3]_i_3_n_0 ;
  wire \read_data_bits[1][40]_i_1_n_0 ;
  wire \read_data_bits[1][40]_i_2_n_0 ;
  wire \read_data_bits[1][40]_i_3_n_0 ;
  wire \read_data_bits[1][41]_i_1_n_0 ;
  wire \read_data_bits[1][41]_i_2_n_0 ;
  wire \read_data_bits[1][41]_i_3_n_0 ;
  wire \read_data_bits[1][42]_i_1_n_0 ;
  wire \read_data_bits[1][42]_i_2_n_0 ;
  wire \read_data_bits[1][42]_i_3_n_0 ;
  wire \read_data_bits[1][43]_i_1_n_0 ;
  wire \read_data_bits[1][43]_i_2_n_0 ;
  wire \read_data_bits[1][43]_i_3_n_0 ;
  wire \read_data_bits[1][44]_i_1_n_0 ;
  wire \read_data_bits[1][44]_i_2_n_0 ;
  wire \read_data_bits[1][44]_i_3_n_0 ;
  wire \read_data_bits[1][45]_i_1_n_0 ;
  wire \read_data_bits[1][45]_i_2_n_0 ;
  wire \read_data_bits[1][45]_i_3_n_0 ;
  wire \read_data_bits[1][46]_i_1_n_0 ;
  wire \read_data_bits[1][46]_i_2_n_0 ;
  wire \read_data_bits[1][46]_i_3_n_0 ;
  wire \read_data_bits[1][47]_i_1_n_0 ;
  wire \read_data_bits[1][47]_i_2_n_0 ;
  wire \read_data_bits[1][47]_i_3_n_0 ;
  wire \read_data_bits[1][47]_i_4_n_0 ;
  wire \read_data_bits[1][4]_i_1_n_0 ;
  wire \read_data_bits[1][4]_i_2_n_0 ;
  wire \read_data_bits[1][4]_i_3_n_0 ;
  wire \read_data_bits[1][5]_i_1_n_0 ;
  wire \read_data_bits[1][5]_i_2_n_0 ;
  wire \read_data_bits[1][5]_i_3_n_0 ;
  wire \read_data_bits[1][6]_i_1_n_0 ;
  wire \read_data_bits[1][6]_i_2_n_0 ;
  wire \read_data_bits[1][6]_i_3_n_0 ;
  wire \read_data_bits[1][7]_i_1_n_0 ;
  wire \read_data_bits[1][7]_i_2_n_0 ;
  wire \read_data_bits[1][7]_i_3_n_0 ;
  wire \read_data_bits[1][8]_i_1_n_0 ;
  wire \read_data_bits[1][8]_i_2_n_0 ;
  wire \read_data_bits[1][8]_i_3_n_0 ;
  wire \read_data_bits[1][9]_i_1_n_0 ;
  wire \read_data_bits[1][9]_i_2_n_0 ;
  wire \read_data_bits[1][9]_i_3_n_0 ;
  wire [47:0]\read_data_bits[1]_21 ;
  wire \read_data_bits[2][0]_i_1_n_0 ;
  wire \read_data_bits[2][0]_i_2_n_0 ;
  wire \read_data_bits[2][10]_i_1_n_0 ;
  wire \read_data_bits[2][10]_i_2_n_0 ;
  wire \read_data_bits[2][11]_i_1_n_0 ;
  wire \read_data_bits[2][11]_i_2_n_0 ;
  wire \read_data_bits[2][12]_i_1_n_0 ;
  wire \read_data_bits[2][12]_i_2_n_0 ;
  wire \read_data_bits[2][13]_i_1_n_0 ;
  wire \read_data_bits[2][13]_i_2_n_0 ;
  wire \read_data_bits[2][14]_i_1_n_0 ;
  wire \read_data_bits[2][14]_i_2_n_0 ;
  wire \read_data_bits[2][15]_i_1_n_0 ;
  wire \read_data_bits[2][15]_i_2_n_0 ;
  wire \read_data_bits[2][16]_i_1_n_0 ;
  wire \read_data_bits[2][16]_i_2_n_0 ;
  wire \read_data_bits[2][17]_i_1_n_0 ;
  wire \read_data_bits[2][17]_i_2_n_0 ;
  wire \read_data_bits[2][18]_i_1_n_0 ;
  wire \read_data_bits[2][18]_i_2_n_0 ;
  wire \read_data_bits[2][19]_i_1_n_0 ;
  wire \read_data_bits[2][19]_i_2_n_0 ;
  wire \read_data_bits[2][1]_i_1_n_0 ;
  wire \read_data_bits[2][1]_i_2_n_0 ;
  wire \read_data_bits[2][20]_i_1_n_0 ;
  wire \read_data_bits[2][20]_i_2_n_0 ;
  wire \read_data_bits[2][21]_i_1_n_0 ;
  wire \read_data_bits[2][21]_i_2_n_0 ;
  wire \read_data_bits[2][22]_i_1_n_0 ;
  wire \read_data_bits[2][22]_i_2_n_0 ;
  wire \read_data_bits[2][23]_i_1_n_0 ;
  wire \read_data_bits[2][23]_i_2_n_0 ;
  wire \read_data_bits[2][24]_i_1_n_0 ;
  wire \read_data_bits[2][24]_i_2_n_0 ;
  wire \read_data_bits[2][25]_i_1_n_0 ;
  wire \read_data_bits[2][25]_i_2_n_0 ;
  wire \read_data_bits[2][26]_i_1_n_0 ;
  wire \read_data_bits[2][26]_i_2_n_0 ;
  wire \read_data_bits[2][27]_i_1_n_0 ;
  wire \read_data_bits[2][27]_i_2_n_0 ;
  wire \read_data_bits[2][28]_i_1_n_0 ;
  wire \read_data_bits[2][28]_i_2_n_0 ;
  wire \read_data_bits[2][29]_i_1_n_0 ;
  wire \read_data_bits[2][29]_i_2_n_0 ;
  wire \read_data_bits[2][2]_i_1_n_0 ;
  wire \read_data_bits[2][2]_i_2_n_0 ;
  wire \read_data_bits[2][30]_i_1_n_0 ;
  wire \read_data_bits[2][30]_i_2_n_0 ;
  wire \read_data_bits[2][31]_i_1_n_0 ;
  wire \read_data_bits[2][31]_i_2_n_0 ;
  wire \read_data_bits[2][32]_i_1_n_0 ;
  wire \read_data_bits[2][32]_i_2_n_0 ;
  wire \read_data_bits[2][33]_i_1_n_0 ;
  wire \read_data_bits[2][33]_i_2_n_0 ;
  wire \read_data_bits[2][34]_i_1_n_0 ;
  wire \read_data_bits[2][34]_i_2_n_0 ;
  wire \read_data_bits[2][35]_i_1_n_0 ;
  wire \read_data_bits[2][35]_i_2_n_0 ;
  wire \read_data_bits[2][36]_i_1_n_0 ;
  wire \read_data_bits[2][36]_i_2_n_0 ;
  wire \read_data_bits[2][37]_i_1_n_0 ;
  wire \read_data_bits[2][37]_i_2_n_0 ;
  wire \read_data_bits[2][38]_i_1_n_0 ;
  wire \read_data_bits[2][38]_i_2_n_0 ;
  wire \read_data_bits[2][39]_i_1_n_0 ;
  wire \read_data_bits[2][39]_i_2_n_0 ;
  wire \read_data_bits[2][3]_i_1_n_0 ;
  wire \read_data_bits[2][3]_i_2_n_0 ;
  wire \read_data_bits[2][40]_i_1_n_0 ;
  wire \read_data_bits[2][40]_i_2_n_0 ;
  wire \read_data_bits[2][41]_i_1_n_0 ;
  wire \read_data_bits[2][41]_i_2_n_0 ;
  wire \read_data_bits[2][42]_i_1_n_0 ;
  wire \read_data_bits[2][42]_i_2_n_0 ;
  wire \read_data_bits[2][43]_i_1_n_0 ;
  wire \read_data_bits[2][43]_i_2_n_0 ;
  wire \read_data_bits[2][44]_i_1_n_0 ;
  wire \read_data_bits[2][44]_i_2_n_0 ;
  wire \read_data_bits[2][45]_i_1_n_0 ;
  wire \read_data_bits[2][45]_i_2_n_0 ;
  wire \read_data_bits[2][46]_i_1_n_0 ;
  wire \read_data_bits[2][46]_i_2_n_0 ;
  wire \read_data_bits[2][47]_i_1_n_0 ;
  wire \read_data_bits[2][47]_i_2_n_0 ;
  wire \read_data_bits[2][4]_i_1_n_0 ;
  wire \read_data_bits[2][4]_i_2_n_0 ;
  wire \read_data_bits[2][5]_i_1_n_0 ;
  wire \read_data_bits[2][5]_i_2_n_0 ;
  wire \read_data_bits[2][6]_i_1_n_0 ;
  wire \read_data_bits[2][6]_i_2_n_0 ;
  wire \read_data_bits[2][7]_i_1_n_0 ;
  wire \read_data_bits[2][7]_i_2_n_0 ;
  wire \read_data_bits[2][8]_i_1_n_0 ;
  wire \read_data_bits[2][8]_i_2_n_0 ;
  wire \read_data_bits[2][9]_i_1_n_0 ;
  wire \read_data_bits[2][9]_i_2_n_0 ;
  wire [47:0]\read_data_bits[2]_22 ;
  wire \read_data_bits[3][0]_i_1_n_0 ;
  wire \read_data_bits[3][0]_i_2_n_0 ;
  wire \read_data_bits[3][10]_i_1_n_0 ;
  wire \read_data_bits[3][10]_i_2_n_0 ;
  wire \read_data_bits[3][11]_i_1_n_0 ;
  wire \read_data_bits[3][11]_i_2_n_0 ;
  wire \read_data_bits[3][12]_i_1_n_0 ;
  wire \read_data_bits[3][12]_i_2_n_0 ;
  wire \read_data_bits[3][13]_i_1_n_0 ;
  wire \read_data_bits[3][13]_i_2_n_0 ;
  wire \read_data_bits[3][14]_i_1_n_0 ;
  wire \read_data_bits[3][14]_i_2_n_0 ;
  wire \read_data_bits[3][15]_i_1_n_0 ;
  wire \read_data_bits[3][15]_i_2_n_0 ;
  wire \read_data_bits[3][16]_i_1_n_0 ;
  wire \read_data_bits[3][16]_i_2_n_0 ;
  wire \read_data_bits[3][17]_i_1_n_0 ;
  wire \read_data_bits[3][17]_i_2_n_0 ;
  wire \read_data_bits[3][18]_i_1_n_0 ;
  wire \read_data_bits[3][18]_i_2_n_0 ;
  wire \read_data_bits[3][19]_i_1_n_0 ;
  wire \read_data_bits[3][19]_i_2_n_0 ;
  wire \read_data_bits[3][1]_i_1_n_0 ;
  wire \read_data_bits[3][1]_i_2_n_0 ;
  wire \read_data_bits[3][20]_i_1_n_0 ;
  wire \read_data_bits[3][20]_i_2_n_0 ;
  wire \read_data_bits[3][21]_i_1_n_0 ;
  wire \read_data_bits[3][21]_i_2_n_0 ;
  wire \read_data_bits[3][22]_i_1_n_0 ;
  wire \read_data_bits[3][22]_i_2_n_0 ;
  wire \read_data_bits[3][23]_i_1_n_0 ;
  wire \read_data_bits[3][23]_i_2_n_0 ;
  wire \read_data_bits[3][24]_i_1_n_0 ;
  wire \read_data_bits[3][24]_i_2_n_0 ;
  wire \read_data_bits[3][25]_i_1_n_0 ;
  wire \read_data_bits[3][25]_i_2_n_0 ;
  wire \read_data_bits[3][26]_i_1_n_0 ;
  wire \read_data_bits[3][26]_i_2_n_0 ;
  wire \read_data_bits[3][27]_i_1_n_0 ;
  wire \read_data_bits[3][27]_i_2_n_0 ;
  wire \read_data_bits[3][28]_i_1_n_0 ;
  wire \read_data_bits[3][28]_i_2_n_0 ;
  wire \read_data_bits[3][29]_i_1_n_0 ;
  wire \read_data_bits[3][29]_i_2_n_0 ;
  wire \read_data_bits[3][2]_i_1_n_0 ;
  wire \read_data_bits[3][2]_i_2_n_0 ;
  wire \read_data_bits[3][30]_i_1_n_0 ;
  wire \read_data_bits[3][30]_i_2_n_0 ;
  wire \read_data_bits[3][31]_i_1_n_0 ;
  wire \read_data_bits[3][31]_i_2_n_0 ;
  wire \read_data_bits[3][32]_i_1_n_0 ;
  wire \read_data_bits[3][32]_i_2_n_0 ;
  wire \read_data_bits[3][33]_i_1_n_0 ;
  wire \read_data_bits[3][33]_i_2_n_0 ;
  wire \read_data_bits[3][34]_i_1_n_0 ;
  wire \read_data_bits[3][34]_i_2_n_0 ;
  wire \read_data_bits[3][35]_i_1_n_0 ;
  wire \read_data_bits[3][35]_i_2_n_0 ;
  wire \read_data_bits[3][36]_i_1_n_0 ;
  wire \read_data_bits[3][36]_i_2_n_0 ;
  wire \read_data_bits[3][37]_i_1_n_0 ;
  wire \read_data_bits[3][37]_i_2_n_0 ;
  wire \read_data_bits[3][38]_i_1_n_0 ;
  wire \read_data_bits[3][38]_i_2_n_0 ;
  wire \read_data_bits[3][39]_i_1_n_0 ;
  wire \read_data_bits[3][39]_i_2_n_0 ;
  wire \read_data_bits[3][3]_i_1_n_0 ;
  wire \read_data_bits[3][3]_i_2_n_0 ;
  wire \read_data_bits[3][40]_i_1_n_0 ;
  wire \read_data_bits[3][40]_i_2_n_0 ;
  wire \read_data_bits[3][41]_i_1_n_0 ;
  wire \read_data_bits[3][41]_i_2_n_0 ;
  wire \read_data_bits[3][42]_i_1_n_0 ;
  wire \read_data_bits[3][42]_i_2_n_0 ;
  wire \read_data_bits[3][43]_i_1_n_0 ;
  wire \read_data_bits[3][43]_i_2_n_0 ;
  wire \read_data_bits[3][44]_i_1_n_0 ;
  wire \read_data_bits[3][44]_i_2_n_0 ;
  wire \read_data_bits[3][45]_i_1_n_0 ;
  wire \read_data_bits[3][45]_i_2_n_0 ;
  wire \read_data_bits[3][46]_i_1_n_0 ;
  wire \read_data_bits[3][46]_i_2_n_0 ;
  wire \read_data_bits[3][47]_i_1_n_0 ;
  wire \read_data_bits[3][47]_i_2_n_0 ;
  wire \read_data_bits[3][47]_i_3_n_0 ;
  wire \read_data_bits[3][4]_i_1_n_0 ;
  wire \read_data_bits[3][4]_i_2_n_0 ;
  wire \read_data_bits[3][5]_i_1_n_0 ;
  wire \read_data_bits[3][5]_i_2_n_0 ;
  wire \read_data_bits[3][6]_i_1_n_0 ;
  wire \read_data_bits[3][6]_i_2_n_0 ;
  wire \read_data_bits[3][7]_i_1_n_0 ;
  wire \read_data_bits[3][7]_i_2_n_0 ;
  wire \read_data_bits[3][8]_i_1_n_0 ;
  wire \read_data_bits[3][8]_i_2_n_0 ;
  wire \read_data_bits[3][9]_i_1_n_0 ;
  wire \read_data_bits[3][9]_i_2_n_0 ;
  wire [47:0]\read_data_bits[3]_23 ;
  wire \read_data_bits_reg[0][0]_0 ;
  wire \read_data_bits_reg[0][10]_0 ;
  wire \read_data_bits_reg[0][11]_0 ;
  wire \read_data_bits_reg[0][12]_0 ;
  wire \read_data_bits_reg[0][13]_0 ;
  wire \read_data_bits_reg[0][14]_0 ;
  wire \read_data_bits_reg[0][15]_0 ;
  wire \read_data_bits_reg[0][16]_0 ;
  wire \read_data_bits_reg[0][17]_0 ;
  wire \read_data_bits_reg[0][18]_0 ;
  wire \read_data_bits_reg[0][19]_0 ;
  wire \read_data_bits_reg[0][1]_0 ;
  wire \read_data_bits_reg[0][20]_0 ;
  wire \read_data_bits_reg[0][21]_0 ;
  wire \read_data_bits_reg[0][22]_0 ;
  wire \read_data_bits_reg[0][23]_0 ;
  wire \read_data_bits_reg[0][24]_0 ;
  wire \read_data_bits_reg[0][25]_0 ;
  wire \read_data_bits_reg[0][26]_0 ;
  wire \read_data_bits_reg[0][27]_0 ;
  wire \read_data_bits_reg[0][28]_0 ;
  wire \read_data_bits_reg[0][29]_0 ;
  wire \read_data_bits_reg[0][2]_0 ;
  wire \read_data_bits_reg[0][30]_0 ;
  wire \read_data_bits_reg[0][31]_0 ;
  wire \read_data_bits_reg[0][32]_0 ;
  wire \read_data_bits_reg[0][33]_0 ;
  wire \read_data_bits_reg[0][34]_0 ;
  wire \read_data_bits_reg[0][35]_0 ;
  wire \read_data_bits_reg[0][36]_0 ;
  wire \read_data_bits_reg[0][37]_0 ;
  wire \read_data_bits_reg[0][38]_0 ;
  wire \read_data_bits_reg[0][39]_0 ;
  wire \read_data_bits_reg[0][3]_0 ;
  wire \read_data_bits_reg[0][40]_0 ;
  wire \read_data_bits_reg[0][41]_0 ;
  wire \read_data_bits_reg[0][42]_0 ;
  wire \read_data_bits_reg[0][43]_0 ;
  wire \read_data_bits_reg[0][44]_0 ;
  wire \read_data_bits_reg[0][45]_0 ;
  wire \read_data_bits_reg[0][46]_0 ;
  wire \read_data_bits_reg[0][47]_0 ;
  wire \read_data_bits_reg[0][4]_0 ;
  wire \read_data_bits_reg[0][5]_0 ;
  wire \read_data_bits_reg[0][6]_0 ;
  wire \read_data_bits_reg[0][7]_0 ;
  wire \read_data_bits_reg[0][8]_0 ;
  wire \read_data_bits_reg[0][9]_0 ;
  wire \read_data_bits_reg[1][0]_0 ;
  wire \read_data_bits_reg[1][10]_0 ;
  wire \read_data_bits_reg[1][11]_0 ;
  wire \read_data_bits_reg[1][12]_0 ;
  wire \read_data_bits_reg[1][13]_0 ;
  wire \read_data_bits_reg[1][14]_0 ;
  wire \read_data_bits_reg[1][15]_0 ;
  wire \read_data_bits_reg[1][16]_0 ;
  wire \read_data_bits_reg[1][17]_0 ;
  wire \read_data_bits_reg[1][18]_0 ;
  wire \read_data_bits_reg[1][19]_0 ;
  wire \read_data_bits_reg[1][1]_0 ;
  wire \read_data_bits_reg[1][20]_0 ;
  wire \read_data_bits_reg[1][21]_0 ;
  wire \read_data_bits_reg[1][22]_0 ;
  wire \read_data_bits_reg[1][23]_0 ;
  wire \read_data_bits_reg[1][24]_0 ;
  wire \read_data_bits_reg[1][25]_0 ;
  wire \read_data_bits_reg[1][26]_0 ;
  wire \read_data_bits_reg[1][27]_0 ;
  wire \read_data_bits_reg[1][28]_0 ;
  wire \read_data_bits_reg[1][29]_0 ;
  wire \read_data_bits_reg[1][2]_0 ;
  wire \read_data_bits_reg[1][30]_0 ;
  wire \read_data_bits_reg[1][31]_0 ;
  wire \read_data_bits_reg[1][3]_0 ;
  wire \read_data_bits_reg[1][5]_0 ;
  wire \read_data_bits_reg[1][6]_0 ;
  wire \read_data_bits_reg[1][7]_0 ;
  wire \read_data_bits_reg[1][8]_0 ;
  wire \read_data_bits_reg[1][9]_0 ;
  wire \read_data_bits_reg[2][32]_0 ;
  wire \read_data_bits_reg[2][33]_0 ;
  wire \read_data_bits_reg[2][34]_0 ;
  wire \read_data_bits_reg[2][37]_0 ;
  wire \read_data_bits_reg[2][41]_0 ;
  wire \read_data_bits_reg[2][44]_0 ;
  wire \read_data_bits_reg[2][45]_0 ;
  wire \read_data_bits_reg[2][47]_0 ;
  wire \read_data_bits_reg[3][35]_0 ;
  wire \read_data_bits_reg[3][36]_0 ;
  wire \read_data_bits_reg[3][38]_0 ;
  wire \read_data_bits_reg[3][39]_0 ;
  wire \read_data_bits_reg[3][40]_0 ;
  wire \read_data_bits_reg[3][42]_0 ;
  wire \read_data_bits_reg[3][46]_0 ;
  wire \read_data_bits_reg[3][47]_0 ;
  wire \rram_addr[0]_i_1_n_0 ;
  wire \rram_addr[10]_i_1_n_0 ;
  wire \rram_addr[11]_i_1_n_0 ;
  wire \rram_addr[11]_i_3_n_0 ;
  wire \rram_addr[11]_i_4_n_0 ;
  wire \rram_addr[11]_i_5_n_0 ;
  wire \rram_addr[11]_i_6_n_0 ;
  wire \rram_addr[12]_i_1_n_0 ;
  wire \rram_addr[13]_i_1_n_0 ;
  wire \rram_addr[14]_i_1_n_0 ;
  wire \rram_addr[15]_i_10_n_0 ;
  wire \rram_addr[15]_i_12_n_0 ;
  wire \rram_addr[15]_i_1_n_0 ;
  wire \rram_addr[15]_i_24_n_0 ;
  wire \rram_addr[15]_i_25_n_0 ;
  wire \rram_addr[15]_i_26_n_0 ;
  wire \rram_addr[15]_i_27_n_0 ;
  wire \rram_addr[15]_i_2_n_0 ;
  wire \rram_addr[15]_i_30_n_0 ;
  wire \rram_addr[15]_i_31_n_0 ;
  wire \rram_addr[15]_i_34_n_0 ;
  wire \rram_addr[15]_i_35_n_0 ;
  wire \rram_addr[15]_i_36_n_0 ;
  wire \rram_addr[15]_i_37_n_0 ;
  wire \rram_addr[15]_i_42_n_0 ;
  wire \rram_addr[15]_i_43_n_0 ;
  wire \rram_addr[15]_i_44_n_0 ;
  wire \rram_addr[15]_i_46_n_0 ;
  wire \rram_addr[15]_i_47_n_0 ;
  wire \rram_addr[15]_i_48_0 ;
  wire \rram_addr[15]_i_48_n_0 ;
  wire \rram_addr[15]_i_4_n_0 ;
  wire \rram_addr[15]_i_5_n_0 ;
  wire \rram_addr[15]_i_63_n_0 ;
  wire \rram_addr[15]_i_6_n_0 ;
  wire \rram_addr[15]_i_9_n_0 ;
  wire \rram_addr[1]_i_1_n_0 ;
  wire \rram_addr[2]_i_1_n_0 ;
  wire \rram_addr[3]_i_1_n_0 ;
  wire \rram_addr[3]_i_3_n_0 ;
  wire \rram_addr[3]_i_4_n_0 ;
  wire \rram_addr[3]_i_5_n_0 ;
  wire \rram_addr[3]_i_6_n_0 ;
  wire \rram_addr[4]_i_1_n_0 ;
  wire \rram_addr[5]_i_1_n_0 ;
  wire \rram_addr[6]_i_1_n_0 ;
  wire \rram_addr[7]_i_1_n_0 ;
  wire \rram_addr[7]_i_3_n_0 ;
  wire \rram_addr[7]_i_4_n_0 ;
  wire \rram_addr[7]_i_5_n_0 ;
  wire \rram_addr[7]_i_6_n_0 ;
  wire \rram_addr[8]_i_1_n_0 ;
  wire \rram_addr[9]_i_1_n_0 ;
  wire \rram_addr_reg[0]_0 ;
  wire [0:0]\rram_addr_reg[0]_1 ;
  wire \rram_addr_reg[11]_i_2_n_0 ;
  wire \rram_addr_reg[11]_i_2_n_1 ;
  wire \rram_addr_reg[11]_i_2_n_2 ;
  wire \rram_addr_reg[11]_i_2_n_3 ;
  wire [15:0]\rram_addr_reg[15]_0 ;
  wire [0:0]\rram_addr_reg[15]_1 ;
  wire \rram_addr_reg[15]_i_13_0 ;
  wire \rram_addr_reg[15]_i_13_1 ;
  wire [0:0]\rram_addr_reg[15]_i_13_2 ;
  wire [0:0]\rram_addr_reg[15]_i_13_3 ;
  wire \rram_addr_reg[15]_i_13_n_2 ;
  wire \rram_addr_reg[15]_i_13_n_3 ;
  wire \rram_addr_reg[15]_i_14_n_1 ;
  wire \rram_addr_reg[15]_i_14_n_2 ;
  wire \rram_addr_reg[15]_i_14_n_3 ;
  wire \rram_addr_reg[15]_i_28_0 ;
  wire \rram_addr_reg[15]_i_28_1 ;
  wire \rram_addr_reg[15]_i_28_2 ;
  wire \rram_addr_reg[15]_i_28_3 ;
  wire \rram_addr_reg[15]_i_28_4 ;
  wire \rram_addr_reg[15]_i_28_5 ;
  wire \rram_addr_reg[15]_i_28_n_0 ;
  wire \rram_addr_reg[15]_i_28_n_1 ;
  wire \rram_addr_reg[15]_i_28_n_2 ;
  wire \rram_addr_reg[15]_i_28_n_3 ;
  wire [3:0]\rram_addr_reg[15]_i_7 ;
  wire [42:0]\rram_addr_reg[15]_i_8_0 ;
  wire \rram_addr_reg[15]_i_8_n_1 ;
  wire \rram_addr_reg[15]_i_8_n_2 ;
  wire \rram_addr_reg[15]_i_8_n_3 ;
  wire \rram_addr_reg[1]_0 ;
  wire \rram_addr_reg[3]_i_2_n_0 ;
  wire \rram_addr_reg[3]_i_2_n_1 ;
  wire \rram_addr_reg[3]_i_2_n_2 ;
  wire \rram_addr_reg[3]_i_2_n_3 ;
  wire \rram_addr_reg[7]_i_2_n_0 ;
  wire \rram_addr_reg[7]_i_2_n_1 ;
  wire \rram_addr_reg[7]_i_2_n_2 ;
  wire \rram_addr_reg[7]_i_2_n_3 ;
  wire rram_busy;
  wire [47:0]sa_do;
  wire sa_do_40_sn_1;
  wire sa_rdy;
  wire sa_rdy_0;
  wire sa_rdy_1;
  wire set_rst_loop;
  wire set_rst_loop_i_1_n_0;
  wire set_rst_loop_i_3_n_0;
  wire set_rst_loop_i_4_n_0;
  wire set_rst_loop_reg_0;
  wire set_rst_loop_reg_1;
  wire set_rst_loop_reg_2;
  wire [0:0]sl_dac_rst_lvl_start;
  wire [1:1]state;
  wire \success_counter[0]_i_11_n_0 ;
  wire \success_counter[0]_i_1_n_0 ;
  wire \success_counter[0]_i_3_n_0 ;
  wire \success_counter[0]_i_4_0 ;
  wire \success_counter[0]_i_4_n_0 ;
  wire \success_counter[0]_i_5_n_0 ;
  wire \success_counter[0]_i_6_n_0 ;
  wire \success_counter[0]_i_7_n_0 ;
  wire \success_counter[0]_i_8_n_0 ;
  wire \success_counter[0]_i_9_n_0 ;
  wire \success_counter[12]_i_2_n_0 ;
  wire \success_counter[12]_i_3_n_0 ;
  wire \success_counter[12]_i_4_n_0 ;
  wire \success_counter[12]_i_5_n_0 ;
  wire \success_counter[4]_i_2_n_0 ;
  wire \success_counter[4]_i_3_n_0 ;
  wire \success_counter[4]_i_4_n_0 ;
  wire \success_counter[4]_i_5_n_0 ;
  wire \success_counter[8]_i_2_n_0 ;
  wire \success_counter[8]_i_3_n_0 ;
  wire \success_counter[8]_i_4_n_0 ;
  wire \success_counter[8]_i_5_n_0 ;
  wire \success_counter_reg[0]_i_2_n_0 ;
  wire \success_counter_reg[0]_i_2_n_1 ;
  wire \success_counter_reg[0]_i_2_n_2 ;
  wire \success_counter_reg[0]_i_2_n_3 ;
  wire \success_counter_reg[0]_i_2_n_4 ;
  wire \success_counter_reg[0]_i_2_n_5 ;
  wire \success_counter_reg[0]_i_2_n_6 ;
  wire \success_counter_reg[0]_i_2_n_7 ;
  wire \success_counter_reg[10]_0 ;
  wire \success_counter_reg[11]_0 ;
  wire \success_counter_reg[12]_i_1_n_1 ;
  wire \success_counter_reg[12]_i_1_n_2 ;
  wire \success_counter_reg[12]_i_1_n_3 ;
  wire \success_counter_reg[12]_i_1_n_4 ;
  wire \success_counter_reg[12]_i_1_n_5 ;
  wire \success_counter_reg[12]_i_1_n_6 ;
  wire \success_counter_reg[12]_i_1_n_7 ;
  wire \success_counter_reg[13]_0 ;
  wire \success_counter_reg[14]_0 ;
  wire \success_counter_reg[15]_0 ;
  wire \success_counter_reg[4]_0 ;
  wire \success_counter_reg[4]_i_1_n_0 ;
  wire \success_counter_reg[4]_i_1_n_1 ;
  wire \success_counter_reg[4]_i_1_n_2 ;
  wire \success_counter_reg[4]_i_1_n_3 ;
  wire \success_counter_reg[4]_i_1_n_4 ;
  wire \success_counter_reg[4]_i_1_n_5 ;
  wire \success_counter_reg[4]_i_1_n_6 ;
  wire \success_counter_reg[4]_i_1_n_7 ;
  wire \success_counter_reg[8]_i_1_n_0 ;
  wire \success_counter_reg[8]_i_1_n_1 ;
  wire \success_counter_reg[8]_i_1_n_2 ;
  wire \success_counter_reg[8]_i_1_n_3 ;
  wire \success_counter_reg[8]_i_1_n_4 ;
  wire \success_counter_reg[8]_i_1_n_5 ;
  wire \success_counter_reg[8]_i_1_n_6 ;
  wire \success_counter_reg[8]_i_1_n_7 ;
  wire [1:0]wl_dac_rst_lvl_start;
  wire [7:0]wl_dac_rst_lvl_step;
  wire [1:0]wl_dac_set_lvl_start;
  wire \wl_loop[0]_i_16 ;
  wire \wl_loop[0]_i_17_0 ;
  wire \wl_loop[0]_i_17_n_0 ;
  wire \wl_loop[0]_i_26_n_0 ;
  wire \wl_loop[0]_i_4 ;
  wire [0:0]\wl_loop[0]_i_4_0 ;
  wire \wl_loop[0]_i_4_1 ;
  wire \wl_loop[0]_i_6_0 ;
  wire \wl_loop[1]_i_8 ;
  wire \wl_loop[2]_i_19_n_0 ;
  wire \wl_loop[2]_i_20_n_0 ;
  wire \wl_loop[2]_i_3 ;
  wire \wl_loop[3]_i_12 ;
  wire \wl_loop[3]_i_30_n_0 ;
  wire \wl_loop[3]_i_31_n_0 ;
  wire \wl_loop[3]_i_32_n_0 ;
  wire \wl_loop[3]_i_33_n_0 ;
  wire \wl_loop[4]_i_31_n_0 ;
  wire \wl_loop[4]_i_32_n_0 ;
  wire \wl_loop[4]_i_33_n_0 ;
  wire \wl_loop[4]_i_34_n_0 ;
  wire \wl_loop[4]_i_35_n_0 ;
  wire \wl_loop[4]_i_38_n_0 ;
  wire \wl_loop[4]_i_39_n_0 ;
  wire \wl_loop[4]_i_40_n_0 ;
  wire \wl_loop[4]_i_41_n_0 ;
  wire \wl_loop[4]_i_42_0 ;
  wire \wl_loop[4]_i_42_n_0 ;
  wire \wl_loop[4]_i_43_n_0 ;
  wire \wl_loop[4]_i_44_n_0 ;
  wire \wl_loop[4]_i_45_0 ;
  wire \wl_loop[4]_i_45_n_0 ;
  wire \wl_loop[4]_i_46_n_0 ;
  wire \wl_loop[4]_i_47_n_0 ;
  wire \wl_loop[4]_i_48_n_0 ;
  wire \wl_loop[4]_i_49_n_0 ;
  wire \wl_loop[4]_i_50_n_0 ;
  wire \wl_loop[4]_i_51_n_0 ;
  wire \wl_loop[4]_i_52_n_0 ;
  wire \wl_loop[4]_i_6 ;
  wire \wl_loop[5]_i_8 ;
  wire \wl_loop[6]_i_8 ;
  wire \wl_loop[7]_i_10_n_0 ;
  wire \wl_loop[7]_i_11_n_0 ;
  wire \wl_loop[7]_i_12_n_0 ;
  wire \wl_loop[7]_i_13_n_0 ;
  wire \wl_loop[7]_i_14_n_0 ;
  wire \wl_loop[7]_i_15_n_0 ;
  wire \wl_loop[7]_i_1_n_0 ;
  wire \wl_loop[7]_i_22 ;
  wire \wl_loop[7]_i_30_n_0 ;
  wire \wl_loop[7]_i_31_n_0 ;
  wire \wl_loop[7]_i_32_n_0 ;
  wire \wl_loop[7]_i_33_n_0 ;
  wire \wl_loop[7]_i_34_n_0 ;
  wire \wl_loop[7]_i_35_n_0 ;
  wire \wl_loop[7]_i_37_n_0 ;
  wire \wl_loop[7]_i_38_n_0 ;
  wire \wl_loop[7]_i_39_n_0 ;
  wire \wl_loop[7]_i_40_n_0 ;
  wire \wl_loop[7]_i_45_n_0 ;
  wire \wl_loop[7]_i_55_n_0 ;
  wire \wl_loop[7]_i_56_n_0 ;
  wire \wl_loop[7]_i_57_n_0 ;
  wire \wl_loop[7]_i_58_n_0 ;
  wire \wl_loop[7]_i_82 ;
  wire \wl_loop_reg[0]_0 ;
  wire \wl_loop_reg[0]_1 ;
  wire \wl_loop_reg[0]_2 ;
  wire \wl_loop_reg[1]_0 ;
  wire \wl_loop_reg[1]_1 ;
  wire \wl_loop_reg[1]_2 ;
  wire \wl_loop_reg[2]_0 ;
  wire \wl_loop_reg[2]_1 ;
  wire \wl_loop_reg[2]_2 ;
  wire \wl_loop_reg[2]_3 ;
  wire \wl_loop_reg[3]_0 ;
  wire \wl_loop_reg[3]_1 ;
  wire \wl_loop_reg[3]_2 ;
  wire \wl_loop_reg[3]_3 ;
  wire \wl_loop_reg[3]_4 ;
  wire \wl_loop_reg[3]_i_18_0 ;
  wire \wl_loop_reg[3]_i_18_1 ;
  wire \wl_loop_reg[3]_i_18_2 ;
  wire \wl_loop_reg[3]_i_18_3 ;
  wire \wl_loop_reg[3]_i_18_4 ;
  wire \wl_loop_reg[3]_i_18_5 ;
  wire \wl_loop_reg[3]_i_18_6 ;
  wire \wl_loop_reg[3]_i_18_7 ;
  wire \wl_loop_reg[3]_i_18_n_0 ;
  wire \wl_loop_reg[3]_i_18_n_1 ;
  wire \wl_loop_reg[3]_i_18_n_2 ;
  wire \wl_loop_reg[3]_i_18_n_3 ;
  wire \wl_loop_reg[4]_0 ;
  wire \wl_loop_reg[4]_1 ;
  wire \wl_loop_reg[4]_2 ;
  wire \wl_loop_reg[4]_3 ;
  wire \wl_loop_reg[4]_i_30_n_1 ;
  wire \wl_loop_reg[4]_i_30_n_2 ;
  wire \wl_loop_reg[4]_i_30_n_3 ;
  wire \wl_loop_reg[5]_0 ;
  wire \wl_loop_reg[5]_1 ;
  wire \wl_loop_reg[5]_2 ;
  wire \wl_loop_reg[5]_3 ;
  wire \wl_loop_reg[5]_4 ;
  wire \wl_loop_reg[6]_0 ;
  wire \wl_loop_reg[6]_1 ;
  wire \wl_loop_reg[6]_2 ;
  wire \wl_loop_reg[6]_3 ;
  wire \wl_loop_reg[7]_0 ;
  wire \wl_loop_reg[7]_1 ;
  wire \wl_loop_reg[7]_2 ;
  wire \wl_loop_reg[7]_3 ;
  wire [7:0]\wl_loop_reg[7]_4 ;
  wire \wl_loop_reg[7]_i_36_0 ;
  wire \wl_loop_reg[7]_i_36_1 ;
  wire \wl_loop_reg[7]_i_36_2 ;
  wire \wl_loop_reg[7]_i_36_3 ;
  wire \wl_loop_reg[7]_i_36_4 ;
  wire \wl_loop_reg[7]_i_36_5 ;
  wire \wl_loop_reg[7]_i_36_6 ;
  wire \wl_loop_reg[7]_i_36_7 ;
  wire \wl_loop_reg[7]_i_36_n_1 ;
  wire \wl_loop_reg[7]_i_36_n_2 ;
  wire \wl_loop_reg[7]_i_36_n_3 ;
  wire [3:0]\NLW_FSM_sequential_state_reg[1]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[1]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[1]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[2]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_state_reg[2]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[3]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[3]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[3]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[3]_i_24_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[4]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[4]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[4]_i_29_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[4]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_bsl_loop_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_bsl_loop_reg[4]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_counter_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_failure_counter_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_failure_counter_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_failure_counter_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_failure_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_prdata_sr_reg[150]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[150]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_prdata_sr_reg[150]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[150]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[150]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[150]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_prdata_sr_reg[151]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[151]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[151]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[152]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_pw_loop_reg[6]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_rram_addr_reg[15]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_rram_addr_reg[15]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_rram_addr_reg[15]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_rram_addr_reg[15]_i_28_O_UNCONNECTED ;
  wire [3:3]\NLW_rram_addr_reg[15]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_success_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_wl_loop_reg[4]_i_30_O_UNCONNECTED ;
  wire [3:3]\NLW_wl_loop_reg[7]_i_36_CO_UNCONNECTED ;

  assign sa_do_40_sp_1 = sa_do_40_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state[0]_i_3_n_0 ),
        .I4(\FSM_sequential_state[0]_i_4_n_0 ),
        .I5(\FSM_sequential_state[0]_i_5_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFBAB)) 
    \FSM_sequential_state[0]_i_10 
       (.I0(\FSM_sequential_state[0]_i_13_n_0 ),
        .I1(fsm_go),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state[2]_i_8_0 [0]),
        .I4(state),
        .O(\FSM_sequential_state[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[0]_i_11 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000055F3000000)) 
    \FSM_sequential_state[0]_i_12 
       (.I0(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I1(sa_rdy),
        .I2(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \FSM_sequential_state[0]_i_13 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state[2]_i_8_0 [1]),
        .I2(\FSM_sequential_state[2]_i_8_0 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF7)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I1(\FSM_sequential_state[1]_i_10_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(\FSM_sequential_state[0]_i_6_n_0 ),
        .I5(\FSM_sequential_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F202F202F2F)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state[1]_i_6_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state[0]_i_8_n_0 ),
        .I4(\FSM_sequential_state[0]_i_9_n_0 ),
        .I5(sa_do_40_sn_1),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEEEFEE)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state[0]_i_10_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8_0 [0]),
        .I4(sa_rdy_0),
        .I5(\FSM_sequential_state[2]_i_8_0 [1]),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I1(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\FSM_sequential_state[0]_i_11_n_0 ),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0C023C0200023002)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(\FSM_sequential_state_reg[3]_20 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I5(\prdata_sr_reg[150]_i_12_n_1 ),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0200020)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(\prdata_sr_reg[150]_i_11_n_1 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I5(\FSM_sequential_state[0]_i_12_n_0 ),
        .O(\FSM_sequential_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC703C700F703F700)) 
    \FSM_sequential_state[0]_i_8 
       (.I0(sa_rdy_0),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(fsm_go),
        .I5(\FSM_sequential_state_reg[2]_i_11_n_3 ),
        .O(\FSM_sequential_state[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \FSM_sequential_state[0]_i_9 
       (.I0(\FSM_sequential_state_reg[4]_2 [1]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I3(sa_rdy),
        .O(\FSM_sequential_state[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_10 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFF03FF)) 
    \FSM_sequential_state[1]_i_11 
       (.I0(state),
        .I1(\FSM_sequential_state[2]_i_8_0 [0]),
        .I2(\FSM_sequential_state[2]_i_8_0 [2]),
        .I3(fsm_go),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .I5(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA0A000003F330000)) 
    \FSM_sequential_state[1]_i_13 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(sa_rdy_0),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(CO),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[1]_i_14 
       (.I0(\FSM_sequential_state[1]_i_20_n_0 ),
        .I1(\FSM_sequential_state[1]_i_21_n_0 ),
        .I2(\FSM_sequential_state[1]_i_22_n_0 ),
        .I3(\FSM_sequential_state[1]_i_23_n_0 ),
        .I4(\FSM_sequential_state[1]_i_24_n_0 ),
        .I5(\FSM_sequential_state[1]_i_25_n_0 ),
        .O(\FSM_sequential_state[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \FSM_sequential_state[1]_i_15 
       (.I0(\attempts_counter_reg[7]_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [89]),
        .I2(\FSM_sequential_state[1]_i_26_n_0 ),
        .I3(\FSM_sequential_state[1]_i_27_n_0 ),
        .O(\FSM_sequential_state[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\FSM_sequential_state[1]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\FSM_sequential_state[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hCCCDCFCD)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_20 
       (.I0(set_rst_loop),
        .I1(sa_do[7]),
        .I2(p_1_in264_in),
        .I3(sa_do[9]),
        .I4(p_1_in258_in),
        .I5(\FSM_sequential_state[1]_i_35_n_0 ),
        .O(\FSM_sequential_state[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_21 
       (.I0(set_rst_loop),
        .I1(sa_do[5]),
        .I2(p_1_in270_in),
        .I3(sa_do[39]),
        .I4(\mask_reg[47]_0 [18]),
        .I5(\FSM_sequential_state[1]_i_36_n_0 ),
        .O(\FSM_sequential_state[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_22 
       (.I0(set_rst_loop),
        .I1(sa_do[15]),
        .I2(p_1_in240_in),
        .I3(sa_do[42]),
        .I4(\mask_reg[47]_0 [21]),
        .I5(\FSM_sequential_state[1]_i_37_n_0 ),
        .O(\FSM_sequential_state[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_23 
       (.I0(set_rst_loop),
        .I1(sa_do[13]),
        .I2(p_1_in246_in),
        .I3(sa_do[23]),
        .I4(\mask_reg[47]_0 [2]),
        .I5(\FSM_sequential_state[1]_i_38_n_0 ),
        .O(\FSM_sequential_state[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFDDDDD)) 
    \FSM_sequential_state[1]_i_24 
       (.I0(sa_rdy),
        .I1(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I2(set_rst_loop),
        .I3(sa_do[38]),
        .I4(\mask_reg[47]_0 [17]),
        .I5(\FSM_sequential_state[1]_i_39_n_0 ),
        .O(\FSM_sequential_state[1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[1]_i_25 
       (.I0(\FSM_sequential_state[1]_i_40_n_0 ),
        .I1(\FSM_sequential_state[1]_i_41_n_0 ),
        .I2(\FSM_sequential_state[1]_i_42_n_0 ),
        .I3(\FSM_sequential_state[1]_i_43_n_0 ),
        .I4(\FSM_sequential_state[1]_i_44_n_0 ),
        .O(\FSM_sequential_state[1]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \FSM_sequential_state[1]_i_26 
       (.I0(diag_bits[18]),
        .I1(\failure_counter_reg[13]_0 [16]),
        .I2(\failure_counter_reg[13]_0 [10]),
        .I3(\failure_counter_reg[13]_0 [15]),
        .I4(\FSM_sequential_state[1]_i_45_n_0 ),
        .O(\FSM_sequential_state[1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \FSM_sequential_state[1]_i_27 
       (.I0(\failure_counter_reg[13]_0 [14]),
        .I1(diag_bits[25]),
        .I2(\failure_counter_reg[13]_0 [17]),
        .I3(diag_bits[30]),
        .I4(\FSM_sequential_state[1]_i_46_n_0 ),
        .O(\FSM_sequential_state[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[1]_i_28 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [114]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [113]),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\FSM_sequential_state[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[1]_i_29 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [112]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [111]),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\FSM_sequential_state[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h5455555544444444)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state[1]_i_7_n_0 ),
        .I2(\FSM_sequential_state[1]_i_8_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I5(\FSM_sequential_state[1]_i_10_n_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[1]_i_30 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [110]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [109]),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\FSM_sequential_state[1]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_31 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\FSM_sequential_state[1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_35 
       (.I0(\mask_reg[47]_0 [12]),
        .I1(sa_do[33]),
        .I2(\mask_reg[47]_0 [1]),
        .I3(sa_do[4]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_36 
       (.I0(\mask_reg[47]_0 [26]),
        .I1(sa_do[47]),
        .I2(\mask_reg[47]_0 [4]),
        .I3(sa_do[25]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_37 
       (.I0(\mask_reg[47]_0 [23]),
        .I1(sa_do[44]),
        .I2(p_1_in228_in),
        .I3(sa_do[19]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_38 
       (.I0(\mask_reg[47]_0 [20]),
        .I1(sa_do[41]),
        .I2(p_1_in243_in),
        .I3(sa_do[14]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_39 
       (.I0(set_rst_loop),
        .I1(sa_do[2]),
        .I2(\mask_reg[47]_0 [0]),
        .I3(sa_do[12]),
        .I4(p_1_in249_in),
        .I5(\FSM_sequential_state[1]_i_47_n_0 ),
        .O(\FSM_sequential_state[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AAAAABABAAAAA)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\FSM_sequential_state[1]_i_11_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I4(sa_rdy),
        .I5(\FSM_sequential_state[1]_i_2_0 ),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEAA)) 
    \FSM_sequential_state[1]_i_40 
       (.I0(\FSM_sequential_state[1]_i_48_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[22]),
        .I3(p_1_in219_in),
        .I4(\FSM_sequential_state[1]_i_49_n_0 ),
        .I5(\FSM_sequential_state[1]_i_50_n_0 ),
        .O(\FSM_sequential_state[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_41 
       (.I0(set_rst_loop),
        .I1(sa_do[1]),
        .I2(p_1_in282_in),
        .I3(sa_do[6]),
        .I4(p_1_in267_in),
        .I5(\FSM_sequential_state[1]_i_51_n_0 ),
        .O(\FSM_sequential_state[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_42 
       (.I0(set_rst_loop),
        .I1(sa_do[26]),
        .I2(\mask_reg[47]_0 [5]),
        .I3(sa_do[28]),
        .I4(\mask_reg[47]_0 [7]),
        .I5(\FSM_sequential_state[1]_i_52_n_0 ),
        .O(\FSM_sequential_state[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_43 
       (.I0(set_rst_loop),
        .I1(sa_do[16]),
        .I2(p_1_in237_in),
        .I3(sa_do[31]),
        .I4(\mask_reg[47]_0 [10]),
        .I5(\FSM_sequential_state[1]_i_53_n_0 ),
        .O(\FSM_sequential_state[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_44 
       (.I0(set_rst_loop),
        .I1(sa_do[10]),
        .I2(p_1_in255_in),
        .I3(sa_do[40]),
        .I4(\mask_reg[47]_0 [19]),
        .I5(\FSM_sequential_state[1]_i_54_n_0 ),
        .O(\FSM_sequential_state[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[1]_i_45 
       (.I0(\failure_counter_reg[13]_0 [11]),
        .I1(diag_bits[17]),
        .I2(\failure_counter_reg[13]_0 [12]),
        .I3(diag_bits[16]),
        .O(\FSM_sequential_state[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[1]_i_46 
       (.I0(diag_bits[28]),
        .I1(\failure_counter_reg[13]_0 [13]),
        .I2(diag_bits[31]),
        .I3(diag_bits[26]),
        .O(\FSM_sequential_state[1]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_47 
       (.I0(\mask_reg[47]_0 [11]),
        .I1(sa_do[32]),
        .I2(p_1_in276_in),
        .I3(sa_do[3]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_48 
       (.I0(p_1_in222_in),
        .I1(sa_do[21]),
        .I2(\mask_reg_n_0_[0] ),
        .I3(sa_do[0]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_49 
       (.I0(set_rst_loop),
        .I1(sa_do[8]),
        .I2(p_1_in261_in),
        .I3(sa_do[20]),
        .I4(p_1_in225_in),
        .I5(\FSM_sequential_state[1]_i_55_n_0 ),
        .O(\FSM_sequential_state[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00CA003300000000)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75EA6060)) 
    \FSM_sequential_state[1]_i_50 
       (.I0(set_rst_loop),
        .I1(sa_do[37]),
        .I2(\mask_reg[47]_0 [16]),
        .I3(sa_do[36]),
        .I4(\mask_reg[47]_0 [15]),
        .I5(\FSM_sequential_state[1]_i_56_n_0 ),
        .O(\FSM_sequential_state[1]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_51 
       (.I0(\mask_reg[47]_0 [24]),
        .I1(sa_do[45]),
        .I2(\mask_reg[47]_0 [9]),
        .I3(sa_do[30]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_52 
       (.I0(\mask_reg[47]_0 [22]),
        .I1(sa_do[43]),
        .I2(\mask_reg[47]_0 [8]),
        .I3(sa_do[29]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_53 
       (.I0(\mask_reg[47]_0 [6]),
        .I1(sa_do[27]),
        .I2(p_1_in234_in),
        .I3(sa_do[17]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_54 
       (.I0(\mask_reg[47]_0 [25]),
        .I1(sa_do[46]),
        .I2(p_1_in252_in),
        .I3(sa_do[11]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_55 
       (.I0(\mask_reg[47]_0 [3]),
        .I1(sa_do[24]),
        .I2(p_1_in231_in),
        .I3(sa_do[18]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h22F2F888)) 
    \FSM_sequential_state[1]_i_56 
       (.I0(\mask_reg[47]_0 [14]),
        .I1(sa_do[35]),
        .I2(\mask_reg[47]_0 [13]),
        .I3(sa_do[34]),
        .I4(set_rst_loop),
        .O(\FSM_sequential_state[1]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hB0BF)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\FSM_sequential_state_reg[4]_2 [1]),
        .I1(\prdata_sr_reg[151]_i_11_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABBAAAFAAAAAA)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(\FSM_sequential_state[1]_i_13_n_0 ),
        .I1(\prdata_sr_reg[150]_i_12_n_1 ),
        .I2(\FSM_sequential_state[1]_i_14_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EEE2FFFFFFFF)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(\FSM_sequential_state[1]_i_15_n_0 ),
        .I1(\mask_reg[18]_0 ),
        .I2(\success_counter[0]_i_11_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8_0 [3]),
        .I4(\FSM_sequential_state[2]_i_8_1 ),
        .I5(\mask[47]_i_10_n_0 ),
        .O(\FSM_sequential_state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEFFFF)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    \FSM_sequential_state[2]_i_15 
       (.I0(\prdata_sr[7]_i_22_n_0 ),
        .I1(\FSM_sequential_state[1]_i_10_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I3(\FSM_sequential_state[2]_i_28_n_0 ),
        .I4(\rram_addr[15]_i_27_n_0 ),
        .I5(\prdata_sr[9]_i_23_n_0 ),
        .O(\FSM_sequential_state[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[2]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [18]),
        .I1(\FSM_sequential_state_reg[2]_i_10_0 ),
        .I2(\FSM_sequential_state_reg[2]_i_10_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [17]),
        .O(\FSM_sequential_state[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8C04)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I3(sa_rdy_0),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\FSM_sequential_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_23 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD555555FF5F5F)) 
    \FSM_sequential_state[2]_i_28 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I2(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I3(\prdata_sr_reg[150]_i_12_n_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(state),
        .O(\FSM_sequential_state[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[2]_i_29 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\FSM_sequential_state_reg[2]_i_16_0 ),
        .I2(\FSM_sequential_state_reg[2]_i_16_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [15]),
        .O(\FSM_sequential_state[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00CC0C11)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_5 ),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(state),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[2]_i_30 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[2]_i_16_2 ),
        .I2(\FSM_sequential_state_reg[2]_i_16_3 ),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\FSM_sequential_state[2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[2]_i_31 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state[2]_i_35 ),
        .I2(\FSM_sequential_state_reg[2]_i_16_4 ),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\FSM_sequential_state[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[2]_i_33 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\FSM_sequential_state_reg[2]_i_16_0 ),
        .I2(\FSM_sequential_state_reg[2]_i_16_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [15]),
        .O(\FSM_sequential_state[2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[2]_i_34 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[2]_i_16_2 ),
        .I2(\FSM_sequential_state_reg[2]_i_16_3 ),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\FSM_sequential_state[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAAAAAA022AA)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_state[2]_i_42 
       (.I0(\FSM_sequential_state_reg[4]_0 [20]),
        .I1(\FSM_sequential_state_reg[4]_0 [19]),
        .I2(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\FSM_sequential_state[2]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_state[2]_i_43 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\FSM_sequential_state_reg[4]_0 [15]),
        .I2(\FSM_sequential_state_reg[4]_0 [17]),
        .O(\FSM_sequential_state[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_state[2]_i_44 
       (.I0(\FSM_sequential_state_reg[4]_0 [13]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [131]),
        .I2(\FSM_sequential_state_reg[4]_0 [14]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [132]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [130]),
        .I5(\FSM_sequential_state_reg[4]_0 [12]),
        .O(\FSM_sequential_state[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFFFF0EEEFFFF)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_i_11_n_3 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_58 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state[2]_i_35 ),
        .O(\counter_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(sa_rdy),
        .I1(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .O(sa_rdy_0));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(\FSM_sequential_state[2]_i_15_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I4(\FSM_sequential_state[1]_i_10_n_0 ),
        .I5(\FSM_sequential_state_reg[3]_0 ),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEFFFF)) 
    \FSM_sequential_state[2]_rep_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEFFFF)) 
    \FSM_sequential_state[2]_rep_i_1__0 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state[2]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005575)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(\FSM_sequential_state_reg[3]_21 ),
        .I1(\FSM_sequential_state[3]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\FSM_sequential_state[3]_i_4_n_0 ),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFECCCC)) 
    \FSM_sequential_state[3]_i_10 
       (.I0(CO),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h70005000)) 
    \FSM_sequential_state[3]_i_11 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hD0DF)) 
    \FSM_sequential_state[3]_i_13 
       (.I0(sa_rdy),
        .I1(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(fsm_go),
        .O(sa_rdy_1));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_14 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[1]_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\FSM_sequential_state[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\FSM_sequential_state[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_21 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_22 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\FSM_sequential_state[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_23 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\FSM_sequential_state[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_27 
       (.I0(in97[11]),
        .I1(\rram_addr_reg[15]_i_8_0 [27]),
        .I2(in97[10]),
        .I3(\rram_addr_reg[15]_i_8_0 [26]),
        .O(\addr_bits_reg[27] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_28 
       (.I0(in97[9]),
        .I1(\rram_addr_reg[15]_i_8_0 [25]),
        .I2(in97[8]),
        .I3(\rram_addr_reg[15]_i_8_0 [24]),
        .O(\addr_bits_reg[27] [0]));
  LUT6 #(
    .INIT(64'h00000000FFB100B1)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(\FSM_sequential_state_reg[4]_2 [1]),
        .I1(\FSM_sequential_state_reg[3]_20 ),
        .I2(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I3(state),
        .I4(\FSM_sequential_state[3]_i_8_n_0 ),
        .I5(\FSM_sequential_state[3]_i_9_n_0 ),
        .O(\FSM_sequential_state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[3]_i_33 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [108]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [107]),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\FSM_sequential_state[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[3]_i_34 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [106]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [105]),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\FSM_sequential_state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[3]_i_35 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [104]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [103]),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\FSM_sequential_state[3]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_36 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\FSM_sequential_state[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022220200)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(\FSM_sequential_state[3]_i_10_n_0 ),
        .I1(\FSM_sequential_state[3]_i_11_n_0 ),
        .I2(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_43 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\FSM_sequential_state[3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_44 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [96]),
        .I2(\FSM_sequential_state_reg[4]_0 [13]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [95]),
        .O(\FSM_sequential_state[3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_45 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [94]),
        .I2(\FSM_sequential_state_reg[4]_0 [11]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [93]),
        .O(\FSM_sequential_state[3]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_46 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [92]),
        .I2(\FSM_sequential_state_reg[4]_0 [9]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [91]),
        .O(\FSM_sequential_state[3]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_47 
       (.I0(in97[7]),
        .I1(\rram_addr_reg[15]_i_8_0 [23]),
        .I2(in97[6]),
        .I3(\rram_addr_reg[15]_i_8_0 [22]),
        .O(\FSM_sequential_state[3]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_48 
       (.I0(in97[5]),
        .I1(\rram_addr_reg[15]_i_8_0 [21]),
        .I2(in97[4]),
        .I3(\rram_addr_reg[15]_i_8_0 [20]),
        .O(\FSM_sequential_state[3]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_49 
       (.I0(in97[3]),
        .I1(\rram_addr_reg[15]_i_8_0 [19]),
        .I2(in97[2]),
        .I3(\rram_addr_reg[15]_i_8_0 [18]),
        .O(\FSM_sequential_state[3]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_50 
       (.I0(in97[1]),
        .I1(\rram_addr_reg[15]_i_8_0 [17]),
        .I2(in97[0]),
        .I3(\rram_addr_reg[15]_i_8_0 [16]),
        .O(\FSM_sequential_state[3]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \FSM_sequential_state[3]_i_8 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I1(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .O(\FSM_sequential_state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h880F8800)) 
    \FSM_sequential_state[3]_i_9 
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[2]_i_11_n_3 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \FSM_sequential_state[4]_i_1 
       (.I0(\FSM_sequential_state[4]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I2(\FSM_sequential_state[4]_i_4_n_0 ),
        .I3(\FSM_sequential_state[4]_i_5_n_0 ),
        .I4(\FSM_sequential_state[4]_i_6_n_0 ),
        .O(\FSM_sequential_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_10 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\FSM_sequential_state[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_sequential_state[4]_i_12 
       (.I0(\FSM_sequential_state[2]_i_8_0 [0]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(state),
        .O(\FSM_sequential_state[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[4]_i_13 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFEFF)) 
    \FSM_sequential_state[4]_i_14 
       (.I0(\FSM_sequential_state[4]_i_24_n_0 ),
        .I1(\FSM_sequential_state[4]_i_25_n_0 ),
        .I2(\FSM_sequential_state[4]_i_26_n_0 ),
        .I3(\FSM_sequential_state[4]_i_27_n_0 ),
        .I4(\FSM_sequential_state[4]_i_28_n_0 ),
        .I5(\read_data_bits[3][47]_i_2_n_0 ),
        .O(sa_do_40_sn_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[4]_i_16 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [102]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [101]),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\FSM_sequential_state[4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[4]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [100]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [99]),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\FSM_sequential_state[4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[4]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [98]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [97]),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\FSM_sequential_state[4]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\FSM_sequential_state[4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \FSM_sequential_state[4]_i_2 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[2]_rep_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_state[4]_i_23 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state_reg[2]_rep_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[4]_i_24 
       (.I0(\FSM_sequential_state[4]_i_33_n_0 ),
        .I1(\FSM_sequential_state[4]_i_34_n_0 ),
        .I2(\FSM_sequential_state[4]_i_35_n_0 ),
        .I3(\FSM_sequential_state[4]_i_36_n_0 ),
        .I4(\FSM_sequential_state[4]_i_37_n_0 ),
        .I5(\FSM_sequential_state[4]_i_38_n_0 ),
        .O(\FSM_sequential_state[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[4]_i_25 
       (.I0(\FSM_sequential_state[4]_i_39_n_0 ),
        .I1(\FSM_sequential_state[4]_i_40_n_0 ),
        .I2(\FSM_sequential_state[4]_i_41_n_0 ),
        .I3(\FSM_sequential_state[4]_i_42_n_0 ),
        .I4(\FSM_sequential_state[4]_i_43_n_0 ),
        .I5(\FSM_sequential_state[4]_i_44_n_0 ),
        .O(\FSM_sequential_state[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_state[4]_i_26 
       (.I0(sa_do[40]),
        .I1(\mask_reg[47]_0 [19]),
        .I2(sa_do[41]),
        .I3(\mask_reg[47]_0 [20]),
        .I4(\FSM_sequential_state[4]_i_45_n_0 ),
        .I5(\FSM_sequential_state[4]_i_46_n_0 ),
        .O(\FSM_sequential_state[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \FSM_sequential_state[4]_i_27 
       (.I0(sa_do[46]),
        .I1(\mask_reg[47]_0 [25]),
        .I2(sa_do[47]),
        .I3(\mask_reg[47]_0 [26]),
        .I4(\FSM_sequential_state[4]_i_47_n_0 ),
        .I5(\FSM_sequential_state[4]_i_48_n_0 ),
        .O(\FSM_sequential_state[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \FSM_sequential_state[4]_i_28 
       (.I0(\FSM_sequential_state[4]_i_49_n_0 ),
        .I1(\FSM_sequential_state[4]_i_50_n_0 ),
        .I2(\mask_reg[47]_0 [12]),
        .I3(sa_do[33]),
        .I4(\FSM_sequential_state[4]_i_51_n_0 ),
        .I5(\FSM_sequential_state[4]_i_52_n_0 ),
        .O(\FSM_sequential_state[4]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_30 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[4]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_31 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\FSM_sequential_state[4]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_32 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\FSM_sequential_state[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_state[4]_i_33 
       (.I0(sa_do[11]),
        .I1(p_1_in252_in),
        .I2(sa_do[10]),
        .I3(p_1_in255_in),
        .I4(\FSM_sequential_state[4]_i_60_n_0 ),
        .I5(\FSM_sequential_state[4]_i_61_n_0 ),
        .O(\FSM_sequential_state[4]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_34 
       (.I0(sa_do[14]),
        .I1(p_1_in243_in),
        .O(\FSM_sequential_state[4]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_35 
       (.I0(sa_do[15]),
        .I1(p_1_in240_in),
        .O(\FSM_sequential_state[4]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_36 
       (.I0(sa_do[13]),
        .I1(p_1_in246_in),
        .O(\FSM_sequential_state[4]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_37 
       (.I0(sa_do[12]),
        .I1(p_1_in249_in),
        .O(\FSM_sequential_state[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \FSM_sequential_state[4]_i_38 
       (.I0(\FSM_sequential_state[4]_i_62_n_0 ),
        .I1(\FSM_sequential_state[4]_i_63_n_0 ),
        .I2(\mask_reg[47]_0 [0]),
        .I3(sa_do[2]),
        .I4(\FSM_sequential_state[4]_i_64_n_0 ),
        .I5(\FSM_sequential_state[4]_i_65_n_0 ),
        .O(\FSM_sequential_state[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_state[4]_i_39 
       (.I0(sa_do[27]),
        .I1(\mask_reg[47]_0 [6]),
        .I2(sa_do[26]),
        .I3(\mask_reg[47]_0 [5]),
        .I4(\FSM_sequential_state[4]_i_66_n_0 ),
        .I5(\FSM_sequential_state[4]_i_67_n_0 ),
        .O(\FSM_sequential_state[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABAFABA)) 
    \FSM_sequential_state[4]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_12 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_40 
       (.I0(sa_do[30]),
        .I1(\mask_reg[47]_0 [9]),
        .O(\FSM_sequential_state[4]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_41 
       (.I0(sa_do[31]),
        .I1(\mask_reg[47]_0 [10]),
        .O(\FSM_sequential_state[4]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_42 
       (.I0(sa_do[28]),
        .I1(\mask_reg[47]_0 [7]),
        .O(\FSM_sequential_state[4]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_43 
       (.I0(sa_do[29]),
        .I1(\mask_reg[47]_0 [8]),
        .O(\FSM_sequential_state[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \FSM_sequential_state[4]_i_44 
       (.I0(\FSM_sequential_state[4]_i_68_n_0 ),
        .I1(\FSM_sequential_state[4]_i_69_n_0 ),
        .I2(p_1_in234_in),
        .I3(sa_do[17]),
        .I4(\FSM_sequential_state[4]_i_70_n_0 ),
        .I5(\FSM_sequential_state[4]_i_71_n_0 ),
        .O(\FSM_sequential_state[4]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_45 
       (.I0(sa_do[42]),
        .I1(\mask_reg[47]_0 [21]),
        .O(\FSM_sequential_state[4]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_46 
       (.I0(sa_do[43]),
        .I1(\mask_reg[47]_0 [22]),
        .O(\FSM_sequential_state[4]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_47 
       (.I0(sa_do[45]),
        .I1(\mask_reg[47]_0 [24]),
        .O(\FSM_sequential_state[4]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_48 
       (.I0(sa_do[44]),
        .I1(\mask_reg[47]_0 [23]),
        .O(\FSM_sequential_state[4]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_49 
       (.I0(sa_do[34]),
        .I1(\mask_reg[47]_0 [13]),
        .O(\FSM_sequential_state[4]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0DDD)) 
    \FSM_sequential_state[4]_i_5 
       (.I0(fsm_go),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(sa_rdy),
        .I3(\FSM_sequential_state[2]_i_8_0 [1]),
        .I4(\FSM_sequential_state[4]_i_12_n_0 ),
        .I5(\FSM_sequential_state[4]_i_13_n_0 ),
        .O(\FSM_sequential_state[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_50 
       (.I0(sa_do[35]),
        .I1(\mask_reg[47]_0 [14]),
        .O(\FSM_sequential_state[4]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_51 
       (.I0(sa_do[32]),
        .I1(\mask_reg[47]_0 [11]),
        .O(\FSM_sequential_state[4]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_state[4]_i_52 
       (.I0(sa_do[38]),
        .I1(\mask_reg[47]_0 [17]),
        .I2(sa_do[39]),
        .I3(\mask_reg[47]_0 [18]),
        .I4(\FSM_sequential_state[4]_i_72_n_0 ),
        .I5(\FSM_sequential_state[4]_i_73_n_0 ),
        .O(\FSM_sequential_state[4]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[4]_i_53 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [132]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [131]),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\FSM_sequential_state[4]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[4]_i_54 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [130]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [129]),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\FSM_sequential_state[4]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_state[4]_i_55 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [128]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [127]),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\FSM_sequential_state[4]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_56 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\FSM_sequential_state[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010100030)) 
    \FSM_sequential_state[4]_i_6 
       (.I0(sa_do_40_sn_1),
        .I1(\FSM_sequential_state_reg[2]_rep_1 ),
        .I2(\FSM_sequential_state[2]_i_8_0 [2]),
        .I3(\FSM_sequential_state[2]_i_8_0 [1]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .O(\FSM_sequential_state[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_60 
       (.I0(sa_do[9]),
        .I1(p_1_in258_in),
        .O(\FSM_sequential_state[4]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_61 
       (.I0(sa_do[8]),
        .I1(p_1_in261_in),
        .O(\FSM_sequential_state[4]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_62 
       (.I0(sa_do[0]),
        .I1(\mask_reg_n_0_[0] ),
        .O(\FSM_sequential_state[4]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_63 
       (.I0(sa_do[1]),
        .I1(p_1_in282_in),
        .O(\FSM_sequential_state[4]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_64 
       (.I0(sa_do[3]),
        .I1(p_1_in276_in),
        .O(\FSM_sequential_state[4]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_state[4]_i_65 
       (.I0(sa_do[7]),
        .I1(p_1_in264_in),
        .I2(sa_do[6]),
        .I3(p_1_in267_in),
        .I4(\FSM_sequential_state[4]_i_74_n_0 ),
        .I5(\FSM_sequential_state[4]_i_75_n_0 ),
        .O(\FSM_sequential_state[4]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_66 
       (.I0(sa_do[24]),
        .I1(\mask_reg[47]_0 [3]),
        .O(\FSM_sequential_state[4]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_67 
       (.I0(sa_do[25]),
        .I1(\mask_reg[47]_0 [4]),
        .O(\FSM_sequential_state[4]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_68 
       (.I0(sa_do[18]),
        .I1(p_1_in231_in),
        .O(\FSM_sequential_state[4]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_69 
       (.I0(sa_do[19]),
        .I1(p_1_in228_in),
        .O(\FSM_sequential_state[4]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_70 
       (.I0(sa_do[16]),
        .I1(p_1_in237_in),
        .O(\FSM_sequential_state[4]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_state[4]_i_71 
       (.I0(sa_do[22]),
        .I1(p_1_in219_in),
        .I2(sa_do[23]),
        .I3(\mask_reg[47]_0 [2]),
        .I4(\FSM_sequential_state[4]_i_76_n_0 ),
        .I5(\FSM_sequential_state[4]_i_77_n_0 ),
        .O(\FSM_sequential_state[4]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_72 
       (.I0(sa_do[37]),
        .I1(\mask_reg[47]_0 [16]),
        .O(\FSM_sequential_state[4]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_73 
       (.I0(sa_do[36]),
        .I1(\mask_reg[47]_0 [15]),
        .O(\FSM_sequential_state[4]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_74 
       (.I0(sa_do[5]),
        .I1(p_1_in270_in),
        .O(\FSM_sequential_state[4]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_75 
       (.I0(sa_do[4]),
        .I1(\mask_reg[47]_0 [1]),
        .O(\FSM_sequential_state[4]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_76 
       (.I0(sa_do[20]),
        .I1(p_1_in225_in),
        .O(\FSM_sequential_state[4]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_77 
       (.I0(sa_do[21]),
        .I1(p_1_in222_in),
        .O(\FSM_sequential_state[4]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_8 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\FSM_sequential_state[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[4]_i_9 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\FSM_sequential_state[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_2 [0]));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[1]_i_1_n_0 ),
        .Q(state));
  MUXF7 \FSM_sequential_state_reg[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_1_n_0 ),
        .S(\FSM_sequential_state_reg[4]_2 [2]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[1]_i_16 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[1]_i_16_n_0 ,\FSM_sequential_state_reg[1]_i_16_n_1 ,\FSM_sequential_state_reg[1]_i_16_n_2 ,\FSM_sequential_state_reg[1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\FSM_sequential_state[1]_i_28_n_0 ,\FSM_sequential_state[1]_i_29_n_0 ,\FSM_sequential_state[1]_i_30_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[1]_i_16_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[1]_i_31_n_0 ,\FSM_sequential_state_reg[1]_i_9_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[1]_i_9 
       (.CI(\FSM_sequential_state_reg[1]_i_16_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[1]_i_9_CO_UNCONNECTED [3],\FSM_sequential_state_reg[1]_i_9_n_1 ,\FSM_sequential_state_reg[1]_i_9_n_2 ,\FSM_sequential_state_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_state[1]_i_17_n_0 ,\FSM_sequential_state[1]_i_18_n_0 ,\FSM_sequential_state[1]_i_19_n_0 }));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_state_reg[2]" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_2 [1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[2]_i_10 
       (.CI(\FSM_sequential_state_reg[2]_i_16_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[2]_i_10_CO_UNCONNECTED [3],\FSM_sequential_state_reg[2]_i_10_n_1 ,\FSM_sequential_state_reg[2]_i_10_n_2 ,\FSM_sequential_state_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\prdata_sr[151]_i_6_0 ,\FSM_sequential_state[2]_i_18_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_state[2]_i_19_n_0 ,\prdata_sr[151]_i_6_1 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_11 
       (.CI(\FSM_sequential_state_reg[2]_i_22_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[2]_i_11_CO_UNCONNECTED [3:1],\FSM_sequential_state_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_state[2]_i_23_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[2]_i_16 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[2]_i_16_n_0 ,\FSM_sequential_state_reg[2]_i_16_n_1 ,\FSM_sequential_state_reg[2]_i_16_n_2 ,\FSM_sequential_state_reg[2]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[2]_i_29_n_0 ,\FSM_sequential_state[2]_i_30_n_0 ,\FSM_sequential_state[2]_i_31_n_0 ,\FSM_sequential_state_reg[2]_i_10_2 }),
        .O(\NLW_FSM_sequential_state_reg[2]_i_16_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[2]_i_33_n_0 ,\FSM_sequential_state[2]_i_34_n_0 ,\FSM_sequential_state_reg[2]_i_10_3 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[2]_i_22_n_0 ,\FSM_sequential_state_reg[2]_i_22_n_1 ,\FSM_sequential_state_reg[2]_i_22_n_2 ,\FSM_sequential_state_reg[2]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[2]_i_42_n_0 ,\FSM_sequential_state[2]_i_43_n_0 ,\FSM_sequential_state[2]_i_44_n_0 ,\FSM_sequential_state_reg[2]_i_11_0 }));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_state_reg[2]" *) 
  FDCE \FSM_sequential_state_reg[2]_rep 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state[2]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[2]_rep_1 ));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_state_reg[2]" *) 
  FDCE \FSM_sequential_state_reg[2]_rep__0 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state[2]_rep_i_1__0_n_0 ),
        .Q(\FSM_sequential_state_reg[2]_rep__0_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  FDCE \FSM_sequential_state_reg[3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_2 [2]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[3]_i_12 
       (.CI(\FSM_sequential_state_reg[3]_i_20_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[3]_i_12_CO_UNCONNECTED [3],\FSM_sequential_state_reg[3]_i_12_n_1 ,\FSM_sequential_state_reg[3]_i_12_n_2 ,\FSM_sequential_state_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_state[3]_i_21_n_0 ,\FSM_sequential_state[3]_i_22_n_0 ,\FSM_sequential_state[3]_i_23_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[3]_i_16 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[3]_i_16_n_0 ,\FSM_sequential_state_reg[3]_i_16_n_1 ,\FSM_sequential_state_reg[3]_i_16_n_2 ,\FSM_sequential_state_reg[3]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\FSM_sequential_state[3]_i_33_n_0 ,\FSM_sequential_state[3]_i_34_n_0 ,\FSM_sequential_state[3]_i_35_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[3]_i_16_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[3]_i_36_n_0 ,\FSM_sequential_state_reg[3]_i_7_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[3]_i_20 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[3]_i_20_n_0 ,\FSM_sequential_state_reg[3]_i_20_n_1 ,\FSM_sequential_state_reg[3]_i_20_n_2 ,\FSM_sequential_state_reg[3]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\FSM_sequential_state_reg[3]_i_12_0 }),
        .O(\NLW_FSM_sequential_state_reg[3]_i_20_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[3]_i_43_n_0 ,\FSM_sequential_state[3]_i_44_n_0 ,\FSM_sequential_state[3]_i_45_n_0 ,\FSM_sequential_state[3]_i_46_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[3]_i_24 
       (.CI(1'b0),
        .CO({\addr_bits_reg[23]_0 ,\FSM_sequential_state_reg[3]_i_24_n_1 ,\FSM_sequential_state_reg[3]_i_24_n_2 ,\FSM_sequential_state_reg[3]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[3]_i_47_n_0 ,\FSM_sequential_state[3]_i_48_n_0 ,\FSM_sequential_state[3]_i_49_n_0 ,\FSM_sequential_state[3]_i_50_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[3]_i_24_O_UNCONNECTED [3:0]),
        .S(\FSM_sequential_state_reg[3]_i_15 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[3]_i_7 
       (.CI(\FSM_sequential_state_reg[3]_i_16_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[3]_i_7_CO_UNCONNECTED [3],\FSM_sequential_state_reg[3]_i_7_n_1 ,\FSM_sequential_state_reg[3]_i_7_n_2 ,\FSM_sequential_state_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_state[3]_i_17_n_0 ,\FSM_sequential_state[3]_i_18_n_0 ,\FSM_sequential_state[3]_i_19_n_0 }));
  (* FSM_ENCODED_STATES = "iSTATE:01010,iSTATE0:10001,iSTATE1:10010,iSTATE2:10011,iSTATE3:01110,iSTATE4:00011,iSTATE5:01101,iSTATE6:00010,iSTATE7:01100,iSTATE8:00001,iSTATE9:10000,iSTATE10:00000,iSTATE11:01111,iSTATE12:00111,iSTATE13:00110,iSTATE14:10100,iSTATE15:01001,iSTATE16:01000,iSTATE17:00101,iSTATE18:00100,iSTATE19:01011" *) 
  FDCE \FSM_sequential_state_reg[4] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state[4]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_2 [3]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[4]_i_15 
       (.CI(\FSM_sequential_state_reg[4]_i_29_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[4]_i_15_CO_UNCONNECTED [3],\FSM_sequential_state_reg[4]_i_15_n_1 ,\FSM_sequential_state_reg[4]_i_15_n_2 ,\FSM_sequential_state_reg[4]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[4]_i_15_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_state[4]_i_30_n_0 ,\FSM_sequential_state[4]_i_31_n_0 ,\FSM_sequential_state[4]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[4]_i_29 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[4]_i_29_n_0 ,\FSM_sequential_state_reg[4]_i_29_n_1 ,\FSM_sequential_state_reg[4]_i_29_n_2 ,\FSM_sequential_state_reg[4]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\FSM_sequential_state[4]_i_53_n_0 ,\FSM_sequential_state[4]_i_54_n_0 ,\FSM_sequential_state[4]_i_55_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[4]_i_29_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[4]_i_56_n_0 ,\FSM_sequential_state_reg[4]_i_15_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[4]_i_3 
       (.CI(\FSM_sequential_state_reg[4]_i_7_n_0 ),
        .CO({\NLW_FSM_sequential_state_reg[4]_i_3_CO_UNCONNECTED [3],\FSM_sequential_state_reg[4]_i_3_n_1 ,\FSM_sequential_state_reg[4]_i_3_n_2 ,\FSM_sequential_state_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_state_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_state[4]_i_8_n_0 ,\FSM_sequential_state[4]_i_9_n_0 ,\FSM_sequential_state[4]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[4]_i_7_n_0 ,\FSM_sequential_state_reg[4]_i_7_n_1 ,\FSM_sequential_state_reg[4]_i_7_n_2 ,\FSM_sequential_state_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\FSM_sequential_state[4]_i_16_n_0 ,\FSM_sequential_state[4]_i_17_n_0 ,\FSM_sequential_state[4]_i_18_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[4]_i_7_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[4]_i_19_n_0 ,\FSM_sequential_state_reg[4]_i_3_0 }));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \attempts_counter[0]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [23]),
        .I1(is_first_try_reg_0),
        .O(\attempts_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \attempts_counter[1]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [24]),
        .I1(\FSM_sequential_state_reg[4]_0 [23]),
        .I2(is_first_try_reg_0),
        .O(\attempts_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \attempts_counter[2]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [23]),
        .I1(\FSM_sequential_state_reg[4]_0 [24]),
        .I2(\FSM_sequential_state_reg[4]_0 [25]),
        .I3(is_first_try_reg_0),
        .O(\attempts_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \attempts_counter[3]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [25]),
        .I1(\FSM_sequential_state_reg[4]_0 [24]),
        .I2(\FSM_sequential_state_reg[4]_0 [23]),
        .I3(\FSM_sequential_state_reg[4]_0 [26]),
        .I4(is_first_try_reg_0),
        .O(\attempts_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \attempts_counter[4]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [26]),
        .I1(\FSM_sequential_state_reg[4]_0 [23]),
        .I2(\FSM_sequential_state_reg[4]_0 [24]),
        .I3(\FSM_sequential_state_reg[4]_0 [25]),
        .I4(\FSM_sequential_state_reg[4]_0 [27]),
        .I5(is_first_try_reg_0),
        .O(\attempts_counter[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \attempts_counter[5]_i_1 
       (.I0(\attempts_counter[5]_i_2_n_0 ),
        .I1(is_first_try_reg_0),
        .O(\attempts_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \attempts_counter[5]_i_2 
       (.I0(\FSM_sequential_state_reg[4]_0 [28]),
        .I1(\FSM_sequential_state_reg[4]_0 [26]),
        .I2(\FSM_sequential_state_reg[4]_0 [23]),
        .I3(\FSM_sequential_state_reg[4]_0 [24]),
        .I4(\FSM_sequential_state_reg[4]_0 [25]),
        .I5(\FSM_sequential_state_reg[4]_0 [27]),
        .O(\attempts_counter[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \attempts_counter[6]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [29]),
        .I1(\attempts_counter[7]_i_7_n_0 ),
        .I2(is_first_try_reg_0),
        .O(\attempts_counter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \attempts_counter[7]_i_1 
       (.I0(is_first_try_reg_0),
        .I1(\FSM_sequential_state_reg[3]_5 ),
        .I2(\attempts_counter[7]_i_3_n_0 ),
        .I3(\attempts_counter_reg[0]_0 ),
        .I4(\attempts_counter_reg[0]_1 ),
        .I5(\attempts_counter[7]_i_6_n_0 ),
        .O(\attempts_counter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \attempts_counter[7]_i_2 
       (.I0(\FSM_sequential_state_reg[4]_0 [30]),
        .I1(\attempts_counter[7]_i_7_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_0 [29]),
        .I3(is_first_try_reg_0),
        .O(\attempts_counter[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \attempts_counter[7]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(state),
        .I2(\mask[47]_i_10_n_0 ),
        .O(\attempts_counter[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \attempts_counter[7]_i_6 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(state),
        .I2(\attempts_counter_reg[7]_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [31]),
        .I4(CO),
        .O(\attempts_counter[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \attempts_counter[7]_i_7 
       (.I0(\FSM_sequential_state_reg[4]_0 [28]),
        .I1(\FSM_sequential_state_reg[4]_0 [26]),
        .I2(\FSM_sequential_state_reg[4]_0 [23]),
        .I3(\FSM_sequential_state_reg[4]_0 [24]),
        .I4(\FSM_sequential_state_reg[4]_0 [25]),
        .I5(\FSM_sequential_state_reg[4]_0 [27]),
        .O(\attempts_counter[7]_i_7_n_0 ));
  FDCE \attempts_counter_reg[0] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[0]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [23]));
  FDCE \attempts_counter_reg[1] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[1]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [24]));
  FDCE \attempts_counter_reg[2] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[2]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [25]));
  FDCE \attempts_counter_reg[3] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[3]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [26]));
  FDCE \attempts_counter_reg[4] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[4]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [27]));
  FDCE \attempts_counter_reg[5] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[5]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [28]));
  FDCE \attempts_counter_reg[6] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[6]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [29]));
  FDCE \attempts_counter_reg[7] 
       (.C(mclk),
        .CE(\attempts_counter[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\attempts_counter[7]_i_2_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [30]));
  LUT6 #(
    .INIT(64'hBBBBBBBBFF3F333F)) 
    \bsl_loop[0]_i_11 
       (.I0(\bsl_loop[0]_i_4_0 ),
        .I1(\bsl_loop_reg[3]_4 ),
        .I2(\bsl_loop_reg[0]_0 ),
        .I3(\wl_loop_reg[5]_0 ),
        .I4(\bsl_loop_reg[4]_0 [0]),
        .I5(\bsl_loop_reg[4]_1 ),
        .O(\bsl_loop[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000747400FF)) 
    \bsl_loop[0]_i_12 
       (.I0(\bsl_loop_reg[4]_0 [0]),
        .I1(\pw_loop_reg[1]_0 ),
        .I2(\bsl_loop_reg[0]_0 ),
        .I3(\bsl_loop[0]_i_4_0 ),
        .I4(\bsl_loop_reg[3]_5 ),
        .I5(\bsl_loop_reg[3]_4 ),
        .O(\bsl_loop[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \bsl_loop[0]_i_23 
       (.I0(\bsl_loop_reg[4]_0 [0]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(\bsl_loop_reg[0]_0 ),
        .O(\bsl_loop_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \bsl_loop[0]_i_4 
       (.I0(\bsl_loop_reg[0]_10 ),
        .I1(\bsl_loop_reg[0]_11 ),
        .I2(\bsl_loop[0]_i_11_n_0 ),
        .I3(\bsl_loop[0]_i_12_n_0 ),
        .I4(set_rst_loop_reg_1),
        .O(\bsl_loop_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5555555533333353)) 
    \bsl_loop[2]_i_15 
       (.I0(\bsl_loop[4]_i_85 ),
        .I1(\bsl_loop_reg[4]_0 [2]),
        .I2(\bsl_loop[3]_i_21_n_0 ),
        .I3(\bsl_loop[3]_i_22_n_0 ),
        .I4(\bsl_loop[3]_i_23_n_0 ),
        .I5(\bsl_loop[4]_i_80 ),
        .O(\bsl_loop_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h44E4E4EEEEFEFEFF)) 
    \bsl_loop[3]_i_10 
       (.I0(\bsl_loop_reg[4]_2 ),
        .I1(\bsl_loop_reg[0]_2 ),
        .I2(\bsl_loop[2]_i_9 ),
        .I3(\bsl_loop[2]_i_9_0 ),
        .I4(\bsl_loop_reg[3]_1 ),
        .I5(\bsl_loop[2]_i_9_1 ),
        .O(\bsl_loop_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD11110111)) 
    \bsl_loop[3]_i_11 
       (.I0(\bsl_loop_reg[4]_0 [3]),
        .I1(next_bsl_loop25_in),
        .I2(\bsl_loop[3]_i_18_n_0 ),
        .I3(\bsl_loop[3]_i_19_n_0 ),
        .I4(\bsl_loop[3]_i_20_n_0 ),
        .I5(\bsl_loop[4]_i_79 ),
        .O(\bsl_loop_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFF555D00005551)) 
    \bsl_loop[3]_i_12 
       (.I0(\bsl_loop_reg[4]_0 [3]),
        .I1(\bsl_loop[3]_i_21_n_0 ),
        .I2(\bsl_loop[3]_i_22_n_0 ),
        .I3(\bsl_loop[3]_i_23_n_0 ),
        .I4(\bsl_loop[4]_i_80 ),
        .I5(\bsl_loop[4]_i_79 ),
        .O(\bsl_loop_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h000000000000202A)) 
    \bsl_loop[3]_i_18 
       (.I0(\wl_loop_reg[7]_1 ),
        .I1(Q[5]),
        .I2(\bsl_loop_reg[0]_8 ),
        .I3(next_wl_loop0[5]),
        .I4(\bsl_loop[3]_i_37_n_0 ),
        .I5(\wl_loop_reg[6]_3 ),
        .O(\bsl_loop[3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \bsl_loop[3]_i_19 
       (.I0(next_wl_loop0[2]),
        .I1(Q[2]),
        .I2(next_wl_loop0[1]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[1]),
        .O(\bsl_loop[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \bsl_loop[3]_i_20 
       (.I0(next_wl_loop0[0]),
        .I1(Q[0]),
        .I2(next_wl_loop0[3]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[3]),
        .O(\bsl_loop[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \bsl_loop[3]_i_21 
       (.I0(\bsl_loop[3]_i_38_n_0 ),
        .I1(\pw_loop_reg[7]_0 [1]),
        .I2(\bsl_loop[4]_i_81_0 ),
        .I3(next_pw_loop0[1]),
        .I4(\pw_loop_reg[3]_1 ),
        .I5(\bsl_loop[3]_i_40_n_0 ),
        .O(\bsl_loop[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \bsl_loop[3]_i_22 
       (.I0(next_pw_loop0[4]),
        .I1(\pw_loop_reg[7]_0 [4]),
        .I2(next_pw_loop0[5]),
        .I3(\bsl_loop[4]_i_81_0 ),
        .I4(\pw_loop_reg[7]_0 [5]),
        .O(\bsl_loop[3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \bsl_loop[3]_i_23 
       (.I0(next_pw_loop0[6]),
        .I1(\pw_loop_reg[7]_0 [6]),
        .I2(next_pw_loop0[7]),
        .I3(\bsl_loop[4]_i_81_0 ),
        .I4(\pw_loop_reg[7]_0 [7]),
        .O(\bsl_loop[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_29 
       (.I0(\wl_loop_reg[7]_1 ),
        .I1(\wl_loop[4]_i_42_0 ),
        .I2(next_wl_loop0[6]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[6]),
        .I5(\prdata_sr[152]_i_23_0 ),
        .O(\bsl_loop[3]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bsl_loop[3]_i_3 
       (.I0(\mask_reg[18]_0 ),
        .I1(\bsl_loop_reg[0]_7 ),
        .O(set_rst_loop_reg_1));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_30 
       (.I0(\wl_loop_reg[5]_2 ),
        .I1(\prdata_sr_reg[152]_i_16_1 ),
        .I2(next_wl_loop0[4]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[4]),
        .I5(\prdata_sr_reg[152]_i_16_2 ),
        .O(\bsl_loop[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_31 
       (.I0(\wl_loop_reg[3]_3 ),
        .I1(\prdata_sr_reg[152]_i_16_3 ),
        .I2(next_wl_loop0[2]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[2]),
        .I5(\prdata_sr_reg[152]_i_16_4 ),
        .O(\bsl_loop[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_32 
       (.I0(\wl_loop_reg[1]_1 ),
        .I1(\wl_loop[4]_i_45_0 ),
        .I2(next_wl_loop0[0]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[0]),
        .I5(\prdata_sr[152]_i_26_0 ),
        .O(\bsl_loop[3]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_33 
       (.I0(\bsl_loop[3]_i_57_n_0 ),
        .I1(\prdata_sr[152]_i_23_0 ),
        .I2(Q[6]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(next_wl_loop0[6]),
        .O(\bsl_loop[3]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_34 
       (.I0(\bsl_loop[3]_i_58_n_0 ),
        .I1(\prdata_sr_reg[152]_i_16_2 ),
        .I2(Q[4]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(next_wl_loop0[4]),
        .O(\bsl_loop[3]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_35 
       (.I0(\bsl_loop[3]_i_59_n_0 ),
        .I1(\prdata_sr_reg[152]_i_16_4 ),
        .I2(Q[2]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(next_wl_loop0[2]),
        .O(\bsl_loop[3]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_36 
       (.I0(\bsl_loop[3]_i_60_n_0 ),
        .I1(\prdata_sr[152]_i_26_0 ),
        .I2(Q[0]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(next_wl_loop0[0]),
        .O(\bsl_loop[3]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \bsl_loop[3]_i_37 
       (.I0(Q[4]),
        .I1(\bsl_loop[3]_i_18_0 ),
        .I2(\pw_loop_reg[6]_2 ),
        .I3(\wl_loop[7]_i_40_n_0 ),
        .I4(next_wl_loop0[4]),
        .O(\bsl_loop[3]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \bsl_loop[3]_i_38 
       (.I0(\pw_loop_reg[7]_0 [0]),
        .I1(\bsl_loop[3]_i_43 ),
        .I2(\wl_loop_reg[6]_2 ),
        .I3(\bsl_loop[3]_i_61_n_0 ),
        .I4(next_pw_loop0[0]),
        .O(\bsl_loop[3]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \bsl_loop[3]_i_39 
       (.I0(\pw_loop_reg[7]_0 [3]),
        .I1(\bsl_loop[3]_i_43 ),
        .I2(\wl_loop_reg[6]_2 ),
        .I3(\bsl_loop[3]_i_61_n_0 ),
        .I4(next_pw_loop0[3]),
        .O(\pw_loop_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB0BFBFBF101F1010)) 
    \bsl_loop[3]_i_4 
       (.I0(\bsl_loop_reg[4]_1 ),
        .I1(\bsl_loop_reg[3]_1 ),
        .I2(\bsl_loop_reg[3]_4 ),
        .I3(\bsl_loop_reg[3]_2 ),
        .I4(\bsl_loop_reg[3]_5 ),
        .I5(\bsl_loop_reg[3]_6 ),
        .O(\bsl_loop_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \bsl_loop[3]_i_40 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(\bsl_loop[3]_i_43 ),
        .I2(\wl_loop_reg[6]_2 ),
        .I3(\bsl_loop[3]_i_61_n_0 ),
        .I4(next_pw_loop0[2]),
        .O(\bsl_loop[3]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_57 
       (.I0(next_wl_loop0[7]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(Q[7]),
        .I3(\wl_loop[4]_i_42_0 ),
        .O(\bsl_loop[3]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_58 
       (.I0(next_wl_loop0[5]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(Q[5]),
        .I3(\prdata_sr_reg[152]_i_16_1 ),
        .O(\bsl_loop[3]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_59 
       (.I0(next_wl_loop0[3]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(Q[3]),
        .I3(\prdata_sr_reg[152]_i_16_3 ),
        .O(\bsl_loop[3]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_60 
       (.I0(next_wl_loop0[1]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(Q[1]),
        .I3(\wl_loop[4]_i_45_0 ),
        .O(\bsl_loop[3]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bsl_loop[3]_i_61 
       (.I0(next_wl_loop0[3]),
        .I1(next_wl_loop0[0]),
        .I2(next_wl_loop0[2]),
        .I3(next_wl_loop0[1]),
        .O(\bsl_loop[3]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \bsl_loop[3]_i_62 
       (.I0(\pw_loop_reg[7]_0 [7]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[7]),
        .O(\pw_loop_reg[7]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \bsl_loop[3]_i_63 
       (.I0(\pw_loop_reg[7]_0 [1]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[1]),
        .O(\pw_loop_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFF10B0FFFFFFFF)) 
    \bsl_loop[3]_i_9 
       (.I0(set_rst_loop_reg_0),
        .I1(sl_dac_rst_lvl_start),
        .I2(\mask_reg[18]_0 ),
        .I3(bl_dac_set_lvl_start),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    \bsl_loop[4]_i_1 
       (.I0(\bsl_loop[4]_i_3_n_0 ),
        .I1(\bsl_loop_reg[0]_7 ),
        .I2(\wl_loop_reg[3]_1 ),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(\bsl_loop_reg[0]_9 ),
        .I5(\bsl_loop[4]_i_8_n_0 ),
        .O(\bsl_loop[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAE0000AAA2)) 
    \bsl_loop[4]_i_146 
       (.I0(\bsl_loop_reg[4]_0 [1]),
        .I1(\bsl_loop[3]_i_21_n_0 ),
        .I2(\bsl_loop[3]_i_22_n_0 ),
        .I3(\bsl_loop[3]_i_23_n_0 ),
        .I4(\bsl_loop[4]_i_80 ),
        .I5(\bsl_loop[4]_i_80_0 ),
        .O(\bsl_loop_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFF555D00005551)) 
    \bsl_loop[4]_i_149 
       (.I0(\bsl_loop_reg[4]_0 [0]),
        .I1(\bsl_loop[3]_i_21_n_0 ),
        .I2(\bsl_loop[3]_i_22_n_0 ),
        .I3(\bsl_loop[3]_i_23_n_0 ),
        .I4(\bsl_loop[4]_i_80 ),
        .I5(\bsl_loop_reg[0]_0 ),
        .O(\bsl_loop_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \bsl_loop[4]_i_151 
       (.I0(next_pw_loop0[1]),
        .I1(\pw_loop_reg[7]_0 [1]),
        .I2(next_pw_loop0[0]),
        .I3(\bsl_loop[4]_i_81_0 ),
        .I4(\pw_loop_reg[7]_0 [0]),
        .O(\bsl_loop[4]_i_151_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \bsl_loop[4]_i_152 
       (.I0(next_pw_loop0[2]),
        .I1(\pw_loop_reg[7]_0 [2]),
        .I2(next_pw_loop0[3]),
        .I3(\bsl_loop[4]_i_81_0 ),
        .I4(\pw_loop_reg[7]_0 [3]),
        .O(\bsl_loop[4]_i_152_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \bsl_loop[4]_i_153 
       (.I0(\pw_loop_reg[7]_0 [5]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[5]),
        .O(\pw_loop_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[4]_i_154 
       (.I0(\pw_loop_reg[7]_0 [4]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[4]),
        .O(\bsl_loop[4]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD11110111)) 
    \bsl_loop[4]_i_156 
       (.I0(\bsl_loop_reg[4]_0 [0]),
        .I1(next_bsl_loop25_in),
        .I2(\bsl_loop[3]_i_18_n_0 ),
        .I3(\bsl_loop[3]_i_19_n_0 ),
        .I4(\bsl_loop[3]_i_20_n_0 ),
        .I5(\bsl_loop_reg[0]_0 ),
        .O(\bsl_loop_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bsl_loop[4]_i_18 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\bsl_loop[4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bsl_loop[4]_i_20 
       (.I0(next_pw_loop0[7]),
        .I1(next_pw_loop0[4]),
        .I2(next_pw_loop0[6]),
        .I3(next_pw_loop0[5]),
        .O(\pw_loop_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[4]_i_27 
       (.I0(\bsl_loop_reg[4]_0 [4]),
        .I1(\pw_loop_reg[1]_0 ),
        .I2(\bsl_loop[4]_i_26 ),
        .O(\bsl_loop_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \bsl_loop[4]_i_3 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\rram_addr[15]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_8_n_0 ),
        .I5(\mask_reg[18]_0 ),
        .O(\bsl_loop[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002A200000)) 
    \bsl_loop[4]_i_30 
       (.I0(\bsl_loop_reg[2]_1 ),
        .I1(\bsl_loop_reg[4]_0 [0]),
        .I2(\wl_loop_reg[5]_0 ),
        .I3(\bsl_loop_reg[0]_0 ),
        .I4(\bsl_loop_reg[3]_1 ),
        .I5(\bsl_loop_reg[1]_0 ),
        .O(\bsl_loop_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[4]_i_32 
       (.I0(\bsl_loop_reg[4]_0 [4]),
        .I1(\wl_loop_reg[5]_0 ),
        .I2(\bsl_loop[4]_i_26 ),
        .O(\bsl_loop_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_45 
       (.I0(Q[7]),
        .I1(\wl_loop[4]_i_42_0 ),
        .I2(Q[6]),
        .I3(\prdata_sr[152]_i_23_0 ),
        .O(\bsl_loop[4]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_46 
       (.I0(Q[5]),
        .I1(\prdata_sr_reg[152]_i_16_1 ),
        .I2(Q[4]),
        .I3(\prdata_sr_reg[152]_i_16_2 ),
        .O(\bsl_loop[4]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_47 
       (.I0(Q[3]),
        .I1(\prdata_sr_reg[152]_i_16_3 ),
        .I2(Q[2]),
        .I3(\prdata_sr_reg[152]_i_16_4 ),
        .O(\bsl_loop[4]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_48 
       (.I0(Q[1]),
        .I1(\wl_loop[4]_i_45_0 ),
        .I2(Q[0]),
        .I3(\prdata_sr[152]_i_26_0 ),
        .O(\bsl_loop[4]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \bsl_loop[4]_i_5 
       (.I0(next_wl_loop217_in),
        .I1(\bsl_loop[4]_i_18_n_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\wl_loop_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \bsl_loop[4]_i_61 
       (.I0(\pw_loop_reg[7]_0 [3]),
        .I1(pw_rst_step[3]),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_21_0 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\bsl_loop_reg[4]_i_21_1 ),
        .O(\bsl_loop[4]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \bsl_loop[4]_i_62 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(pw_rst_step[2]),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_21_2 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\bsl_loop_reg[4]_i_21_3 ),
        .O(\bsl_loop[4]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \bsl_loop[4]_i_63 
       (.I0(\pw_loop_reg[7]_0 [1]),
        .I1(pw_rst_step[1]),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_21_4 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\bsl_loop_reg[4]_i_21_5 ),
        .O(\bsl_loop[4]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \bsl_loop[4]_i_64 
       (.I0(\pw_loop_reg[7]_0 [0]),
        .I1(pw_rst_step[0]),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_21_6 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\bsl_loop_reg[4]_i_21_7 ),
        .O(\bsl_loop[4]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDFDFFFFFFFFFF)) 
    \bsl_loop[4]_i_77 
       (.I0(\bsl_loop_reg[2]_0 ),
        .I1(\bsl_loop_reg[1]_1 ),
        .I2(\bsl_loop_reg[4]_0 [0]),
        .I3(\pw_loop_reg[1]_0 ),
        .I4(\bsl_loop_reg[0]_0 ),
        .I5(\bsl_loop_reg[3]_2 ),
        .O(\bsl_loop_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \bsl_loop[4]_i_8 
       (.I0(\mask[47]_i_10_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\bsl_loop[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFDF)) 
    \bsl_loop[4]_i_81 
       (.I0(\bsl_loop[4]_i_151_n_0 ),
        .I1(\bsl_loop[4]_i_152_n_0 ),
        .I2(\pw_loop_reg[5]_2 ),
        .I3(\bsl_loop[4]_i_154_n_0 ),
        .I4(\bsl_loop[3]_i_23_n_0 ),
        .I5(\bsl_loop[4]_i_80 ),
        .O(\pw_loop_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5353535355535353)) 
    \bsl_loop[4]_i_82 
       (.I0(\bsl_loop[4]_i_85 ),
        .I1(\bsl_loop_reg[4]_0 [2]),
        .I2(next_bsl_loop25_in),
        .I3(\bsl_loop[3]_i_18_n_0 ),
        .I4(\bsl_loop[3]_i_19_n_0 ),
        .I5(\bsl_loop[3]_i_20_n_0 ),
        .O(\bsl_loop_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bsl_loop[4]_i_83 
       (.I0(\bsl_loop_reg[4]_0 [0]),
        .I1(\bsl_loop[4]_i_170 ),
        .O(\bsl_loop_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEE22220222)) 
    \bsl_loop[4]_i_84 
       (.I0(\bsl_loop_reg[4]_0 [1]),
        .I1(next_bsl_loop25_in),
        .I2(\bsl_loop[3]_i_18_n_0 ),
        .I3(\bsl_loop[3]_i_19_n_0 ),
        .I4(\bsl_loop[3]_i_20_n_0 ),
        .I5(\bsl_loop[4]_i_80_0 ),
        .O(\bsl_loop_reg[1]_0 ));
  FDCE \bsl_loop_reg[0] 
       (.C(mclk),
        .CE(\bsl_loop[4]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(D[0]),
        .Q(\bsl_loop_reg[4]_0 [0]));
  FDCE \bsl_loop_reg[1] 
       (.C(mclk),
        .CE(\bsl_loop[4]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(D[1]),
        .Q(\bsl_loop_reg[4]_0 [1]));
  FDCE \bsl_loop_reg[2] 
       (.C(mclk),
        .CE(\bsl_loop[4]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(D[2]),
        .Q(\bsl_loop_reg[4]_0 [2]));
  FDCE \bsl_loop_reg[3] 
       (.C(mclk),
        .CE(\bsl_loop[4]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(D[3]),
        .Q(\bsl_loop_reg[4]_0 [3]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bsl_loop_reg[3]_i_17 
       (.CI(1'b0),
        .CO({next_bsl_loop25_in,\bsl_loop_reg[3]_i_17_n_1 ,\bsl_loop_reg[3]_i_17_n_2 ,\bsl_loop_reg[3]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({\bsl_loop[3]_i_29_n_0 ,\bsl_loop[3]_i_30_n_0 ,\bsl_loop[3]_i_31_n_0 ,\bsl_loop[3]_i_32_n_0 }),
        .O(\NLW_bsl_loop_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\bsl_loop[3]_i_33_n_0 ,\bsl_loop[3]_i_34_n_0 ,\bsl_loop[3]_i_35_n_0 ,\bsl_loop[3]_i_36_n_0 }));
  FDCE \bsl_loop_reg[4] 
       (.C(mclk),
        .CE(\bsl_loop[4]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(D[4]),
        .Q(\bsl_loop_reg[4]_0 [4]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bsl_loop_reg[4]_i_17 
       (.CI(1'b0),
        .CO({next_wl_loop217_in,\bsl_loop_reg[4]_i_17_n_1 ,\bsl_loop_reg[4]_i_17_n_2 ,\bsl_loop_reg[4]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({\bsl_loop[4]_i_45_n_0 ,\bsl_loop[4]_i_46_n_0 ,\bsl_loop[4]_i_47_n_0 ,\bsl_loop[4]_i_48_n_0 }),
        .O(\NLW_bsl_loop_reg[4]_i_17_O_UNCONNECTED [3:0]),
        .S(\bsl_loop[4]_i_5_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bsl_loop_reg[4]_i_21 
       (.CI(1'b0),
        .CO({\bsl_loop_reg[4]_i_21_n_0 ,\bsl_loop_reg[4]_i_21_n_1 ,\bsl_loop_reg[4]_i_21_n_2 ,\bsl_loop_reg[4]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(\pw_loop_reg[7]_0 [3:0]),
        .O(next_pw_loop0[3:0]),
        .S({\bsl_loop[4]_i_61_n_0 ,\bsl_loop[4]_i_62_n_0 ,\bsl_loop[4]_i_63_n_0 ,\bsl_loop[4]_i_64_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \counter[0]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [9]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[10]_i_1 
       (.I0(counter0[10]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[11]_i_1 
       (.I0(counter0[11]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[12]_i_1 
       (.I0(counter0[12]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \counter[13]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_0 [32]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[13]_i_2 
       (.I0(counter0[13]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[1]_i_1 
       (.I0(counter0[1]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[2]_i_1 
       (.I0(counter0[2]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[3]_i_1 
       (.I0(counter0[3]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[4]_i_1 
       (.I0(counter0[4]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[5]_i_1 
       (.I0(counter0[5]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[6]_i_1 
       (.I0(counter0[6]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[7]_i_1 
       (.I0(counter0[7]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[8]_i_1 
       (.I0(counter0[8]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[9]_i_1 
       (.I0(counter0[9]),
        .I1(\FSM_sequential_state_reg[4]_0 [33]),
        .O(\counter[9]_i_1_n_0 ));
  FDCE \counter_reg[0] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[0]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [9]));
  FDCE \counter_reg[10] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[10]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [19]));
  FDCE \counter_reg[11] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[11]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [20]));
  FDCE \counter_reg[12] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[12]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \counter_reg[12]_i_2 
       (.CI(\counter_reg[8]_i_2_n_0 ),
        .CO({\counter_reg[12]_i_2_n_0 ,\counter_reg[12]_i_2_n_1 ,\counter_reg[12]_i_2_n_2 ,\counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(counter0[12:9]),
        .S(\FSM_sequential_state_reg[4]_0 [21:18]));
  FDCE \counter_reg[13] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[13]_i_2_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \counter_reg[13]_i_3 
       (.CI(\counter_reg[12]_i_2_n_0 ),
        .CO(\NLW_counter_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_reg[13]_i_3_O_UNCONNECTED [3:1],counter0[13]}),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_state_reg[4]_0 [22]}));
  FDCE \counter_reg[1] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[1]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [10]));
  FDCE \counter_reg[2] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[2]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [11]));
  FDCE \counter_reg[3] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[3]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [12]));
  FDCE \counter_reg[4] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[4]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\counter_reg[4]_i_2_n_0 ,\counter_reg[4]_i_2_n_1 ,\counter_reg[4]_i_2_n_2 ,\counter_reg[4]_i_2_n_3 }),
        .CYINIT(\FSM_sequential_state_reg[4]_0 [9]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(counter0[4:1]),
        .S(\FSM_sequential_state_reg[4]_0 [13:10]));
  FDCE \counter_reg[5] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[5]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [14]));
  FDCE \counter_reg[6] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[6]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [15]));
  FDCE \counter_reg[7] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[7]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [16]));
  FDCE \counter_reg[8] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[8]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \counter_reg[8]_i_2 
       (.CI(\counter_reg[4]_i_2_n_0 ),
        .CO({\counter_reg[8]_i_2_n_0 ,\counter_reg[8]_i_2_n_1 ,\counter_reg[8]_i_2_n_2 ,\counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(counter0[8:5]),
        .S(\FSM_sequential_state_reg[4]_0 [17:14]));
  FDCE \counter_reg[9] 
       (.C(mclk),
        .CE(\counter[13]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\counter[9]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[4]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[0]_INST_0 
       (.I0(\mask_reg_n_0_[0] ),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[10]_INST_0 
       (.I0(p_1_in255_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[11]_INST_0 
       (.I0(p_1_in252_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[12]_INST_0 
       (.I0(p_1_in249_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[13]_INST_0 
       (.I0(p_1_in246_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[14]_INST_0 
       (.I0(p_1_in243_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[15]_INST_0 
       (.I0(p_1_in240_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[15]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[16]_INST_0 
       (.I0(p_1_in237_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[16]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[17]_INST_0 
       (.I0(p_1_in234_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[17]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[18]_INST_0 
       (.I0(p_1_in231_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[18]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[19]_INST_0 
       (.I0(p_1_in228_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[1]_INST_0 
       (.I0(p_1_in282_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[20]_INST_0 
       (.I0(p_1_in225_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[20]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[21]_INST_0 
       (.I0(p_1_in222_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[21]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[22]_INST_0 
       (.I0(p_1_in219_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[22]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[23]_INST_0 
       (.I0(\mask_reg[47]_0 [2]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[24]_INST_0 
       (.I0(\mask_reg[47]_0 [3]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[25]_INST_0 
       (.I0(\mask_reg[47]_0 [4]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[25]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[26]_INST_0 
       (.I0(\mask_reg[47]_0 [5]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[27]_INST_0 
       (.I0(\mask_reg[47]_0 [6]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[27]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[28]_INST_0 
       (.I0(\mask_reg[47]_0 [7]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[28]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[29]_INST_0 
       (.I0(\mask_reg[47]_0 [8]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[2]_INST_0 
       (.I0(\mask_reg[47]_0 [0]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[30]_INST_0 
       (.I0(\mask_reg[47]_0 [9]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[30]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[31]_INST_0 
       (.I0(\mask_reg[47]_0 [10]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[31]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[32]_INST_0 
       (.I0(\mask_reg[47]_0 [11]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[32]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[33]_INST_0 
       (.I0(\mask_reg[47]_0 [12]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[33]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[34]_INST_0 
       (.I0(\mask_reg[47]_0 [13]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[34]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[35]_INST_0 
       (.I0(\mask_reg[47]_0 [14]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[35]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[36]_INST_0 
       (.I0(\mask_reg[47]_0 [15]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[36]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[37]_INST_0 
       (.I0(\mask_reg[47]_0 [16]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[37]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[38]_INST_0 
       (.I0(\mask_reg[47]_0 [17]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[38]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[39]_INST_0 
       (.I0(\mask_reg[47]_0 [18]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[39]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[3]_INST_0 
       (.I0(p_1_in276_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[40]_INST_0 
       (.I0(\mask_reg[47]_0 [19]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[40]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[41]_INST_0 
       (.I0(\mask_reg[47]_0 [20]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[41]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[42]_INST_0 
       (.I0(\mask_reg[47]_0 [21]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[42]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[43]_INST_0 
       (.I0(\mask_reg[47]_0 [22]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[43]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[44]_INST_0 
       (.I0(\mask_reg[47]_0 [23]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[44]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[45]_INST_0 
       (.I0(\mask_reg[47]_0 [24]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[45]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[46]_INST_0 
       (.I0(\mask_reg[47]_0 [25]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[46]));
  LUT2 #(
    .INIT(4'h6)) 
    \di[47]_INST_0 
       (.I0(\mask_reg[47]_0 [26]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[47]));
  LUT3 #(
    .INIT(8'h07)) 
    \di[47]_INST_0_i_1 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\di[47]_INST_0_i_2_n_0 ),
        .I2(\di[47]_INST_0_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h5555544544445445)) 
    \di[47]_INST_0_i_2 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_0 [31]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(set_rst_loop),
        .O(\di[47]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1115111551141004)) 
    \di[47]_INST_0_i_3 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\di[47]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[4]_INST_0 
       (.I0(\mask_reg[47]_0 [1]),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[5]_INST_0 
       (.I0(p_1_in270_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[6]_INST_0 
       (.I0(p_1_in267_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[7]_INST_0 
       (.I0(p_1_in264_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[8]_INST_0 
       (.I0(p_1_in261_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \di[9]_INST_0 
       (.I0(p_1_in258_in),
        .I1(\FSM_sequential_state_reg[3]_3 ),
        .O(di[9]));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \failure_counter[0]_i_1 
       (.I0(\success_counter[0]_i_3_n_0 ),
        .I1(\mask_reg[18]_0 ),
        .I2(\bsl_loop[4]_i_8_n_0 ),
        .I3(\attempts_counter_reg[7]_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [89]),
        .I5(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\failure_counter[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \failure_counter[0]_i_10 
       (.I0(\FSM_sequential_state_reg[4]_0 [30]),
        .I1(\attempts_counter[7]_i_7_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_0 [29]),
        .O(\failure_counter[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hC2AB802A)) 
    \failure_counter[0]_i_11 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [7]),
        .I1(\FSM_sequential_state_reg[4]_0 [29]),
        .I2(\attempts_counter[7]_i_7_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [30]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [6]),
        .O(\failure_counter[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC2AB802A)) 
    \failure_counter[0]_i_12 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [5]),
        .I1(\FSM_sequential_state_reg[4]_0 [27]),
        .I2(\failure_counter[0]_i_19_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [28]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [4]),
        .O(\failure_counter[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hC222ABBB80002AAA)) 
    \failure_counter[0]_i_13 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [3]),
        .I1(\FSM_sequential_state_reg[4]_0 [25]),
        .I2(\FSM_sequential_state_reg[4]_0 [24]),
        .I3(\FSM_sequential_state_reg[4]_0 [23]),
        .I4(\FSM_sequential_state_reg[4]_0 [26]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [2]),
        .O(\failure_counter[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h09906009)) 
    \failure_counter[0]_i_15 
       (.I0(\FSM_sequential_state_reg[4]_0 [30]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [7]),
        .I2(\FSM_sequential_state_reg[4]_0 [29]),
        .I3(\attempts_counter[7]_i_7_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [6]),
        .O(\failure_counter[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h09906009)) 
    \failure_counter[0]_i_16 
       (.I0(\FSM_sequential_state_reg[4]_0 [28]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [5]),
        .I2(\FSM_sequential_state_reg[4]_0 [27]),
        .I3(\failure_counter[0]_i_19_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [4]),
        .O(\failure_counter[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    \failure_counter[0]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_0 [26]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [3]),
        .I2(\FSM_sequential_state_reg[4]_0 [25]),
        .I3(\FSM_sequential_state_reg[4]_0 [24]),
        .I4(\FSM_sequential_state_reg[4]_0 [23]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [2]),
        .O(\failure_counter[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0960)) 
    \failure_counter[0]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [24]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [1]),
        .I2(\FSM_sequential_state_reg[4]_0 [23]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [0]),
        .O(\failure_counter[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \failure_counter[0]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [26]),
        .I1(\FSM_sequential_state_reg[4]_0 [23]),
        .I2(\FSM_sequential_state_reg[4]_0 [24]),
        .I3(\FSM_sequential_state_reg[4]_0 [25]),
        .O(\failure_counter[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[0]_i_4 
       (.I0(diag_bits[16]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[0]_i_5 
       (.I0(\failure_counter_reg[13]_0 [10]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[0]_i_6 
       (.I0(diag_bits[18]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[0]_i_7 
       (.I0(diag_bits[17]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \failure_counter[0]_i_8 
       (.I0(diag_bits[16]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[12]_i_2 
       (.I0(diag_bits[31]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[12]_i_3 
       (.I0(diag_bits[30]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[12]_i_4 
       (.I0(\failure_counter_reg[13]_0 [17]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[12]_i_5 
       (.I0(diag_bits[28]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[4]_i_2 
       (.I0(\failure_counter_reg[13]_0 [14]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[4]_i_3 
       (.I0(\failure_counter_reg[13]_0 [13]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[4]_i_4 
       (.I0(\failure_counter_reg[13]_0 [12]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[4]_i_5 
       (.I0(\failure_counter_reg[13]_0 [11]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[8]_i_2 
       (.I0(\failure_counter_reg[13]_0 [16]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[8]_i_3 
       (.I0(diag_bits[26]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[8]_i_4 
       (.I0(diag_bits[25]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \failure_counter[8]_i_5 
       (.I0(\failure_counter_reg[13]_0 [15]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\failure_counter[8]_i_5_n_0 ));
  FDCE \failure_counter_reg[0] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[0]_i_2_n_7 ),
        .Q(diag_bits[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \failure_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\failure_counter_reg[0]_i_2_n_0 ,\failure_counter_reg[0]_i_2_n_1 ,\failure_counter_reg[0]_i_2_n_2 ,\failure_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\failure_counter[0]_i_4_n_0 }),
        .O({\failure_counter_reg[0]_i_2_n_4 ,\failure_counter_reg[0]_i_2_n_5 ,\failure_counter_reg[0]_i_2_n_6 ,\failure_counter_reg[0]_i_2_n_7 }),
        .S({\failure_counter[0]_i_5_n_0 ,\failure_counter[0]_i_6_n_0 ,\failure_counter[0]_i_7_n_0 ,\failure_counter[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \failure_counter_reg[0]_i_3 
       (.CI(\failure_counter_reg[0]_i_9_n_0 ),
        .CO({\NLW_failure_counter_reg[0]_i_3_CO_UNCONNECTED [3:1],\attempts_counter_reg[7]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_failure_counter_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\failure_counter[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \failure_counter_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\failure_counter_reg[0]_i_9_n_0 ,\failure_counter_reg[0]_i_9_n_1 ,\failure_counter_reg[0]_i_9_n_2 ,\failure_counter_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\failure_counter[0]_i_11_n_0 ,\failure_counter[0]_i_12_n_0 ,\failure_counter[0]_i_13_n_0 ,\failure_counter_reg[0]_i_3_0 }),
        .O(\NLW_failure_counter_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\failure_counter[0]_i_15_n_0 ,\failure_counter[0]_i_16_n_0 ,\failure_counter[0]_i_17_n_0 ,\failure_counter[0]_i_18_n_0 }));
  FDCE \failure_counter_reg[10] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[8]_i_1_n_5 ),
        .Q(diag_bits[26]));
  FDCE \failure_counter_reg[11] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[8]_i_1_n_4 ),
        .Q(\failure_counter_reg[13]_0 [16]));
  FDCE \failure_counter_reg[12] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[12]_i_1_n_7 ),
        .Q(diag_bits[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \failure_counter_reg[12]_i_1 
       (.CI(\failure_counter_reg[8]_i_1_n_0 ),
        .CO({\NLW_failure_counter_reg[12]_i_1_CO_UNCONNECTED [3],\failure_counter_reg[12]_i_1_n_1 ,\failure_counter_reg[12]_i_1_n_2 ,\failure_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\failure_counter_reg[12]_i_1_n_4 ,\failure_counter_reg[12]_i_1_n_5 ,\failure_counter_reg[12]_i_1_n_6 ,\failure_counter_reg[12]_i_1_n_7 }),
        .S({\failure_counter[12]_i_2_n_0 ,\failure_counter[12]_i_3_n_0 ,\failure_counter[12]_i_4_n_0 ,\failure_counter[12]_i_5_n_0 }));
  FDCE \failure_counter_reg[13] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[12]_i_1_n_6 ),
        .Q(\failure_counter_reg[13]_0 [17]));
  FDCE \failure_counter_reg[14] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[12]_i_1_n_5 ),
        .Q(diag_bits[30]));
  FDCE \failure_counter_reg[15] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[12]_i_1_n_4 ),
        .Q(diag_bits[31]));
  FDCE \failure_counter_reg[1] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[0]_i_2_n_6 ),
        .Q(diag_bits[17]));
  FDCE \failure_counter_reg[2] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[0]_i_2_n_5 ),
        .Q(diag_bits[18]));
  FDCE \failure_counter_reg[3] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[0]_i_2_n_4 ),
        .Q(\failure_counter_reg[13]_0 [10]));
  FDCE \failure_counter_reg[4] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[4]_i_1_n_7 ),
        .Q(\failure_counter_reg[13]_0 [11]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \failure_counter_reg[4]_i_1 
       (.CI(\failure_counter_reg[0]_i_2_n_0 ),
        .CO({\failure_counter_reg[4]_i_1_n_0 ,\failure_counter_reg[4]_i_1_n_1 ,\failure_counter_reg[4]_i_1_n_2 ,\failure_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\failure_counter_reg[4]_i_1_n_4 ,\failure_counter_reg[4]_i_1_n_5 ,\failure_counter_reg[4]_i_1_n_6 ,\failure_counter_reg[4]_i_1_n_7 }),
        .S({\failure_counter[4]_i_2_n_0 ,\failure_counter[4]_i_3_n_0 ,\failure_counter[4]_i_4_n_0 ,\failure_counter[4]_i_5_n_0 }));
  FDCE \failure_counter_reg[5] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[4]_i_1_n_6 ),
        .Q(\failure_counter_reg[13]_0 [12]));
  FDCE \failure_counter_reg[6] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[4]_i_1_n_5 ),
        .Q(\failure_counter_reg[13]_0 [13]));
  FDCE \failure_counter_reg[7] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[4]_i_1_n_4 ),
        .Q(\failure_counter_reg[13]_0 [14]));
  FDCE \failure_counter_reg[8] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[8]_i_1_n_7 ),
        .Q(\failure_counter_reg[13]_0 [15]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \failure_counter_reg[8]_i_1 
       (.CI(\failure_counter_reg[4]_i_1_n_0 ),
        .CO({\failure_counter_reg[8]_i_1_n_0 ,\failure_counter_reg[8]_i_1_n_1 ,\failure_counter_reg[8]_i_1_n_2 ,\failure_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\failure_counter_reg[8]_i_1_n_4 ,\failure_counter_reg[8]_i_1_n_5 ,\failure_counter_reg[8]_i_1_n_6 ,\failure_counter_reg[8]_i_1_n_7 }),
        .S({\failure_counter[8]_i_2_n_0 ,\failure_counter[8]_i_3_n_0 ,\failure_counter[8]_i_4_n_0 ,\failure_counter[8]_i_5_n_0 }));
  FDCE \failure_counter_reg[9] 
       (.C(mclk),
        .CE(\failure_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\failure_counter_reg[8]_i_1_n_6 ),
        .Q(diag_bits[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    fsm_go_i_3
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\rram_addr[15]_i_6_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    halfclk_i_1
       (.I0(halfclk),
        .O(halfclk_i_1_n_0));
  FDCE halfclk_reg
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(halfclk_i_1_n_0),
        .Q(halfclk));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    is_first_try_i_1
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\bsl_loop[4]_i_3_n_0 ),
        .I3(is_first_try_i_2_n_0),
        .I4(is_first_try_i_3_n_0),
        .O(\FSM_sequential_state_reg[4]_0 [34]));
  LUT6 #(
    .INIT(64'h88AA88A888AA8AAA)) 
    is_first_try_i_2
       (.I0(\FSM_sequential_state_reg[4]_0 [31]),
        .I1(\rram_addr[15]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(is_first_try_i_2_n_0));
  LUT6 #(
    .INIT(64'h1010001000101010)) 
    is_first_try_i_3
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\rram_addr[15]_i_12_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_0 [31]),
        .I5(CO),
        .O(is_first_try_i_3_n_0));
  FDCE is_first_try_reg
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [34]),
        .Q(\FSM_sequential_state_reg[4]_0 [31]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    \mask[0]_i_1 
       (.I0(\mask[32]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [41]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[0]_i_2_n_0 ),
        .O(next_mask[0]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[0]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[0]),
        .I3(\mask_reg_n_0_[0] ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[0]_0 ),
        .O(\mask[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[0]_i_4 
       (.I0(\read_data_bits[0]_20 [0]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [0]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[0]_i_5_n_0 ),
        .I5(\mask[0]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[0]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [0]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [0]),
        .O(\mask[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[0]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [0]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [0]),
        .O(\mask[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[10]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [51]),
        .I2(\mask[42]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[10]_i_2_n_0 ),
        .O(next_mask[10]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[10]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[10]),
        .I3(p_1_in255_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[10]_0 ),
        .O(\mask[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[10]_i_4 
       (.I0(\read_data_bits[0]_20 [10]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [10]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[10]_i_5_n_0 ),
        .I5(\mask[10]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[10]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [10]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [10]),
        .O(\mask[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[10]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [10]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [10]),
        .O(\mask[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[11]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [52]),
        .I2(\mask[43]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[11]_i_2_n_0 ),
        .O(next_mask[11]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[11]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[11]),
        .I3(p_1_in252_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[11]_0 ),
        .O(\mask[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[11]_i_4 
       (.I0(\read_data_bits[0]_20 [11]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [11]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[11]_i_5_n_0 ),
        .I5(\mask[11]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[11]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [11]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [11]),
        .O(\mask[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[11]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [11]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [11]),
        .O(\mask[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[12]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [53]),
        .I2(\mask[44]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[12]_i_2_n_0 ),
        .O(next_mask[12]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[12]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[12]),
        .I3(p_1_in249_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[12]_0 ),
        .O(\mask[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[12]_i_4 
       (.I0(\read_data_bits[0]_20 [12]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [12]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[12]_i_5_n_0 ),
        .I5(\mask[12]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[12]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [12]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [12]),
        .O(\mask[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[12]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [12]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [12]),
        .O(\mask[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mask[13]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [54]),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\mask[45]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[13]_i_2_n_0 ),
        .O(next_mask[13]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[13]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[13]),
        .I3(p_1_in246_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[13]_0 ),
        .O(\mask[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[13]_i_4 
       (.I0(\read_data_bits[0]_20 [13]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [13]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[13]_i_5_n_0 ),
        .I5(\mask[13]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[13]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [13]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [13]),
        .O(\mask[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[13]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [13]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [13]),
        .O(\mask[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[14]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [55]),
        .I2(\mask[46]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[14]_i_2_n_0 ),
        .O(next_mask[14]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[14]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[14]),
        .I3(p_1_in243_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[14]_0 ),
        .O(\mask[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[14]_i_4 
       (.I0(\read_data_bits[0]_20 [14]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [14]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[14]_i_5_n_0 ),
        .I5(\mask[14]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[14]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [14]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [14]),
        .O(\mask[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[14]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [14]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [14]),
        .O(\mask[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[15]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [56]),
        .I2(\mask[47]_i_7_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[15]_i_2_n_0 ),
        .O(next_mask[15]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[15]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[15]),
        .I3(p_1_in240_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[15]_0 ),
        .O(\mask[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[15]_i_4 
       (.I0(\read_data_bits[0]_20 [15]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [15]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[15]_i_5_n_0 ),
        .I5(\mask[15]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[15]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [15]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [15]),
        .O(\mask[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[15]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [15]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [15]),
        .O(\mask[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[16]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [57]),
        .I2(\mask[32]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[16]_i_2_n_0 ),
        .O(next_mask[16]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[16]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[16]),
        .I3(p_1_in237_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[16]_0 ),
        .O(\mask[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[16]_i_4 
       (.I0(\read_data_bits[0]_20 [16]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [16]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[16]_i_5_n_0 ),
        .I5(\mask[16]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][16]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[16]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [16]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [16]),
        .O(\mask[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[16]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [16]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [16]),
        .O(\mask[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[17]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [58]),
        .I2(\mask[33]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[17]_i_2_n_0 ),
        .O(next_mask[17]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[17]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[17]),
        .I3(p_1_in234_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[17]_0 ),
        .O(\mask[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[17]_i_4 
       (.I0(\read_data_bits[0]_20 [17]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [17]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[17]_i_5_n_0 ),
        .I5(\mask[17]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][17]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[17]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [17]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [17]),
        .O(\mask[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[17]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [17]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [17]),
        .O(\mask[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[18]_i_1 
       (.I0(\mask[34]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [59]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[18]_i_2_n_0 ),
        .O(next_mask[18]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[18]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[18]),
        .I3(p_1_in231_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[18]_1 ),
        .O(\mask[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[18]_i_4 
       (.I0(\read_data_bits[0]_20 [18]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [18]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[18]_i_5_n_0 ),
        .I5(\mask[18]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][18]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[18]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [18]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [18]),
        .O(\mask[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[18]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [18]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [18]),
        .O(\mask[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[19]_i_1 
       (.I0(\mask[35]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [60]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[19]_i_2_n_0 ),
        .O(next_mask[19]));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[19]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[19]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[19]),
        .I4(p_1_in228_in),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[19]_i_4 
       (.I0(\read_data_bits[0]_20 [19]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [19]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[19]_i_5_n_0 ),
        .I5(\mask[19]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][19]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[19]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [19]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [19]),
        .O(\mask[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[19]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [19]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [19]),
        .O(\mask[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[1]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [42]),
        .I2(\mask[33]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[1]_i_2_n_0 ),
        .O(next_mask[1]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[1]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[1]),
        .I3(p_1_in282_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[1]_0 ),
        .O(\mask[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[1]_i_4 
       (.I0(\read_data_bits[0]_20 [1]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [1]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[1]_i_5_n_0 ),
        .I5(\mask[1]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[1]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [1]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [1]),
        .O(\mask[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[1]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [1]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [1]),
        .O(\mask[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[20]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [61]),
        .I2(\mask[36]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[20]_i_2_n_0 ),
        .O(next_mask[20]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[20]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[20]),
        .I3(p_1_in225_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[20]_0 ),
        .O(\mask[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[20]_i_4 
       (.I0(\read_data_bits[0]_20 [20]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [20]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[20]_i_5_n_0 ),
        .I5(\mask[20]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][20]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[20]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [20]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [20]),
        .O(\mask[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[20]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [20]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [20]),
        .O(\mask[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[21]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [62]),
        .I2(\mask[37]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[21]_i_2_n_0 ),
        .O(next_mask[21]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[21]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[21]),
        .I3(p_1_in222_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[21]_0 ),
        .O(\mask[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[21]_i_4 
       (.I0(\read_data_bits[0]_20 [21]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [21]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[21]_i_5_n_0 ),
        .I5(\mask[21]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][21]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[21]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [21]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [21]),
        .O(\mask[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[21]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [21]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [21]),
        .O(\mask[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[22]_i_1 
       (.I0(\mask[38]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [63]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[22]_i_2_n_0 ),
        .O(next_mask[22]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[22]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[22]),
        .I3(p_1_in219_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[22]_0 ),
        .O(\mask[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[22]_i_4 
       (.I0(\read_data_bits[0]_20 [22]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [22]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[22]_i_5_n_0 ),
        .I5(\mask[22]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][22]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[22]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [22]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [22]),
        .O(\mask[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[22]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [22]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [22]),
        .O(\mask[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[23]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [64]),
        .I2(\mask[39]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[23]_i_2_n_0 ),
        .O(next_mask[23]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[23]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[23]),
        .I3(\mask_reg[47]_0 [2]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[23]_0 ),
        .O(\mask[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[23]_i_4 
       (.I0(\read_data_bits[0]_20 [23]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [23]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[23]_i_5_n_0 ),
        .I5(\mask[23]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][23]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[23]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [23]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [23]),
        .O(\mask[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[23]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [23]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [23]),
        .O(\mask[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[24]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [65]),
        .I2(\mask[40]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[24]_i_2_n_0 ),
        .O(next_mask[24]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[24]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[24]),
        .I3(\mask_reg[47]_0 [3]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[24]_0 ),
        .O(\mask[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[24]_i_4 
       (.I0(\read_data_bits[0]_20 [24]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [24]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[24]_i_5_n_0 ),
        .I5(\mask[24]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][24]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[24]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [24]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [24]),
        .O(\mask[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[24]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [24]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [24]),
        .O(\mask[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[25]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [66]),
        .I2(\mask[41]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[25]_i_2_n_0 ),
        .O(next_mask[25]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[25]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[25]),
        .I3(\mask_reg[47]_0 [4]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[25]_0 ),
        .O(\mask[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[25]_i_4 
       (.I0(\read_data_bits[0]_20 [25]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [25]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[25]_i_5_n_0 ),
        .I5(\mask[25]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][25]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[25]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [25]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [25]),
        .O(\mask[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[25]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [25]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [25]),
        .O(\mask[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[26]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [67]),
        .I2(\mask[42]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[26]_i_2_n_0 ),
        .O(next_mask[26]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[26]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[26]),
        .I3(\mask_reg[47]_0 [5]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[26]_0 ),
        .O(\mask[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[26]_i_4 
       (.I0(\read_data_bits[0]_20 [26]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [26]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[26]_i_5_n_0 ),
        .I5(\mask[26]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][26]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[26]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [26]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [26]),
        .O(\mask[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[26]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [26]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [26]),
        .O(\mask[26]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[27]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [68]),
        .I2(\mask[43]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[27]_i_2_n_0 ),
        .O(next_mask[27]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[27]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[27]),
        .I3(\mask_reg[47]_0 [6]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[27]_0 ),
        .O(\mask[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[27]_i_4 
       (.I0(\read_data_bits[0]_20 [27]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [27]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[27]_i_5_n_0 ),
        .I5(\mask[27]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][27]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[27]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [27]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [27]),
        .O(\mask[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[27]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [27]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [27]),
        .O(\mask[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[28]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [69]),
        .I2(\mask[44]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[28]_i_2_n_0 ),
        .O(next_mask[28]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[28]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[28]),
        .I3(\mask_reg[47]_0 [7]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[28]_0 ),
        .O(\mask[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[28]_i_4 
       (.I0(\read_data_bits[0]_20 [28]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [28]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[28]_i_5_n_0 ),
        .I5(\mask[28]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][28]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[28]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [28]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [28]),
        .O(\mask[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[28]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [28]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [28]),
        .O(\mask[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mask[29]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [70]),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\mask[45]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[29]_i_2_n_0 ),
        .O(next_mask[29]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[29]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[29]),
        .I3(\mask_reg[47]_0 [8]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[29]_0 ),
        .O(\mask[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[29]_i_4 
       (.I0(\read_data_bits[0]_20 [29]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [29]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[29]_i_5_n_0 ),
        .I5(\mask[29]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][29]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[29]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [29]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [29]),
        .O(\mask[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[29]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [29]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [29]),
        .O(\mask[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[2]_i_1 
       (.I0(\mask[34]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [43]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[2]_i_2_n_0 ),
        .O(next_mask[2]));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[2]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[2]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[2]),
        .I4(\mask_reg[47]_0 [0]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[2]_i_4 
       (.I0(\read_data_bits[0]_20 [2]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [2]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[2]_i_5_n_0 ),
        .I5(\mask[2]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[2]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [2]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [2]),
        .O(\mask[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[2]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [2]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [2]),
        .O(\mask[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[30]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [71]),
        .I2(\mask[46]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[30]_i_2_n_0 ),
        .O(next_mask[30]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[30]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[30]),
        .I3(\mask_reg[47]_0 [9]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[30]_0 ),
        .O(\mask[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[30]_i_4 
       (.I0(\read_data_bits[0]_20 [30]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [30]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[30]_i_5_n_0 ),
        .I5(\mask[30]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][30]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[30]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [30]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [30]),
        .O(\mask[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[30]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [30]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [30]),
        .O(\mask[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[31]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [72]),
        .I2(\mask[47]_i_7_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[31]_i_2_n_0 ),
        .O(next_mask[31]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[31]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[31]),
        .I3(\mask_reg[47]_0 [10]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[31]_0 ),
        .O(\mask[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[31]_i_4 
       (.I0(\read_data_bits[0]_20 [31]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [31]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[31]_i_5_n_0 ),
        .I5(\mask[31]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][31]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[31]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [31]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [31]),
        .O(\mask[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[31]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [31]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [31]),
        .O(\mask[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[32]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [73]),
        .I2(\mask[32]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[32]_i_3_n_0 ),
        .O(next_mask[32]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA200000A)) 
    \mask[32]_i_10 
       (.I0(\mask[33]_i_9_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[32]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F3FBC0F2F3F3C)) 
    \mask[32]_i_11 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[1]_rep__0_0 ),
        .O(\mask[32]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2777677777777770)) 
    \mask[32]_i_12 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[32]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[32]_i_13 
       (.I0(\read_data_bits[0]_20 [32]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [32]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[32]_i_14_n_0 ),
        .I5(\mask[32]_i_15_n_0 ),
        .O(\read_data_bits_reg[0][32]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[32]_i_14 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [32]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [32]),
        .O(\mask[32]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[32]_i_15 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [32]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [32]),
        .O(\mask[32]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[32]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask[32]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[32]_i_5_n_0 ),
        .I5(\mask_reg[32]_1 ),
        .O(\mask[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[32]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[32]),
        .I3(\mask_reg[47]_0 [11]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[32]_0 ),
        .O(\mask[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    \mask[32]_i_4 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[32]_i_7_n_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\mask[32]_i_8_n_0 ),
        .I4(\mask[32]_i_9_n_0 ),
        .I5(\mask[32]_i_10_n_0 ),
        .O(\mask[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000320)) 
    \mask[32]_i_7 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[32]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFD03FFFF)) 
    \mask[32]_i_8 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rangei_reg[1]_rep_0 ),
        .O(\mask[32]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA20000000A)) 
    \mask[32]_i_9 
       (.I0(\rangei_reg[2]_rep__3_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[32]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[33]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [74]),
        .I2(\mask[33]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[33]_i_3_n_0 ),
        .O(next_mask[33]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mask[33]_i_10 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rangei_reg[0]_rep_0 ),
        .O(\mask[33]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5F5FFFFF5FDFF)) 
    \mask[33]_i_11 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[33]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mask[33]_i_12 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [2]),
        .O(\mask[33]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0002800200020002)) 
    \mask[33]_i_13 
       (.I0(\mask[33]_i_9_n_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[33]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hD5D5F5D5D5D5D5D5)) 
    \mask[33]_i_14 
       (.I0(\rangei_reg[3]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rangei_reg[2]_rep__3_0 ),
        .I3(\mask[35]_i_10_n_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[33]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h008AAAAAAAAAAA00)) 
    \mask[33]_i_15 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[33]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h003F003C0037003C)) 
    \mask[33]_i_16 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rangei_reg[1]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[33]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[33]_i_17 
       (.I0(\read_data_bits[0]_20 [33]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [33]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[33]_i_18_n_0 ),
        .I5(\mask[33]_i_19_n_0 ),
        .O(\read_data_bits_reg[0][33]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[33]_i_18 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [33]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [33]),
        .O(\mask[33]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[33]_i_19 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [33]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [33]),
        .O(\mask[33]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAA)) 
    \mask[33]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask[33]_i_4_n_0 ),
        .I2(\mask[33]_i_5_n_0 ),
        .I3(\mask[33]_i_6_n_0 ),
        .I4(\mask[33]_i_7_n_0 ),
        .I5(\mask_reg[33]_1 ),
        .O(\mask[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[33]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[33]),
        .I3(\mask_reg[47]_0 [12]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[33]_0 ),
        .O(\mask[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AA02AA82AA02)) 
    \mask[33]_i_4 
       (.I0(\mask[33]_i_9_n_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFBFAEBAAAAAAAA)) 
    \mask[33]_i_5 
       (.I0(\rangei_reg[3]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\mask[33]_i_10_n_0 ),
        .I5(\rangei_reg[2]_rep__3_0 ),
        .O(\mask[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \mask[33]_i_6 
       (.I0(\mask[33]_i_11_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\mask[33]_i_12_n_0 ),
        .I4(\mask[33]_i_10_n_0 ),
        .I5(\rangei_reg[2]_rep__3_n_0 ),
        .O(\mask[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    \mask[33]_i_7 
       (.I0(\mask[33]_i_13_n_0 ),
        .I1(\mask[33]_i_14_n_0 ),
        .I2(\mask[33]_i_15_n_0 ),
        .I3(\mask[33]_i_16_n_0 ),
        .I4(\rangei_reg[2]_rep__3_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .O(\mask[33]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mask[33]_i_9 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .O(\mask[33]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[34]_i_1 
       (.I0(\mask[34]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [75]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[34]_i_3_n_0 ),
        .O(next_mask[34]));
  LUT6 #(
    .INIT(64'h7777777777777026)) 
    \mask[34]_i_10 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[34]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[34]_i_11 
       (.I0(\read_data_bits[0]_20 [34]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [34]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[34]_i_12_n_0 ),
        .I5(\mask[34]_i_13_n_0 ),
        .O(\read_data_bits_reg[0][34]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[34]_i_12 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [34]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [34]),
        .O(\mask[34]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[34]_i_13 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [34]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [34]),
        .O(\mask[34]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0004440455555555)) 
    \mask[34]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[34]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[34]_i_5_n_0 ),
        .I5(\mask[42]_i_6_n_0 ),
        .O(\mask[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[34]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[34]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[34]),
        .I4(\mask_reg[47]_0 [13]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002B00C0002200C0)) 
    \mask[34]_i_7 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[34]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000A080EFFF0F0F0)) 
    \mask[34]_i_8 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[34]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FBC3CBCBCFCBC)) 
    \mask[34]_i_9 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[34]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[35]_i_1 
       (.I0(\mask[35]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [76]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[35]_i_3_n_0 ),
        .O(next_mask[35]));
  LUT2 #(
    .INIT(4'h1)) 
    \mask[35]_i_10 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [3]),
        .O(\mask[35]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004500)) 
    \mask[35]_i_11 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\mask[33]_i_12_n_0 ),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rangei_reg[2]_rep__3_n_0 ),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\mask[35]_i_14_n_0 ),
        .O(\mask[35]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[35]_i_12 
       (.I0(\read_data_bits[0]_20 [35]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [35]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[35]_i_15_n_0 ),
        .I5(\mask[35]_i_16_n_0 ),
        .O(\read_data_bits_reg[0][35]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEFAAAA)) 
    \mask[35]_i_13 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[35]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h5501)) 
    \mask[35]_i_14 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .O(\mask[35]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[35]_i_15 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [35]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [35]),
        .O(\mask[35]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[35]_i_16 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [35]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [35]),
        .O(\mask[35]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0004440455555555)) 
    \mask[35]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask[35]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask[35]_i_5_n_0 ),
        .I5(\mask[43]_i_6_n_0 ),
        .O(\mask[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[35]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[35]),
        .I3(\mask_reg[47]_0 [14]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[35]_0 ),
        .O(\mask[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00AEAEFFFFAEAE)) 
    \mask[35]_i_4 
       (.I0(\mask[35]_i_7_n_0 ),
        .I1(\mask[35]_i_8_n_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rangei_reg[2]_rep__3_n_0 ),
        .I5(\mask[39]_i_7_n_0 ),
        .O(\mask[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222AAA)) 
    \mask[35]_i_5 
       (.I0(\mask[35]_i_9_n_0 ),
        .I1(\rangei_reg[2]_rep__3_0 ),
        .I2(\mask[46]_i_13_n_0 ),
        .I3(\mask[35]_i_10_n_0 ),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\mask[35]_i_11_n_0 ),
        .O(\mask[35]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000030100000000)) 
    \mask[35]_i_7 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[35]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mask[35]_i_8 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .O(\mask[35]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFF0F0FFFFF0)) 
    \mask[35]_i_9 
       (.I0(\mask[46]_i_13_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\mask[35]_i_13_n_0 ),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[35]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[36]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [77]),
        .I2(\mask[36]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[36]_i_3_n_0 ),
        .O(next_mask[36]));
  LUT6 #(
    .INIT(64'h55515455FFFAFCFF)) 
    \mask[36]_i_10 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[36]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[36]_i_11 
       (.I0(\read_data_bits[0]_20 [36]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [36]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[36]_i_12_n_0 ),
        .I5(\mask[36]_i_13_n_0 ),
        .O(\read_data_bits_reg[0][36]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[36]_i_12 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [36]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [36]),
        .O(\mask[36]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[36]_i_13 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [36]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [36]),
        .O(\mask[36]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[36]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[36]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[36]_i_5_n_0 ),
        .I5(\mask[44]_i_6_n_0 ),
        .O(\mask[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[36]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[36]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[36]),
        .I4(\mask_reg[47]_0 [15]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2030300820302000)) 
    \mask[36]_i_7 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[36]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0FA00FF00FE080F0)) 
    \mask[36]_i_8 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[36]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFCCC2BFBFCCC0)) 
    \mask[36]_i_9 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[36]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[37]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [78]),
        .I2(\mask[37]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[37]_i_3_n_0 ),
        .O(next_mask[37]));
  LUT6 #(
    .INIT(64'hEFF0F0F8FFF0F0FA)) 
    \mask[37]_i_10 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[37]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[37]_i_11 
       (.I0(\read_data_bits[0]_20 [37]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [37]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[37]_i_12_n_0 ),
        .I5(\mask[37]_i_13_n_0 ),
        .O(\read_data_bits_reg[0][37]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[37]_i_12 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [37]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [37]),
        .O(\mask[37]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[37]_i_13 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [37]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [37]),
        .O(\mask[37]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFAAAAAAAA)) 
    \mask[37]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[37]_i_4_n_0 ),
        .I2(\rangei_reg[3]_rep_0 ),
        .I3(\mask[37]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I5(\mask[45]_i_6_n_0 ),
        .O(\mask[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[37]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[37]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[37]),
        .I4(\mask_reg[47]_0 [16]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444FFF4FF)) 
    \mask[37]_i_5 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\mask[45]_i_15_n_0 ),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rangei_reg[2]_rep__3_n_0 ),
        .I4(\mask[37]_i_9_n_0 ),
        .I5(\mask[37]_i_10_n_0 ),
        .O(\mask[37]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF2FFFF2FFFFF)) 
    \mask[37]_i_7 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[37]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF0075FF10FF00FF)) 
    \mask[37]_i_8 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[37]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h55555155)) 
    \mask[37]_i_9 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .O(\mask[37]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[38]_i_1 
       (.I0(\mask[38]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [79]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[38]_i_3_n_0 ),
        .O(next_mask[38]));
  LUT6 #(
    .INIT(64'h55555155FFFFC2FF)) 
    \mask[38]_i_10 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[38]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[38]_i_11 
       (.I0(\read_data_bits[0]_20 [38]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [38]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[38]_i_12_n_0 ),
        .I5(\mask[38]_i_13_n_0 ),
        .O(\read_data_bits_reg[0][38]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[38]_i_12 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [38]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [38]),
        .O(\mask[38]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[38]_i_13 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [38]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [38]),
        .O(\mask[38]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0004440455555555)) 
    \mask[38]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[38]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[38]_i_5_n_0 ),
        .I5(\mask[46]_i_7_n_0 ),
        .O(\mask[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[38]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[38]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[38]),
        .I4(\mask_reg[47]_0 [17]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002BC000000AC000)) 
    \mask[38]_i_7 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[38]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C8C8C8C0CCC8C)) 
    \mask[38]_i_8 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[38]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0FAF0F8F0FE)) 
    \mask[38]_i_9 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[38]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[39]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [80]),
        .I2(\mask[39]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[39]_i_3_n_0 ),
        .O(next_mask[39]));
  LUT6 #(
    .INIT(64'hFFFF2333FFFF0203)) 
    \mask[39]_i_10 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[39]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5515FF3B5515FFBF)) 
    \mask[39]_i_11 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[39]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[39]_i_12 
       (.I0(\read_data_bits[0]_20 [39]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [39]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[39]_i_13_n_0 ),
        .I5(\mask[39]_i_14_n_0 ),
        .O(\read_data_bits_reg[0][39]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[39]_i_13 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [39]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [39]),
        .O(\mask[39]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[39]_i_14 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [39]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [39]),
        .O(\mask[39]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[39]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask[39]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[39]_i_5_n_0 ),
        .I5(\mask[47]_i_14_n_0 ),
        .O(\mask[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[39]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[39]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[39]),
        .I4(\mask_reg[47]_0 [18]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00305555FF305555)) 
    \mask[39]_i_4 
       (.I0(\mask[39]_i_7_n_0 ),
        .I1(\mask[39]_i_8_n_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rangei_reg[1]_rep_0 ),
        .I4(\rangei_reg[2]_rep__3_n_0 ),
        .I5(\mask[39]_i_9_n_0 ),
        .O(\mask[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40FFFFFFF4FF)) 
    \mask[39]_i_7 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[39]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h88C8)) 
    \mask[39]_i_8 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rangei_reg[0]_rep_0 ),
        .O(\mask[39]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \mask[39]_i_9 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .O(\mask[39]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[3]_i_1 
       (.I0(\mask[35]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [44]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[3]_i_2_n_0 ),
        .O(next_mask[3]));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[3]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[3]_1 ),
        .I2(set_rst_loop),
        .I3(sa_do[3]),
        .I4(p_1_in276_in),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[3]_i_4 
       (.I0(\read_data_bits[0]_20 [3]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [3]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[3]_i_5_n_0 ),
        .I5(\mask[3]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[3]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [3]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [3]),
        .O(\mask[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[3]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [3]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [3]),
        .O(\mask[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[40]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [81]),
        .I2(\mask[40]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[40]_i_3_n_0 ),
        .O(next_mask[40]));
  LUT6 #(
    .INIT(64'hF0FAF0FEF0FFF80F)) 
    \mask[40]_i_10 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[40]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7277767777777707)) 
    \mask[40]_i_11 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[40]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF9D8D89F7150715F)) 
    \mask[40]_i_12 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\rangei_reg[2]_rep__3_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[40]_i_13 
       (.I0(\read_data_bits[0]_20 [40]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [40]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[40]_i_14_n_0 ),
        .I5(\mask[40]_i_15_n_0 ),
        .O(\read_data_bits_reg[0][40]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[40]_i_14 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [40]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [40]),
        .O(\mask[40]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[40]_i_15 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [40]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [40]),
        .O(\mask[40]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[40]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[40]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[40]_i_5_n_0 ),
        .I5(\mask_reg[32]_1 ),
        .O(\mask[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[40]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[40]),
        .I3(\mask_reg[47]_0 [19]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[40]_0 ),
        .O(\mask[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02FC002C00000000)) 
    \mask[40]_i_8 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rangei_reg[1]_rep__0_0 ),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[40]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00023FBC0000)) 
    \mask[40]_i_9 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[1]_rep__0_0 ),
        .O(\mask[40]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[41]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [82]),
        .I2(\mask[41]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[41]_i_3_n_0 ),
        .O(next_mask[41]));
  LUT6 #(
    .INIT(64'hDBD9D9C9DBDBD9D9)) 
    \mask[41]_i_10 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[41]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55555155FFBFF0FF)) 
    \mask[41]_i_11 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[41]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h5551)) 
    \mask[41]_i_12 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .O(\rangei_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'h0000400FF40FFF4F)) 
    \mask[41]_i_13 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\rangei_reg[2]_rep__3_n_0 ),
        .O(\rangei_reg[0]_rep_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[41]_i_14 
       (.I0(\read_data_bits[0]_20 [41]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [41]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[41]_i_15_n_0 ),
        .I5(\mask[41]_i_16_n_0 ),
        .O(\read_data_bits_reg[0][41]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[41]_i_15 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [41]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [41]),
        .O(\mask[41]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[41]_i_16 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [41]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [41]),
        .O(\mask[41]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[41]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[41]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[41]_i_5_n_0 ),
        .I5(\mask_reg[33]_1 ),
        .O(\mask[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[41]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[41]),
        .I3(\mask_reg[47]_0 [20]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[41]_0 ),
        .O(\mask[41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FB000000B000000)) 
    \mask[41]_i_8 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[41]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCC228CCCCC02)) 
    \mask[41]_i_9 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[41]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[42]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [83]),
        .I2(\mask[42]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[42]_i_3_n_0 ),
        .O(next_mask[42]));
  LUT6 #(
    .INIT(64'hFFFF08AEF000FFFF)) 
    \mask[42]_i_10 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[42]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55555155FFFFC2FF)) 
    \mask[42]_i_11 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[42]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AEF000)) 
    \mask[42]_i_12 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[2]_rep__3_n_0 ),
        .O(\mask[42]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAABA0000FFFFFFFF)) 
    \mask[42]_i_13 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rangei_reg[2]_rep__3_0 ),
        .I5(\mask[42]_i_6_0 ),
        .O(\mask[42]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \mask[42]_i_14 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .O(\mask[42]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[42]_i_15 
       (.I0(\read_data_bits[0]_20 [42]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [42]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[42]_i_16_n_0 ),
        .I5(\mask[42]_i_17_n_0 ),
        .O(\read_data_bits_reg[0][42]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[42]_i_16 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [42]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [42]),
        .O(\mask[42]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[42]_i_17 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [42]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [42]),
        .O(\mask[42]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[42]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[42]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[42]_i_5_n_0 ),
        .I5(\mask[42]_i_6_n_0 ),
        .O(\mask[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[42]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[42]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[42]),
        .I4(\mask_reg[47]_0 [21]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404000455555555)) 
    \mask[42]_i_6 
       (.I0(\mask[38]_i_2_0 ),
        .I1(\mask[42]_i_12_n_0 ),
        .I2(\mask[42]_i_13_n_0 ),
        .I3(\mask[42]_i_14_n_0 ),
        .I4(\mask[46]_i_20_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .O(\mask[42]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A80A0A00A000080)) 
    \mask[42]_i_8 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[42]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA95AA85AA81AA80)) 
    \mask[42]_i_9 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[42]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[43]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [84]),
        .I2(\mask[43]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[43]_i_3_n_0 ),
        .O(next_mask[43]));
  LUT6 #(
    .INIT(64'hB9B999B9BBBBB9BB)) 
    \mask[43]_i_10 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[43]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h51555555F3F3FBFF)) 
    \mask[43]_i_11 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[43]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8C8C088C)) 
    \mask[43]_i_12 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rangei_reg[2]_rep__3_n_0 ),
        .O(\mask[43]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBA00FFFFFFFF)) 
    \mask[43]_i_13 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\mask[46]_i_13_n_0 ),
        .I3(\rangei_reg[2]_rep__3_0 ),
        .I4(\rangei_reg[3]_rep_0 ),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .O(\mask[43]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00000F02)) 
    \mask[43]_i_14 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rangei_reg[1]_rep_0 ),
        .O(\mask[43]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[43]_i_15 
       (.I0(\read_data_bits[0]_20 [43]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [43]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[43]_i_16_n_0 ),
        .I5(\mask[43]_i_17_n_0 ),
        .O(\read_data_bits_reg[0][43]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[43]_i_16 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [43]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [43]),
        .O(\mask[43]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[43]_i_17 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [43]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [43]),
        .O(\mask[43]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[43]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[43]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[43]_i_5_n_0 ),
        .I5(\mask[43]_i_6_n_0 ),
        .O(\mask[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[43]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[43]),
        .I3(\mask_reg[47]_0 [22]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[43]_0 ),
        .O(\mask[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004040455555555)) 
    \mask[43]_i_6 
       (.I0(\mask[47]_i_27_n_0 ),
        .I1(\mask[43]_i_12_n_0 ),
        .I2(\mask[43]_i_13_n_0 ),
        .I3(\mask[43]_i_14_n_0 ),
        .I4(\rangei_reg[2]_rep__3_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .O(\mask[43]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA2200000AA220000)) 
    \mask[43]_i_8 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rangei_reg[1]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[43]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9898889899999899)) 
    \mask[43]_i_9 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[43]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[44]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [85]),
        .I2(\mask[44]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[44]_i_3_n_0 ),
        .O(next_mask[44]));
  LUT6 #(
    .INIT(64'hFFF00008AEFFFFFF)) 
    \mask[44]_i_10 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[44]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4551EFE35555FFFF)) 
    \mask[44]_i_11 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[44]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAEFF08AA)) 
    \mask[44]_i_12 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[44]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mask[44]_i_13 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .O(\rram_addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    \mask[44]_i_14 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rangei_reg[2]_rep__3_n_0 ),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .O(\mask[44]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[44]_i_16 
       (.I0(\read_data_bits[0]_20 [44]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [44]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[44]_i_18_n_0 ),
        .I5(\mask[44]_i_19_n_0 ),
        .O(\read_data_bits_reg[0][44]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \mask[44]_i_17 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rangei_reg[0]_rep_0 ),
        .O(\rangei_reg[1]_rep_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[44]_i_18 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [44]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [44]),
        .O(\mask[44]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[44]_i_19 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [44]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [44]),
        .O(\mask[44]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[44]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[44]_i_4_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask_reg[44]_i_5_n_0 ),
        .I5(\mask[44]_i_6_n_0 ),
        .O(\mask[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[44]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[44]),
        .I3(\mask_reg[47]_0 [23]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[44]_0 ),
        .O(\mask[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002AFFFF)) 
    \mask[44]_i_6 
       (.I0(\mask[44]_i_12_n_0 ),
        .I1(\rram_addr_reg[0]_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\mask[44]_i_14_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .I5(\mask[36]_i_2_0 ),
        .O(\mask[44]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0010060200000)) 
    \mask[44]_i_8 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep__0_0 ),
        .O(\mask[44]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF000000008AEFF)) 
    \mask[44]_i_9 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[44]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mask[45]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [86]),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\mask[45]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[45]_i_3_n_0 ),
        .O(next_mask[45]));
  LUT6 #(
    .INIT(64'hC002C0038000C000)) 
    \mask[45]_i_10 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[45]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC3C20B03C3C30B0B)) 
    \mask[45]_i_11 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[45]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF98988098)) 
    \mask[45]_i_12 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rangei_reg[2]_rep__3_n_0 ),
        .O(\mask[45]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8888888808000000)) 
    \mask[45]_i_13 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[2]_rep__3_n_0 ),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[45]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000020022220000)) 
    \mask[45]_i_15 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\mask[45]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[45]_i_17 
       (.I0(\read_data_bits[0]_20 [45]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [45]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[45]_i_19_n_0 ),
        .I5(\mask[45]_i_20_n_0 ),
        .O(\read_data_bits_reg[0][45]_0 ));
  LUT6 #(
    .INIT(64'h0006000700000002)) 
    \mask[45]_i_18 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rangei_reg[2]_rep__3_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [1]),
        .O(\rangei_reg[1]_rep_2 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[45]_i_19 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [45]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [45]),
        .O(\mask[45]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h202AFFFF)) 
    \mask[45]_i_2 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I1(\mask_reg[45]_i_4_n_0 ),
        .I2(\rangei_reg[3]_rep_0 ),
        .I3(\mask_reg[45]_i_5_n_0 ),
        .I4(\mask[45]_i_6_n_0 ),
        .O(\mask[45]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[45]_i_20 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [45]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [45]),
        .O(\mask[45]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[45]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[45]),
        .I3(\mask_reg[47]_0 [24]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[45]_0 ),
        .O(\mask[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000020FFFF)) 
    \mask[45]_i_6 
       (.I0(\mask[45]_i_12_n_0 ),
        .I1(\mask[45]_i_13_n_0 ),
        .I2(\mask[42]_i_6_0 ),
        .I3(\mask[45]_i_15_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .I5(\mask[37]_i_2_0 ),
        .O(\mask[45]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFE0F0F8FFF0F0FAF)) 
    \mask[45]_i_8 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [0]),
        .O(\mask[45]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h51555155F3BFFBFF)) 
    \mask[45]_i_9 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[45]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[46]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [87]),
        .I2(\mask[46]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[46]_i_3_n_0 ),
        .O(next_mask[46]));
  LUT6 #(
    .INIT(64'hD57F55FFD57755FF)) 
    \mask[46]_i_10 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[46]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \mask[46]_i_11 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[46]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \mask[46]_i_12 
       (.I0(\rangei_reg[3]_rep_0 ),
        .I1(\rangei_reg[2]_rep__3_n_0 ),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rangei_reg[1]_rep_0 ),
        .I4(\mask[46]_i_24_n_0 ),
        .I5(\mask[46]_i_25_n_0 ),
        .O(\mask[46]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mask[46]_i_13 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .O(\mask[46]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F0FCAAEEFAFE)) 
    \mask[46]_i_14 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[46]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00340000)) 
    \mask[46]_i_15 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rangei_reg[2]_rep__3_n_0 ),
        .I4(\rram_addr_reg[15]_0 [3]),
        .O(\mask[46]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mask[46]_i_16 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .O(\rangei_reg[2]_rep__3_0 ));
  LUT6 #(
    .INIT(64'hFAAAAEFFFAAAAAAE)) 
    \mask[46]_i_17 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[46]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FFF2FFF0F)) 
    \mask[46]_i_18 
       (.I0(\mask[46]_i_26_n_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\rangei_reg[2]_rep__3_0 ),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[46]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask[46]_i_19 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_0 [1]),
        .I2(\rram_addr_reg[15]_0 [0]),
        .O(\mask[46]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    \mask[46]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask[46]_i_4_n_0 ),
        .I2(\mask[46]_i_5_n_0 ),
        .I3(\mask[46]_i_6_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I5(\mask[46]_i_7_n_0 ),
        .O(\mask[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFF02FFFF)) 
    \mask[46]_i_20 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rangei_reg[1]_rep_0 ),
        .I4(\rangei_reg[2]_rep__3_n_0 ),
        .O(\mask[46]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[46]_i_23 
       (.I0(\read_data_bits[0]_20 [46]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [46]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[46]_i_28_n_0 ),
        .I5(\mask[46]_i_29_n_0 ),
        .O(\read_data_bits_reg[0][46]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mask[46]_i_24 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .O(\mask[46]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mask[46]_i_25 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .O(\mask[46]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mask[46]_i_26 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [2]),
        .O(\mask[46]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000009D8)) 
    \mask[46]_i_27 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rangei_reg[3]_rep_0 ),
        .I5(\rangei_reg[2]_rep__3_n_0 ),
        .O(\rram_addr_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[46]_i_28 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [46]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [46]),
        .O(\mask[46]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[46]_i_29 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [46]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [46]),
        .O(\mask[46]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[46]_i_3 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[46]),
        .I3(\mask_reg[47]_0 [25]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[46]_0 ),
        .O(\mask[46]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mask[46]_i_4 
       (.I0(\mask[46]_i_9_n_0 ),
        .I1(\mask[46]_i_10_n_0 ),
        .I2(\rangei_reg[2]_rep__3_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .O(\mask[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3302020202020222)) 
    \mask[46]_i_5 
       (.I0(\mask[46]_i_11_n_0 ),
        .I1(\mask[46]_i_12_n_0 ),
        .I2(\rangei[2]_i_4_n_0 ),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\mask[46]_i_13_n_0 ),
        .O(\mask[46]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D00000000)) 
    \mask[46]_i_6 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\mask[46]_i_14_n_0 ),
        .I2(\mask[46]_i_15_n_0 ),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rangei_reg[2]_rep__3_0 ),
        .I5(\rangei_reg[3]_rep_0 ),
        .O(\mask[46]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000002202FFFF)) 
    \mask[46]_i_7 
       (.I0(\mask[46]_i_17_n_0 ),
        .I1(\mask[46]_i_18_n_0 ),
        .I2(\mask[46]_i_19_n_0 ),
        .I3(\mask[46]_i_20_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .I5(\mask[38]_i_2_0 ),
        .O(\mask[46]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF881000FF)) 
    \mask[46]_i_9 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [0]),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [3]),
        .I4(\rram_addr_reg[15]_0 [2]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[46]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF800C800)) 
    \mask[47]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_3 ),
        .I3(state),
        .I4(\mask[47]_i_4_n_0 ),
        .I5(\mask[47]_i_5_n_0 ),
        .O(\mask[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mask[47]_i_10 
       (.I0(\mask[47]_i_17_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_0 [11]),
        .I2(\FSM_sequential_state_reg[4]_0 [10]),
        .I3(\FSM_sequential_state_reg[4]_0 [12]),
        .I4(\FSM_sequential_state_reg[4]_0 [9]),
        .I5(\mask[47]_i_18_n_0 ),
        .O(\mask[47]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0155014501110101)) 
    \mask[47]_i_11 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state[4]_i_13_n_0 ),
        .I4(sa_rdy_0),
        .I5(halfclk),
        .O(\mask[47]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFB000000FB00FB00)) 
    \mask[47]_i_13 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rram_addr_reg[15]_0 [3]),
        .I2(\mask[47]_i_21_n_0 ),
        .I3(\mask[47]_i_22_n_0 ),
        .I4(\mask[47]_i_23_n_0 ),
        .I5(\mask[47]_i_24_n_0 ),
        .O(\mask[47]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000008FFFF)) 
    \mask[47]_i_14 
       (.I0(\mask[47]_i_25_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .I2(\rangei_reg[3]_rep_0 ),
        .I3(\mask[47]_i_26_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .I5(\mask[47]_i_27_n_0 ),
        .O(\mask[47]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h3033377B)) 
    \mask[47]_i_15 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[2]_rep__0_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mask[47]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_0 [13]),
        .I2(\FSM_sequential_state_reg[4]_0 [16]),
        .I3(\FSM_sequential_state_reg[4]_0 [15]),
        .O(\mask[47]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mask[47]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [21]),
        .I1(\FSM_sequential_state_reg[4]_0 [22]),
        .I2(\FSM_sequential_state_reg[4]_0 [17]),
        .I3(\FSM_sequential_state_reg[4]_0 [18]),
        .I4(\FSM_sequential_state_reg[4]_0 [19]),
        .I5(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\mask[47]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044045545)) 
    \mask[47]_i_19 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[47]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[47]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [88]),
        .I2(\mask[47]_i_7_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[47]_i_9_n_0 ),
        .O(next_mask[47]));
  LUT6 #(
    .INIT(64'h000000008FEFAFFF)) 
    \mask[47]_i_20 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [2]),
        .I3(\rram_addr_reg[15]_0 [1]),
        .I4(\rram_addr_reg[15]_0 [0]),
        .I5(\rram_addr_reg[15]_0 [3]),
        .O(\mask[47]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h2333FFFF)) 
    \mask[47]_i_21 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rangei_reg[1]_rep_0 ),
        .O(\mask[47]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFEFFFEFEF)) 
    \mask[47]_i_22 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [3]),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\mask[47]_i_30_n_0 ),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\mask[47]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h07FF0FFF00FFFFFF)) 
    \mask[47]_i_23 
       (.I0(\mask[46]_i_13_n_0 ),
        .I1(\rram_addr_reg[15]_0 [2]),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\rangei_reg[2]_rep__3_n_0 ),
        .I4(\rram_addr_reg[15]_0 [3]),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(\mask[47]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFAABAAA)) 
    \mask[47]_i_24 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rram_addr_reg[15]_0 [2]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .O(\mask[47]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEFFEF)) 
    \mask[47]_i_25 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rram_addr_reg[15]_0 [0]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[47]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A828080808080)) 
    \mask[47]_i_26 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rram_addr_reg[15]_0 [0]),
        .I4(\rram_addr_reg[15]_0 [1]),
        .I5(\rram_addr_reg[15]_0 [2]),
        .O(\mask[47]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFECFE0000)) 
    \mask[47]_i_27 
       (.I0(\mask[33]_i_10_n_0 ),
        .I1(\rangei_reg[1]_rep_1 ),
        .I2(\rram_addr_reg[15]_0 [1]),
        .I3(\rangei_reg[1]_rep_0 ),
        .I4(\mask[43]_i_6_0 ),
        .I5(\mask[43]_i_6_1 ),
        .O(\mask[47]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[47]_i_29 
       (.I0(\read_data_bits[0]_20 [47]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [47]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[47]_i_34_n_0 ),
        .I5(\mask[47]_i_35_n_0 ),
        .O(\read_data_bits_reg[0][47]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mask[47]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state_reg[2]_rep__0_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mask[47]_i_30 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_0 [2]),
        .O(\mask[47]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \mask[47]_i_31 
       (.I0(\rangei_reg[1]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rangei_reg[3]_rep_0 ),
        .I3(\rangei_reg[2]_rep__3_n_0 ),
        .O(\rangei_reg[1]_rep_1 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[47]_i_34 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\mask[47]_i_29_1 [47]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [47]),
        .O(\mask[47]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[47]_i_35 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [47]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [47]),
        .O(\mask[47]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mask[47]_i_4 
       (.I0(\mask_reg[18]_0 ),
        .I1(\mask[47]_i_10_n_0 ),
        .O(\mask[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF005100FB)) 
    \mask[47]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(sa_rdy_0),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(\mask[47]_i_11_n_0 ),
        .O(\mask[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFD9BFF)) 
    \mask[47]_i_6 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\mask[47]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \mask[47]_i_7 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I2(\mask_reg[47]_i_12_n_0 ),
        .I3(\rangei_reg[3]_rep_0 ),
        .I4(\mask[47]_i_13_n_0 ),
        .I5(\mask[47]_i_14_n_0 ),
        .O(\mask[47]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF9EFF1CF)) 
    \mask[47]_i_8 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\mask[47]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[47]_i_9 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[47]),
        .I3(\mask_reg[47]_0 [26]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[47]_1 ),
        .O(\mask[47]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[4]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [45]),
        .I2(\mask[36]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[4]_i_2_n_0 ),
        .O(next_mask[4]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[4]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[4]),
        .I3(\mask_reg[47]_0 [1]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[4]_0 ),
        .O(\mask[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[4]_i_4 
       (.I0(\read_data_bits[0]_20 [4]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [4]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[4]_i_5_n_0 ),
        .I5(\mask[4]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[4]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [4]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [4]),
        .O(\mask[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[4]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [4]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [4]),
        .O(\mask[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[5]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [46]),
        .I2(\mask[37]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[5]_i_2_n_0 ),
        .O(next_mask[5]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[5]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[5]),
        .I3(p_1_in270_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[5]_1 ),
        .O(\mask[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[5]_i_4 
       (.I0(\read_data_bits[0]_20 [5]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [5]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[5]_i_5_n_0 ),
        .I5(\mask[5]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[5]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [5]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [5]),
        .O(\mask[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[5]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [5]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [5]),
        .O(\mask[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mask[6]_i_1 
       (.I0(\mask[38]_i_2_n_0 ),
        .I1(\mask[47]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [47]),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[6]_i_2_n_0 ),
        .O(next_mask[6]));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[6]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[6]_1 ),
        .I2(set_rst_loop),
        .I3(sa_do[6]),
        .I4(p_1_in267_in),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[6]_i_4 
       (.I0(\read_data_bits[0]_20 [6]),
        .I1(\mask[0]_i_4_0 ),
        .I2(\mask[47]_i_16 [6]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[6]_i_5_n_0 ),
        .I5(\mask[6]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[6]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [6]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[1]_21 [6]),
        .O(\mask[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[6]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [6]),
        .I2(\mask[0]_i_4_0 ),
        .I3(\read_data_bits[2]_22 [6]),
        .O(\mask[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[7]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [48]),
        .I2(\mask[39]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[7]_i_2_n_0 ),
        .O(next_mask[7]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[7]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[7]),
        .I3(p_1_in264_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[7]_0 ),
        .O(\mask[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[7]_i_4 
       (.I0(\read_data_bits[0]_20 [7]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [7]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[7]_i_5_n_0 ),
        .I5(\mask[7]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[7]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [7]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [7]),
        .O(\mask[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[7]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [7]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [7]),
        .O(\mask[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[8]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [49]),
        .I2(\mask[40]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[8]_i_2_n_0 ),
        .O(next_mask[8]));
  LUT6 #(
    .INIT(64'hB400F555B400A000)) 
    \mask[8]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(set_rst_loop),
        .I2(sa_do[8]),
        .I3(p_1_in261_in),
        .I4(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .I5(\mask_reg[8]_0 ),
        .O(\mask[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[8]_i_4 
       (.I0(\read_data_bits[0]_20 [8]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [8]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[8]_i_5_n_0 ),
        .I5(\mask[8]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[8]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [8]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [8]),
        .O(\mask[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[8]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [8]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [8]),
        .O(\mask[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \mask[9]_i_1 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [50]),
        .I2(\mask[41]_i_2_n_0 ),
        .I3(\mask[47]_i_8_n_0 ),
        .I4(\mask[9]_i_2_n_0 ),
        .O(next_mask[9]));
  LUT6 #(
    .INIT(64'hAF500000EE444444)) 
    \mask[9]_i_2 
       (.I0(\mask[47]_i_6_n_0 ),
        .I1(\mask_reg[9]_0 ),
        .I2(set_rst_loop),
        .I3(sa_do[9]),
        .I4(p_1_in258_in),
        .I5(\FSM_sequential_state_reg[2]_rep__0_2 ),
        .O(\mask[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    \mask[9]_i_4 
       (.I0(\read_data_bits[0]_20 [9]),
        .I1(\mask[41]_i_7 ),
        .I2(\mask[47]_i_16 [9]),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\mask[9]_i_5_n_0 ),
        .I5(\mask[9]_i_6_n_0 ),
        .O(\read_data_bits_reg[0][9]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[9]_i_5 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\mask[47]_i_29_1 [9]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[1]_21 [9]),
        .O(\mask[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \mask[9]_i_6 
       (.I0(\rangei_reg[2]_rep__3_n_0 ),
        .I1(\mask[47]_i_29_0 [9]),
        .I2(\mask[41]_i_7 ),
        .I3(\read_data_bits[2]_22 [9]),
        .O(\mask[9]_i_6_n_0 ));
  FDCE \mask_reg[0] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[0]),
        .Q(\mask_reg_n_0_[0] ));
  FDCE \mask_reg[10] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[10]),
        .Q(p_1_in255_in));
  FDCE \mask_reg[11] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[11]),
        .Q(p_1_in252_in));
  FDCE \mask_reg[12] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[12]),
        .Q(p_1_in249_in));
  FDCE \mask_reg[13] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[13]),
        .Q(p_1_in246_in));
  FDCE \mask_reg[14] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[14]),
        .Q(p_1_in243_in));
  FDCE \mask_reg[15] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[15]),
        .Q(p_1_in240_in));
  FDCE \mask_reg[16] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[16]),
        .Q(p_1_in237_in));
  FDCE \mask_reg[17] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[17]),
        .Q(p_1_in234_in));
  FDCE \mask_reg[18] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[18]),
        .Q(p_1_in231_in));
  FDCE \mask_reg[19] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[19]),
        .Q(p_1_in228_in));
  FDCE \mask_reg[1] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[1]),
        .Q(p_1_in282_in));
  FDCE \mask_reg[20] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[20]),
        .Q(p_1_in225_in));
  FDCE \mask_reg[21] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[21]),
        .Q(p_1_in222_in));
  FDCE \mask_reg[22] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[22]),
        .Q(p_1_in219_in));
  FDCE \mask_reg[23] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[23]),
        .Q(\mask_reg[47]_0 [2]));
  FDCE \mask_reg[24] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[24]),
        .Q(\mask_reg[47]_0 [3]));
  FDCE \mask_reg[25] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[25]),
        .Q(\mask_reg[47]_0 [4]));
  FDCE \mask_reg[26] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[26]),
        .Q(\mask_reg[47]_0 [5]));
  FDCE \mask_reg[27] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[27]),
        .Q(\mask_reg[47]_0 [6]));
  FDCE \mask_reg[28] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[28]),
        .Q(\mask_reg[47]_0 [7]));
  FDCE \mask_reg[29] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[29]),
        .Q(\mask_reg[47]_0 [8]));
  FDCE \mask_reg[2] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[2]),
        .Q(\mask_reg[47]_0 [0]));
  FDCE \mask_reg[30] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[30]),
        .Q(\mask_reg[47]_0 [9]));
  FDCE \mask_reg[31] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[31]),
        .Q(\mask_reg[47]_0 [10]));
  FDCE \mask_reg[32] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[32]),
        .Q(\mask_reg[47]_0 [11]));
  MUXF7 \mask_reg[32]_i_5 
       (.I0(\mask[32]_i_11_n_0 ),
        .I1(\mask[32]_i_12_n_0 ),
        .O(\mask_reg[32]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[33] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[33]),
        .Q(\mask_reg[47]_0 [12]));
  FDCE \mask_reg[34] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[34]),
        .Q(\mask_reg[47]_0 [13]));
  MUXF7 \mask_reg[34]_i_4 
       (.I0(\mask[34]_i_7_n_0 ),
        .I1(\mask[34]_i_8_n_0 ),
        .O(\mask_reg[34]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[34]_i_5 
       (.I0(\mask[34]_i_9_n_0 ),
        .I1(\mask[34]_i_10_n_0 ),
        .O(\mask_reg[34]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[35] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[35]),
        .Q(\mask_reg[47]_0 [14]));
  FDCE \mask_reg[36] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[36]),
        .Q(\mask_reg[47]_0 [15]));
  MUXF7 \mask_reg[36]_i_4 
       (.I0(\mask[36]_i_7_n_0 ),
        .I1(\mask[36]_i_8_n_0 ),
        .O(\mask_reg[36]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[36]_i_5 
       (.I0(\mask[36]_i_9_n_0 ),
        .I1(\mask[36]_i_10_n_0 ),
        .O(\mask_reg[36]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[37] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[37]),
        .Q(\mask_reg[47]_0 [16]));
  MUXF7 \mask_reg[37]_i_4 
       (.I0(\mask[37]_i_7_n_0 ),
        .I1(\mask[37]_i_8_n_0 ),
        .O(\mask_reg[37]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[38] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[38]),
        .Q(\mask_reg[47]_0 [17]));
  MUXF7 \mask_reg[38]_i_4 
       (.I0(\mask[38]_i_7_n_0 ),
        .I1(\mask[38]_i_8_n_0 ),
        .O(\mask_reg[38]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[38]_i_5 
       (.I0(\mask[38]_i_9_n_0 ),
        .I1(\mask[38]_i_10_n_0 ),
        .O(\mask_reg[38]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[39] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[39]),
        .Q(\mask_reg[47]_0 [18]));
  MUXF7 \mask_reg[39]_i_5 
       (.I0(\mask[39]_i_10_n_0 ),
        .I1(\mask[39]_i_11_n_0 ),
        .O(\mask_reg[39]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[3] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[3]),
        .Q(p_1_in276_in));
  FDCE \mask_reg[40] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[40]),
        .Q(\mask_reg[47]_0 [19]));
  MUXF7 \mask_reg[40]_i_4 
       (.I0(\mask[40]_i_8_n_0 ),
        .I1(\mask[40]_i_9_n_0 ),
        .O(\mask_reg[40]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep_0 ));
  MUXF7 \mask_reg[40]_i_5 
       (.I0(\mask[40]_i_10_n_0 ),
        .I1(\mask[40]_i_11_n_0 ),
        .O(\mask_reg[40]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[41] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[41]),
        .Q(\mask_reg[47]_0 [20]));
  MUXF7 \mask_reg[41]_i_4 
       (.I0(\mask[41]_i_8_n_0 ),
        .I1(\mask[41]_i_9_n_0 ),
        .O(\mask_reg[41]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[41]_i_5 
       (.I0(\mask[41]_i_10_n_0 ),
        .I1(\mask[41]_i_11_n_0 ),
        .O(\mask_reg[41]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[42] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[42]),
        .Q(\mask_reg[47]_0 [21]));
  MUXF7 \mask_reg[42]_i_4 
       (.I0(\mask[42]_i_8_n_0 ),
        .I1(\mask[42]_i_9_n_0 ),
        .O(\mask_reg[42]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[42]_i_5 
       (.I0(\mask[42]_i_10_n_0 ),
        .I1(\mask[42]_i_11_n_0 ),
        .O(\mask_reg[42]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[43] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[43]),
        .Q(\mask_reg[47]_0 [22]));
  MUXF7 \mask_reg[43]_i_4 
       (.I0(\mask[43]_i_8_n_0 ),
        .I1(\mask[43]_i_9_n_0 ),
        .O(\mask_reg[43]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[43]_i_5 
       (.I0(\mask[43]_i_10_n_0 ),
        .I1(\mask[43]_i_11_n_0 ),
        .O(\mask_reg[43]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[44] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[44]),
        .Q(\mask_reg[47]_0 [23]));
  MUXF7 \mask_reg[44]_i_4 
       (.I0(\mask[44]_i_8_n_0 ),
        .I1(\mask[44]_i_9_n_0 ),
        .O(\mask_reg[44]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[44]_i_5 
       (.I0(\mask[44]_i_10_n_0 ),
        .I1(\mask[44]_i_11_n_0 ),
        .O(\mask_reg[44]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[45] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[45]),
        .Q(\mask_reg[47]_0 [24]));
  MUXF7 \mask_reg[45]_i_4 
       (.I0(\mask[45]_i_8_n_0 ),
        .I1(\mask[45]_i_9_n_0 ),
        .O(\mask_reg[45]_i_4_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  MUXF7 \mask_reg[45]_i_5 
       (.I0(\mask[45]_i_10_n_0 ),
        .I1(\mask[45]_i_11_n_0 ),
        .O(\mask_reg[45]_i_5_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[46] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[46]),
        .Q(\mask_reg[47]_0 [25]));
  FDCE \mask_reg[47] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[47]),
        .Q(\mask_reg[47]_0 [26]));
  MUXF7 \mask_reg[47]_i_12 
       (.I0(\mask[47]_i_19_n_0 ),
        .I1(\mask[47]_i_20_n_0 ),
        .O(\mask_reg[47]_i_12_n_0 ),
        .S(\rangei_reg[2]_rep__3_n_0 ));
  FDCE \mask_reg[4] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[4]),
        .Q(\mask_reg[47]_0 [1]));
  FDCE \mask_reg[5] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[5]),
        .Q(p_1_in270_in));
  FDCE \mask_reg[6] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[6]),
        .Q(p_1_in267_in));
  FDCE \mask_reg[7] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[7]),
        .Q(p_1_in264_in));
  FDCE \mask_reg[8] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[8]),
        .Q(p_1_in261_in));
  FDCE \mask_reg[9] 
       (.C(mclk),
        .CE(\mask[47]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(next_mask[9]),
        .Q(p_1_in258_in));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[0]_i_15 
       (.I0(\read_data_bits[1]_21 [0]),
        .I1(\read_data_bits[0]_20 [0]),
        .I2(\read_data_bits[3]_23 [0]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [0]),
        .O(\read_data_bits_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h030000000000001C)) 
    \prdata_sr[101]_i_4 
       (.I0(\FSM_sequential_state_reg[2]_i_11_n_3 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state_reg[4]_0 [8]));
  LUT6 #(
    .INIT(64'h5555545555545554)) 
    \prdata_sr[103]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I5(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hFF80808088888888)) 
    \prdata_sr[104]_i_4 
       (.I0(\prdata_sr[104]_i_8_n_0 ),
        .I1(\rram_addr[15]_i_27_n_0 ),
        .I2(\prdata_sr_reg[150]_i_12_n_1 ),
        .I3(\prdata_sr[104]_i_9_n_0 ),
        .I4(CO),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[3]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \prdata_sr[104]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[104]_i_8 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[104]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \prdata_sr[104]_i_9 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(state),
        .O(\prdata_sr[104]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[105]_i_4 
       (.I0(\prdata_sr[105]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [31]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [17]),
        .O(\FSM_sequential_state_reg[3]_17 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[105]_i_7 
       (.I0(Q[0]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [17]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [31]),
        .O(\prdata_sr[105]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[106]_i_4 
       (.I0(\prdata_sr[106]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [32]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [18]),
        .O(\FSM_sequential_state_reg[3]_16 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[106]_i_7 
       (.I0(Q[1]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [18]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [32]),
        .O(\prdata_sr[106]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[107]_i_4 
       (.I0(\prdata_sr[107]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [33]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [19]),
        .O(\FSM_sequential_state_reg[3]_15 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[107]_i_7 
       (.I0(Q[2]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [19]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [33]),
        .O(\prdata_sr[107]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[108]_i_4 
       (.I0(\prdata_sr[108]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [34]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [20]),
        .O(\FSM_sequential_state_reg[3]_18 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \prdata_sr[108]_i_7 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [20]),
        .I2(is_first_try_reg_1),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [34]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\prdata_sr[108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[109]_i_4 
       (.I0(\prdata_sr[109]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [35]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [21]),
        .O(\FSM_sequential_state_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[109]_i_7 
       (.I0(Q[4]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [21]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [35]),
        .O(\prdata_sr[109]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \prdata_sr[10]_i_14 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .O(\prdata_sr[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \prdata_sr[10]_i_15 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \prdata_sr[10]_i_16 
       (.I0(\prdata_sr[10]_i_17_n_0 ),
        .I1(\prdata_sr_reg[150]_i_12_n_1 ),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[3]_0 ),
        .I5(state),
        .O(\prdata_sr[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \prdata_sr[10]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(CO),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    \prdata_sr[10]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(\prdata_sr[10]_i_14_n_0 ),
        .I2(\prdata_sr[10]_i_15_n_0 ),
        .I3(\prdata_sr[10]_i_16_n_0 ),
        .I4(\prdata_sr[31]_i_4 ),
        .I5(diag_bits[10]),
        .O(\success_counter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[10]_i_8 
       (.I0(\read_data_bits[1]_21 [10]),
        .I1(\read_data_bits[0]_20 [10]),
        .I2(\read_data_bits[3]_23 [10]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [10]),
        .O(\read_data_bits_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[110]_i_4 
       (.I0(\prdata_sr[110]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [36]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [22]),
        .O(\FSM_sequential_state_reg[3]_19 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \prdata_sr[110]_i_7 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [22]),
        .I2(is_first_try_reg_1),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [36]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\prdata_sr[110]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[111]_i_4 
       (.I0(\prdata_sr[111]_i_7_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [37]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [23]),
        .O(\FSM_sequential_state_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[111]_i_7 
       (.I0(Q[6]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [23]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [37]),
        .O(\prdata_sr[111]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prdata_sr[112]_i_13 
       (.I0(\FSM_sequential_state_reg[4]_0 [31]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .O(is_first_try_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h55040554)) 
    \prdata_sr[112]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\FSM_sequential_state_reg[4]_7 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \prdata_sr[112]_i_5 
       (.I0(\prdata_sr[112]_i_8_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [38]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [24]),
        .I5(\rram_addr[15]_i_27_n_0 ),
        .O(\FSM_sequential_state_reg[3]_12 ));
  LUT6 #(
    .INIT(64'h0000AAFC0000AA30)) 
    \prdata_sr[112]_i_8 
       (.I0(Q[7]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [24]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [38]),
        .O(\prdata_sr[112]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0202111100000F00)) 
    \prdata_sr[113]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [1]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [90]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(state),
        .O(\FSM_sequential_state_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFF00FF000E000E)) 
    \prdata_sr[113]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\prdata_sr[113]_i_8_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\rram_addr[15]_i_6_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [90]),
        .O(\FSM_sequential_state_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[113]_i_8 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[113]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h44C0)) 
    \prdata_sr[114]_i_4 
       (.I0(state),
        .I1(\rram_addr[15]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h5555551055554510)) 
    \prdata_sr[114]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .O(\FSM_sequential_state_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \prdata_sr[11]_i_14 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\prdata_sr[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000505FAEFFFEA)) 
    \prdata_sr[11]_i_15 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    \prdata_sr[11]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(\prdata_sr[11]_i_14_n_0 ),
        .I2(\rram_addr[15]_i_6_n_0 ),
        .I3(\prdata_sr[11]_i_15_n_0 ),
        .I4(\prdata_sr[31]_i_4 ),
        .I5(diag_bits[11]),
        .O(\success_counter_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[11]_i_8 
       (.I0(\read_data_bits[1]_21 [11]),
        .I1(\read_data_bits[0]_20 [11]),
        .I2(\read_data_bits[3]_23 [11]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [11]),
        .O(\read_data_bits_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'h0000000B0700070B)) 
    \prdata_sr[126]_i_6 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\rram_addr[15]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hBEB88998)) 
    \prdata_sr[126]_i_7 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state_reg[4]_9 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[12]_i_8 
       (.I0(\read_data_bits[1]_21 [12]),
        .I1(\read_data_bits[0]_20 [12]),
        .I2(\read_data_bits[3]_23 [12]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [12]),
        .O(\read_data_bits_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[13]_i_14 
       (.I0(\prdata_sr[13]_i_15_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [26]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [12]),
        .O(\prdata_sr[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \prdata_sr[13]_i_15 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [12]),
        .I2(is_first_try_reg_1),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [26]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\bsl_loop_reg[4]_0 [0]),
        .O(\prdata_sr[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \prdata_sr[13]_i_7 
       (.I0(\prdata_sr[31]_i_4 ),
        .I1(diag_bits[13]),
        .I2(\prdata_sr[12]_i_4 ),
        .I3(\FSM_sequential_state_reg[4]_7 ),
        .I4(\prdata_sr[13]_i_14_n_0 ),
        .O(\success_counter_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[13]_i_8 
       (.I0(\read_data_bits[1]_21 [13]),
        .I1(\read_data_bits[0]_20 [13]),
        .I2(\read_data_bits[3]_23 [13]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [13]),
        .O(\read_data_bits_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[14]_i_10 
       (.I0(\prdata_sr[14]_i_16_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [27]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [13]),
        .O(\prdata_sr[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[14]_i_15 
       (.I0(\read_data_bits[1]_21 [14]),
        .I1(\read_data_bits[0]_20 [14]),
        .I2(\read_data_bits[3]_23 [14]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [14]),
        .O(\read_data_bits_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \prdata_sr[14]_i_16 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [13]),
        .I2(is_first_try_reg_1),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [27]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\bsl_loop_reg[4]_0 [1]),
        .O(\prdata_sr[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2FFF2F2)) 
    \prdata_sr[14]_i_5 
       (.I0(diag_bits[14]),
        .I1(\prdata_sr[31]_i_4 ),
        .I2(\prdata_sr[14]_i_3 ),
        .I3(\prdata_sr[12]_i_4 ),
        .I4(\FSM_sequential_state_reg[4]_7 ),
        .I5(\prdata_sr[14]_i_10_n_0 ),
        .O(\success_counter_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFAAAFABBFBBBFB)) 
    \prdata_sr[150]_i_13 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\prdata_sr[150]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF80FF00FF80)) 
    \prdata_sr[150]_i_14 
       (.I0(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I1(sa_rdy),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[2]_rep_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(CO),
        .O(\prdata_sr[150]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[150]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\prdata_sr[150]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[150]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\prdata_sr[150]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    \prdata_sr[150]_i_2 
       (.I0(\prdata_sr[150]_i_4_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\prdata_sr[150]_i_5_n_0 ),
        .I4(\prdata_sr[150]_i_6_n_0 ),
        .I5(\prdata_sr[150]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [32]));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[150]_i_20 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\prdata_sr[150]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_22 
       (.I0(\FSM_sequential_state_reg[4]_0 [20]),
        .I1(\prdata_sr[150]_i_42_n_0 ),
        .I2(\prdata_sr[150]_i_43_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [19]),
        .O(\prdata_sr[150]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h4444D444)) 
    \prdata_sr[150]_i_23 
       (.I0(\FSM_sequential_state_reg[4]_0 [18]),
        .I1(\prdata_sr[150]_i_44_n_0 ),
        .I2(\pw_loop_reg[7]_0 [7]),
        .I3(\prdata_sr[150]_i_45_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_0 [17]),
        .O(\prdata_sr[150]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[150]_i_24 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\prdata_sr[150]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \prdata_sr[150]_i_25 
       (.I0(\prdata_sr[150]_i_46_n_0 ),
        .I1(\prdata_sr[150]_i_43_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_0 [19]),
        .O(\prdata_sr[150]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h90000999)) 
    \prdata_sr[150]_i_26 
       (.I0(\prdata_sr[150]_i_44_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .I2(\prdata_sr[150]_i_45_n_0 ),
        .I3(\pw_loop_reg[7]_0 [7]),
        .I4(\FSM_sequential_state_reg[4]_0 [17]),
        .O(\prdata_sr[150]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_27 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [126]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [125]),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\prdata_sr[150]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_28 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [124]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [123]),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\prdata_sr[150]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_29 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [122]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [121]),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\prdata_sr[150]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[150]_i_30 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\prdata_sr[150]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_34 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\prdata_sr[150]_i_47_n_0 ),
        .I2(\prdata_sr[150]_i_48_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [15]),
        .O(\prdata_sr[150]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_35 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\prdata_sr[150]_i_49_n_0 ),
        .I2(\prdata_sr[150]_i_50_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\prdata_sr[150]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h10107510)) 
    \prdata_sr[150]_i_36 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\pw_loop_reg[7]_0 [7]),
        .I2(\prdata_sr[150]_i_51_n_0 ),
        .I3(\prdata_sr[150]_i_52_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\prdata_sr[150]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[150]_i_37 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\prdata_sr[150]_i_53_n_0 ),
        .I2(\prdata_sr[150]_i_54_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\prdata_sr[150]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \prdata_sr[150]_i_38 
       (.I0(\prdata_sr[150]_i_55_n_0 ),
        .I1(\prdata_sr[150]_i_48_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_0 [15]),
        .O(\prdata_sr[150]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[150]_i_39 
       (.I0(\prdata_sr[150]_i_49_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_0 [14]),
        .I2(\prdata_sr[150]_i_50_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\prdata_sr[150]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCFFA0ACCCC)) 
    \prdata_sr[150]_i_4 
       (.I0(\prdata_sr_reg[150]_i_11_n_1 ),
        .I1(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I2(\FSM_sequential_state_reg[2]_rep_1 ),
        .I3(\prdata_sr_reg[150]_i_12_n_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(state),
        .O(\prdata_sr[150]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    \prdata_sr[150]_i_40 
       (.I0(\prdata_sr[150]_i_51_n_0 ),
        .I1(\pw_loop_reg[7]_0 [7]),
        .I2(\FSM_sequential_state_reg[4]_0 [12]),
        .I3(\prdata_sr[150]_i_52_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\prdata_sr[150]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000020AAAAAA8A)) 
    \prdata_sr[150]_i_41 
       (.I0(\prdata_sr[150]_i_56_n_0 ),
        .I1(\pw_loop_reg[7]_0 [6]),
        .I2(\pw_loop_reg[7]_0 [0]),
        .I3(\pw_loop_reg[7]_0 [5]),
        .I4(\pw_loop_reg[7]_0 [7]),
        .I5(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\prdata_sr[150]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \prdata_sr[150]_i_42 
       (.I0(\pw_loop_reg[7]_0 [6]),
        .I1(\pw_loop_reg[7]_0 [4]),
        .I2(\pw_loop_reg[7]_0 [5]),
        .I3(\pw_loop_reg[7]_0 [7]),
        .O(\prdata_sr[150]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \prdata_sr[150]_i_43 
       (.I0(\pw_loop_reg[7]_0 [6]),
        .I1(\pw_loop_reg[7]_0 [3]),
        .I2(\pw_loop_reg[7]_0 [5]),
        .I3(\pw_loop_reg[7]_0 [4]),
        .I4(\pw_loop_reg[7]_0 [7]),
        .O(\prdata_sr[150]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \prdata_sr[150]_i_44 
       (.I0(\pw_loop_reg[7]_0 [5]),
        .I1(\pw_loop_reg[7]_0 [4]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\pw_loop_reg[7]_0 [3]),
        .I4(\pw_loop_reg[7]_0 [2]),
        .I5(\pw_loop_reg[7]_0 [7]),
        .O(\prdata_sr[150]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[150]_i_45 
       (.I0(\pw_loop_reg[7]_0 [1]),
        .I1(\pw_loop_reg[7]_0 [2]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\pw_loop_reg[7]_0 [3]),
        .I4(\pw_loop_reg[7]_0 [5]),
        .I5(\pw_loop_reg[7]_0 [4]),
        .O(\prdata_sr[150]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \prdata_sr[150]_i_46 
       (.I0(\FSM_sequential_state_reg[4]_0 [20]),
        .I1(\pw_loop_reg[7]_0 [7]),
        .I2(\pw_loop_reg[7]_0 [5]),
        .I3(\pw_loop_reg[7]_0 [4]),
        .I4(\pw_loop_reg[7]_0 [6]),
        .O(\prdata_sr[150]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \prdata_sr[150]_i_47 
       (.I0(\prdata_sr[150]_i_51_n_0 ),
        .I1(\pw_loop_reg[7]_0 [7]),
        .I2(\pw_loop_reg[7]_0 [5]),
        .I3(\pw_loop_reg[7]_0 [4]),
        .I4(\pw_loop_reg[7]_0 [6]),
        .O(\prdata_sr[150]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \prdata_sr[150]_i_48 
       (.I0(\prdata_sr[150]_i_57_n_0 ),
        .I1(\pw_loop_reg[7]_0 [7]),
        .I2(\pw_loop_reg[7]_0 [4]),
        .I3(\pw_loop_reg[7]_0 [5]),
        .I4(\pw_loop_reg[7]_0 [3]),
        .I5(\pw_loop_reg[7]_0 [6]),
        .O(\prdata_sr[150]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \prdata_sr[150]_i_49 
       (.I0(\pw_loop_reg[7]_0 [1]),
        .I1(\pw_loop_reg[7]_0 [5]),
        .I2(\pw_loop_reg[7]_0 [0]),
        .I3(\pw_loop_reg[7]_0 [6]),
        .I4(\pw_loop_reg[7]_0 [7]),
        .I5(\prdata_sr[150]_i_58_n_0 ),
        .O(\prdata_sr[150]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0FFAAFFFFFFFF)) 
    \prdata_sr[150]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(sa_rdy),
        .I2(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I3(\FSM_sequential_state_reg[2]_rep_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(state),
        .O(\prdata_sr[150]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \prdata_sr[150]_i_50 
       (.I0(\pw_loop_reg[7]_0 [5]),
        .I1(\pw_loop_reg[7]_0 [0]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\pw_loop_reg[7]_0 [7]),
        .I4(\prdata_sr[150]_i_45_n_0 ),
        .O(\prdata_sr[150]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[150]_i_51 
       (.I0(\pw_loop_reg[7]_0 [0]),
        .I1(\pw_loop_reg[7]_0 [1]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\pw_loop_reg[7]_0 [2]),
        .I4(\pw_loop_reg[7]_0 [5]),
        .I5(\pw_loop_reg[7]_0 [3]),
        .O(\prdata_sr[150]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \prdata_sr[150]_i_52 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(\pw_loop_reg[7]_0 [5]),
        .I2(\pw_loop_reg[7]_0 [1]),
        .I3(\pw_loop_reg[7]_0 [6]),
        .I4(\pw_loop_reg[7]_0 [0]),
        .I5(\pw_loop_reg[7]_0 [7]),
        .O(\prdata_sr[150]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00004540)) 
    \prdata_sr[150]_i_53 
       (.I0(\pw_loop_reg[7]_0 [6]),
        .I1(\pw_loop_reg[7]_0 [0]),
        .I2(\pw_loop_reg[7]_0 [5]),
        .I3(\pw_loop_reg[7]_0 [1]),
        .I4(\pw_loop_reg[7]_0 [7]),
        .O(\prdata_sr[150]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \prdata_sr[150]_i_54 
       (.I0(\pw_loop_reg[7]_0 [6]),
        .I1(\pw_loop_reg[7]_0 [0]),
        .I2(\pw_loop_reg[7]_0 [5]),
        .I3(\pw_loop_reg[7]_0 [7]),
        .O(\prdata_sr[150]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA955555559555)) 
    \prdata_sr[150]_i_55 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\pw_loop_reg[7]_0 [6]),
        .I2(\pw_loop_reg[7]_0 [4]),
        .I3(\pw_loop_reg[7]_0 [5]),
        .I4(\pw_loop_reg[7]_0 [7]),
        .I5(\prdata_sr[150]_i_51_n_0 ),
        .O(\prdata_sr[150]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h5555555566655565)) 
    \prdata_sr[150]_i_56 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\pw_loop_reg[7]_0 [7]),
        .I2(\pw_loop_reg[7]_0 [1]),
        .I3(\pw_loop_reg[7]_0 [5]),
        .I4(\pw_loop_reg[7]_0 [0]),
        .I5(\pw_loop_reg[7]_0 [6]),
        .O(\prdata_sr[150]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \prdata_sr[150]_i_57 
       (.I0(\pw_loop_reg[7]_0 [0]),
        .I1(\pw_loop_reg[7]_0 [6]),
        .I2(\pw_loop_reg[7]_0 [1]),
        .I3(\pw_loop_reg[7]_0 [5]),
        .I4(\pw_loop_reg[7]_0 [2]),
        .O(\prdata_sr[150]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \prdata_sr[150]_i_58 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(\pw_loop_reg[7]_0 [3]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\pw_loop_reg[7]_0 [4]),
        .I4(\pw_loop_reg[7]_0 [5]),
        .O(\prdata_sr[150]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000888880808800)) 
    \prdata_sr[150]_i_6 
       (.I0(\prdata_sr[150]_i_13_n_0 ),
        .I1(\FSM_sequential_state[1]_i_10_n_0 ),
        .I2(\prdata_sr_reg[151]_i_11_n_1 ),
        .I3(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\prdata_sr[150]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \prdata_sr[150]_i_7 
       (.I0(\prdata_sr[150]_i_14_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[3]_0 ),
        .I4(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I5(\read_data_bits[0][47]_i_4_n_0 ),
        .O(\prdata_sr[150]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE6C4)) 
    \prdata_sr[151]_i_12 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_rep_1 ),
        .I2(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I3(CO),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(state),
        .O(\prdata_sr[151]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[151]_i_16 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\prdata_sr[151]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[151]_i_17 
       (.I0(\FSM_sequential_state_reg[4]_0 [19]),
        .I1(\FSM_sequential_state_reg[4]_0 [20]),
        .O(\prdata_sr[151]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[151]_i_18 
       (.I0(\FSM_sequential_state_reg[4]_0 [17]),
        .I1(\FSM_sequential_state_reg[4]_0 [18]),
        .O(\prdata_sr[151]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[151]_i_19 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [120]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [119]),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\prdata_sr[151]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \prdata_sr[151]_i_2 
       (.I0(\prdata_sr[151]_i_4_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\prdata_sr[151]_i_5_n_0 ),
        .I4(\prdata_sr[151]_i_6_n_0 ),
        .I5(\prdata_sr[151]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [33]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[151]_i_20 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [118]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [117]),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\prdata_sr[151]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \prdata_sr[151]_i_21 
       (.I0(\FSM_sequential_state_reg[4]_0 [10]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [116]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [115]),
        .I3(\FSM_sequential_state_reg[4]_0 [9]),
        .O(\prdata_sr[151]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[151]_i_22 
       (.I0(\FSM_sequential_state_reg[4]_0 [15]),
        .I1(\FSM_sequential_state_reg[4]_0 [16]),
        .O(\prdata_sr[151]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A0A20AAAAAAAA)) 
    \prdata_sr[151]_i_4 
       (.I0(\prdata_sr[150]_i_4_n_0 ),
        .I1(sa_rdy_0),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[2]_rep_1 ),
        .I4(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I5(state),
        .O(\prdata_sr[151]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFBBBFFAFFBBBF)) 
    \prdata_sr[151]_i_5 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .O(\prdata_sr[151]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4A4FFFFFFFF)) 
    \prdata_sr[151]_i_6 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\prdata_sr_reg[151]_i_11_n_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(state),
        .O(\prdata_sr[151]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \prdata_sr[151]_i_7 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(sa_rdy),
        .I3(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\prdata_sr[151]_i_12_n_0 ),
        .O(\prdata_sr[151]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \prdata_sr[152]_i_12 
       (.I0(Q[5]),
        .I1(next_wl_loop0[5]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(next_wl_loop0[1]),
        .O(\prdata_sr[152]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \prdata_sr[152]_i_13 
       (.I0(Q[4]),
        .I1(next_wl_loop0[4]),
        .I2(Q[7]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(next_wl_loop0[7]),
        .O(\prdata_sr[152]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \prdata_sr[152]_i_14 
       (.I0(Q[6]),
        .I1(next_wl_loop0[6]),
        .I2(Q[0]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(next_wl_loop0[0]),
        .O(\prdata_sr[152]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \prdata_sr[152]_i_15 
       (.I0(Q[3]),
        .I1(next_wl_loop0[3]),
        .I2(Q[2]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(next_wl_loop0[2]),
        .O(\prdata_sr[152]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \prdata_sr[152]_i_18 
       (.I0(\pw_loop_reg[4]_1 ),
        .I1(next_pw_loop0[5]),
        .I2(\pw_loop[7]_i_24 ),
        .I3(\pw_loop_reg[7]_0 [5]),
        .I4(\pw_loop[6]_i_19_n_0 ),
        .I5(\pw_loop_reg[7]_1 ),
        .O(\pw_loop_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \prdata_sr[152]_i_19 
       (.I0(\pw_loop_reg[7]_0 [1]),
        .I1(next_pw_loop0[1]),
        .I2(\pw_loop_reg[7]_0 [0]),
        .I3(\pw_loop[7]_i_24 ),
        .I4(next_pw_loop0[0]),
        .O(\pw_loop_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \prdata_sr[152]_i_20 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(next_pw_loop0[2]),
        .I2(\pw_loop_reg[7]_0 [3]),
        .I3(\pw_loop[7]_i_24 ),
        .I4(next_pw_loop0[3]),
        .O(\pw_loop_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hE2FF00E2)) 
    \prdata_sr[152]_i_23 
       (.I0(Q[7]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[7]),
        .I3(\wl_loop[4]_i_42_0 ),
        .I4(\prdata_sr[152]_i_39_n_0 ),
        .O(\prdata_sr[152]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00E200E2E2FF00E2)) 
    \prdata_sr[152]_i_24 
       (.I0(Q[5]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[5]),
        .I3(\prdata_sr_reg[152]_i_16_1 ),
        .I4(\wl_loop_reg[4]_0 ),
        .I5(\prdata_sr_reg[152]_i_16_2 ),
        .O(\prdata_sr[152]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \prdata_sr[152]_i_25 
       (.I0(\wl_loop_reg[3]_0 ),
        .I1(\prdata_sr_reg[152]_i_16_3 ),
        .I2(Q[2]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(next_wl_loop0[2]),
        .I5(\prdata_sr_reg[152]_i_16_4 ),
        .O(\prdata_sr[152]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hE2FF00E2)) 
    \prdata_sr[152]_i_26 
       (.I0(Q[1]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[1]),
        .I3(\wl_loop[4]_i_45_0 ),
        .I4(\prdata_sr[152]_i_40_n_0 ),
        .O(\prdata_sr[152]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \prdata_sr[152]_i_27 
       (.I0(\prdata_sr[152]_i_41_n_0 ),
        .I1(\prdata_sr[152]_i_23_0 ),
        .I2(next_wl_loop0[6]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(Q[6]),
        .O(\prdata_sr[152]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \prdata_sr[152]_i_28 
       (.I0(Q[5]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[5]),
        .I3(\prdata_sr_reg[152]_i_16_1 ),
        .I4(\prdata_sr_reg[152]_i_16_2 ),
        .I5(\wl_loop_reg[4]_0 ),
        .O(\prdata_sr[152]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    \prdata_sr[152]_i_29 
       (.I0(\wl_loop_reg[3]_0 ),
        .I1(\prdata_sr_reg[152]_i_16_3 ),
        .I2(\prdata_sr_reg[152]_i_16_4 ),
        .I3(next_wl_loop0[2]),
        .I4(\prdata_sr_reg[152]_i_16_0 ),
        .I5(Q[2]),
        .O(\prdata_sr[152]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \prdata_sr[152]_i_3 
       (.I0(\attempts_counter[7]_i_3_n_0 ),
        .I1(\prdata_sr_reg[152] ),
        .I2(\prdata_sr[152]_i_7_n_0 ),
        .I3(\prdata_sr_reg[152]_0 ),
        .I4(\attempts_counter_reg[0]_1 ),
        .I5(\attempts_counter[7]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep__0_1 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \prdata_sr[152]_i_30 
       (.I0(\prdata_sr[152]_i_42_n_0 ),
        .I1(\prdata_sr[152]_i_26_0 ),
        .I2(next_wl_loop0[0]),
        .I3(\prdata_sr_reg[152]_i_16_0 ),
        .I4(Q[0]),
        .O(\prdata_sr[152]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \prdata_sr[152]_i_39 
       (.I0(Q[6]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[6]),
        .I3(\prdata_sr[152]_i_23_0 ),
        .O(\prdata_sr[152]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \prdata_sr[152]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\FSM_sequential_state_reg[3]_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \prdata_sr[152]_i_40 
       (.I0(Q[0]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[0]),
        .I3(\prdata_sr[152]_i_26_0 ),
        .O(\prdata_sr[152]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \prdata_sr[152]_i_41 
       (.I0(Q[7]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[7]),
        .I3(\wl_loop[4]_i_42_0 ),
        .O(\prdata_sr[152]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \prdata_sr[152]_i_42 
       (.I0(Q[1]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(next_wl_loop0[1]),
        .I3(\wl_loop[4]_i_45_0 ),
        .O(\prdata_sr[152]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0004)) 
    \prdata_sr[152]_i_7 
       (.I0(\prdata_sr[152]_i_12_n_0 ),
        .I1(\prdata_sr[152]_i_13_n_0 ),
        .I2(\prdata_sr[152]_i_14_n_0 ),
        .I3(\prdata_sr[152]_i_15_n_0 ),
        .I4(attempts_counter_incr_en114_in),
        .I5(\prdata_sr[152]_i_3_0 ),
        .O(\prdata_sr[152]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000888888888)) 
    \prdata_sr[153]_i_2 
       (.I0(\prdata_sr[153]_i_4_n_0 ),
        .I1(\rram_addr[15]_i_12_n_0 ),
        .I2(\attempts_counter_reg[7]_0 ),
        .I3(CO),
        .I4(\FSM_sequential_state_reg[4]_0 [31]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(is_first_try_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[153]_i_4 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[153]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[15]_i_14 
       (.I0(\prdata_sr[15]_i_15_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [28]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [14]),
        .O(\prdata_sr[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[15]_i_15 
       (.I0(\bsl_loop_reg[4]_0 [2]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [14]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [28]),
        .O(\prdata_sr[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \prdata_sr[15]_i_7 
       (.I0(\prdata_sr[31]_i_4 ),
        .I1(diag_bits[15]),
        .I2(\prdata_sr[12]_i_4 ),
        .I3(\FSM_sequential_state_reg[4]_7 ),
        .I4(\prdata_sr[15]_i_14_n_0 ),
        .O(\success_counter_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[15]_i_8 
       (.I0(\read_data_bits[1]_21 [15]),
        .I1(\read_data_bits[0]_20 [15]),
        .I2(\read_data_bits[3]_23 [15]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [15]),
        .O(\read_data_bits_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[16]_i_14 
       (.I0(\prdata_sr[16]_i_15_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [29]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [15]),
        .O(\prdata_sr[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5503FFFF55CF)) 
    \prdata_sr[16]_i_15 
       (.I0(\bsl_loop_reg[4]_0 [3]),
        .I1(is_first_try_reg_1),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [15]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [29]),
        .O(\prdata_sr[16]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[16]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(\FSM_sequential_state_reg[4]_7 ),
        .I2(\prdata_sr[16]_i_14_n_0 ),
        .I3(\prdata_sr[31]_i_4 ),
        .I4(diag_bits[16]),
        .O(\failure_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[16]_i_8 
       (.I0(\read_data_bits[1]_21 [16]),
        .I1(\read_data_bits[0]_20 [16]),
        .I2(\read_data_bits[3]_23 [16]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [16]),
        .O(\read_data_bits_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \prdata_sr[17]_i_10 
       (.I0(\prdata_sr[17]_i_16_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\rram_addr[15]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [30]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [16]),
        .O(\prdata_sr[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[17]_i_15 
       (.I0(\read_data_bits[1]_21 [17]),
        .I1(\read_data_bits[0]_20 [17]),
        .I2(\read_data_bits[3]_23 [17]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [17]),
        .O(\read_data_bits_reg[1][17]_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \prdata_sr[17]_i_16 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [16]),
        .I2(is_first_try_reg_1),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [30]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\bsl_loop_reg[4]_0 [4]),
        .O(\prdata_sr[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2FFF2F2)) 
    \prdata_sr[17]_i_5 
       (.I0(diag_bits[17]),
        .I1(\prdata_sr[31]_i_4 ),
        .I2(\prdata_sr[17]_i_3 ),
        .I3(\prdata_sr[12]_i_4 ),
        .I4(\FSM_sequential_state_reg[4]_7 ),
        .I5(\prdata_sr[17]_i_10_n_0 ),
        .O(\failure_counter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0050040400050454)) 
    \prdata_sr[18]_i_14 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [90]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[18]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \prdata_sr[18]_i_15 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(state),
        .O(\prdata_sr[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5554FFFF55545554)) 
    \prdata_sr[18]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(\prdata_sr[18]_i_14_n_0 ),
        .I2(\prdata_sr[18]_i_15_n_0 ),
        .I3(\prdata_sr[77]_i_7_n_0 ),
        .I4(\prdata_sr[31]_i_4 ),
        .I5(diag_bits[18]),
        .O(\failure_counter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[18]_i_8 
       (.I0(\read_data_bits[1]_21 [18]),
        .I1(\read_data_bits[0]_20 [18]),
        .I2(\read_data_bits[3]_23 [18]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [18]),
        .O(\read_data_bits_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[19]_i_8 
       (.I0(\read_data_bits[1]_21 [19]),
        .I1(\read_data_bits[0]_20 [19]),
        .I2(\read_data_bits[3]_23 [19]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [19]),
        .O(\read_data_bits_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[1]_i_8 
       (.I0(\read_data_bits[1]_21 [1]),
        .I1(\read_data_bits[0]_20 [1]),
        .I2(\read_data_bits[3]_23 [1]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [1]),
        .O(\read_data_bits_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[20]_i_15 
       (.I0(\read_data_bits[1]_21 [20]),
        .I1(\read_data_bits[0]_20 [20]),
        .I2(\read_data_bits[3]_23 [20]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [20]),
        .O(\read_data_bits_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[21]_i_8 
       (.I0(\read_data_bits[1]_21 [21]),
        .I1(\read_data_bits[0]_20 [21]),
        .I2(\read_data_bits[3]_23 [21]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [21]),
        .O(\read_data_bits_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[22]_i_16 
       (.I0(\read_data_bits[1]_21 [22]),
        .I1(\read_data_bits[0]_20 [22]),
        .I2(\read_data_bits[3]_23 [22]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [22]),
        .O(\read_data_bits_reg[1][22]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[23]_i_8 
       (.I0(\read_data_bits[1]_21 [23]),
        .I1(\read_data_bits[0]_20 [23]),
        .I2(\read_data_bits[3]_23 [23]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [23]),
        .O(\read_data_bits_reg[1][23]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[24]_i_8 
       (.I0(\read_data_bits[1]_21 [24]),
        .I1(\read_data_bits[0]_20 [24]),
        .I2(\read_data_bits[3]_23 [24]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [24]),
        .O(\read_data_bits_reg[1][24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h444F4F44)) 
    \prdata_sr[25]_i_7 
       (.I0(\prdata_sr[31]_i_4 ),
        .I1(diag_bits[25]),
        .I2(\prdata_sr[12]_i_4 ),
        .I3(\mask_reg_n_0_[0] ),
        .I4(\FSM_sequential_state_reg[3]_3 ),
        .O(\failure_counter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[25]_i_8 
       (.I0(\read_data_bits[1]_21 [25]),
        .I1(\read_data_bits[0]_20 [25]),
        .I2(\read_data_bits[3]_23 [25]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [25]),
        .O(\read_data_bits_reg[1][25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h444F4F44)) 
    \prdata_sr[26]_i_7 
       (.I0(\prdata_sr[31]_i_4 ),
        .I1(diag_bits[26]),
        .I2(\prdata_sr[12]_i_4 ),
        .I3(p_1_in282_in),
        .I4(\FSM_sequential_state_reg[3]_3 ),
        .O(\failure_counter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[26]_i_8 
       (.I0(\read_data_bits[1]_21 [26]),
        .I1(\read_data_bits[0]_20 [26]),
        .I2(\read_data_bits[3]_23 [26]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [26]),
        .O(\read_data_bits_reg[1][26]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[27]_i_13 
       (.I0(\read_data_bits[1]_21 [27]),
        .I1(\read_data_bits[0]_20 [27]),
        .I2(\read_data_bits[3]_23 [27]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [27]),
        .O(\read_data_bits_reg[1][27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[28]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(p_1_in276_in),
        .I2(\FSM_sequential_state_reg[3]_3 ),
        .I3(\prdata_sr[31]_i_4 ),
        .I4(diag_bits[28]),
        .O(\mask_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[28]_i_8 
       (.I0(\read_data_bits[1]_21 [28]),
        .I1(\read_data_bits[0]_20 [28]),
        .I2(\read_data_bits[3]_23 [28]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [28]),
        .O(\read_data_bits_reg[1][28]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[29]_i_13 
       (.I0(\read_data_bits[1]_21 [29]),
        .I1(\read_data_bits[0]_20 [29]),
        .I2(\read_data_bits[3]_23 [29]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [29]),
        .O(\read_data_bits_reg[1][29]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[2]_i_14 
       (.I0(\read_data_bits[1]_21 [2]),
        .I1(\read_data_bits[0]_20 [2]),
        .I2(\read_data_bits[3]_23 [2]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [2]),
        .O(\read_data_bits_reg[1][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[30]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(p_1_in270_in),
        .I2(\FSM_sequential_state_reg[3]_3 ),
        .I3(\prdata_sr[31]_i_4 ),
        .I4(diag_bits[30]),
        .O(\mask_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[30]_i_8 
       (.I0(\read_data_bits[1]_21 [30]),
        .I1(\read_data_bits[0]_20 [30]),
        .I2(\read_data_bits[3]_23 [30]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [30]),
        .O(\read_data_bits_reg[1][30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[31]_i_7 
       (.I0(\prdata_sr[12]_i_4 ),
        .I1(p_1_in267_in),
        .I2(\FSM_sequential_state_reg[3]_3 ),
        .I3(\prdata_sr[31]_i_4 ),
        .I4(diag_bits[31]),
        .O(\mask_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[31]_i_8 
       (.I0(\read_data_bits[1]_21 [31]),
        .I1(\read_data_bits[0]_20 [31]),
        .I2(\read_data_bits[3]_23 [31]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [31]),
        .O(\read_data_bits_reg[1][31]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \prdata_sr[32]_i_8 
       (.I0(\read_data_bits[2]_22 [32]),
        .I1(\read_data_bits[0]_20 [32]),
        .I2(\read_data_bits[3]_23 [32]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[1]_21 [32]),
        .O(\read_data_bits_reg[2][32]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \prdata_sr[33]_i_8 
       (.I0(\read_data_bits[2]_22 [33]),
        .I1(\read_data_bits[1]_21 [33]),
        .I2(\read_data_bits[3]_23 [33]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [33]),
        .O(\read_data_bits_reg[2][33]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \prdata_sr[34]_i_8 
       (.I0(\read_data_bits[2]_22 [34]),
        .I1(\read_data_bits[0]_20 [34]),
        .I2(\read_data_bits[3]_23 [34]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [34]),
        .O(\read_data_bits_reg[2][34]_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \prdata_sr[35]_i_8 
       (.I0(\read_data_bits[3]_23 [35]),
        .I1(\read_data_bits[0]_20 [35]),
        .I2(\read_data_bits[2]_22 [35]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [35]),
        .O(\read_data_bits_reg[3][35]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \prdata_sr[36]_i_8 
       (.I0(\read_data_bits[3]_23 [36]),
        .I1(\read_data_bits[1]_21 [36]),
        .I2(\read_data_bits[2]_22 [36]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [36]),
        .O(\read_data_bits_reg[3][36]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \prdata_sr[37]_i_8 
       (.I0(\read_data_bits[2]_22 [37]),
        .I1(\read_data_bits[0]_20 [37]),
        .I2(\read_data_bits[3]_23 [37]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [37]),
        .O(\read_data_bits_reg[2][37]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \prdata_sr[38]_i_8 
       (.I0(\read_data_bits[3]_23 [38]),
        .I1(\read_data_bits[1]_21 [38]),
        .I2(\read_data_bits[2]_22 [38]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [38]),
        .O(\read_data_bits_reg[3][38]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \prdata_sr[39]_i_8 
       (.I0(\read_data_bits[3]_23 [39]),
        .I1(\read_data_bits[1]_21 [39]),
        .I2(\read_data_bits[2]_22 [39]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [39]),
        .O(\read_data_bits_reg[3][39]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[3]_i_10 
       (.I0(\read_data_bits[1]_21 [3]),
        .I1(\read_data_bits[0]_20 [3]),
        .I2(\read_data_bits[3]_23 [3]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [3]),
        .O(\read_data_bits_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \prdata_sr[40]_i_8 
       (.I0(\read_data_bits[3]_23 [40]),
        .I1(\read_data_bits[1]_21 [40]),
        .I2(\read_data_bits[2]_22 [40]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [40]),
        .O(\read_data_bits_reg[3][40]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \prdata_sr[41]_i_8 
       (.I0(\read_data_bits[2]_22 [41]),
        .I1(\read_data_bits[0]_20 [41]),
        .I2(\read_data_bits[3]_23 [41]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [41]),
        .O(\read_data_bits_reg[2][41]_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \prdata_sr[42]_i_8 
       (.I0(\read_data_bits[3]_23 [42]),
        .I1(\read_data_bits[0]_20 [42]),
        .I2(\read_data_bits[2]_22 [42]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [42]),
        .O(\read_data_bits_reg[3][42]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \prdata_sr[43]_i_10 
       (.I0(\read_data_bits[3]_23 [43]),
        .I1(\read_data_bits[1]_21 [43]),
        .I2(\read_data_bits[2]_22 [43]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [43]),
        .O(\prdata_sr[43]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F44444444444)) 
    \prdata_sr[43]_i_7 
       (.I0(\prdata_sr[43]_i_10_n_0 ),
        .I1(\prdata_sr[43]_i_2 ),
        .I2(\prdata_sr[43]_i_2_0 ),
        .I3(\FSM_sequential_state_reg[3]_3 ),
        .I4(p_1_in231_in),
        .I5(\prdata_sr[43]_i_2_1 ),
        .O(\paddr_reg[0]_rep__4 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \prdata_sr[44]_i_8 
       (.I0(\read_data_bits[2]_22 [44]),
        .I1(\read_data_bits[1]_21 [44]),
        .I2(\read_data_bits[3]_23 [44]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [44]),
        .O(\read_data_bits_reg[2][44]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \prdata_sr[45]_i_8 
       (.I0(\read_data_bits[2]_22 [45]),
        .I1(\read_data_bits[0]_20 [45]),
        .I2(\read_data_bits[3]_23 [45]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [45]),
        .O(\read_data_bits_reg[2][45]_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \prdata_sr[46]_i_8 
       (.I0(\read_data_bits[3]_23 [46]),
        .I1(\read_data_bits[0]_20 [46]),
        .I2(\read_data_bits[2]_22 [46]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[1]_21 [46]),
        .O(\read_data_bits_reg[3][46]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \prdata_sr[47]_i_10 
       (.I0(\read_data_bits[2]_22 [47]),
        .I1(\read_data_bits[1]_21 [47]),
        .I2(\read_data_bits[3]_23 [47]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[43]_i_2_0 ),
        .I5(\read_data_bits[0]_20 [47]),
        .O(\read_data_bits_reg[2][47]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF8F87000)) 
    \prdata_sr[4]_i_10 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .O(fsm_bits));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[4]_i_5 
       (.I0(\prdata_sr[4]_i_9_n_0 ),
        .I1(\prdata_sr[43]_i_2 ),
        .I2(fsm_bits),
        .I3(\prdata_sr[12]_i_4 ),
        .I4(diag_bits[4]),
        .I5(\prdata_sr[31]_i_4 ),
        .O(\success_counter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[4]_i_9 
       (.I0(\read_data_bits[1]_21 [4]),
        .I1(\read_data_bits[0]_20 [4]),
        .I2(\read_data_bits[3]_23 [4]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [4]),
        .O(\prdata_sr[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[5]_i_15 
       (.I0(\read_data_bits[1]_21 [5]),
        .I1(\read_data_bits[0]_20 [5]),
        .I2(\read_data_bits[3]_23 [5]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [5]),
        .O(\read_data_bits_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hFF2ECC0CFFFFFFFF)) 
    \prdata_sr[5]_i_17 
       (.I0(fsm_go),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I3(\FSM_sequential_state_reg[3]_1 ),
        .I4(\prdata_sr[8]_i_12_0 ),
        .I5(\prdata_sr[5]_i_25_n_0 ),
        .O(\prdata_sr[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4440004055555555)) 
    \prdata_sr[5]_i_18 
       (.I0(\FSM_sequential_state_reg[3]_1 ),
        .I1(\prdata_sr[8]_i_23_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I5(\prdata_sr[5]_i_26_n_0 ),
        .O(\prdata_sr[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFF8FF0BFF08)) 
    \prdata_sr[5]_i_19 
       (.I0(\FSM_sequential_state[1]_i_2_0 ),
        .I1(sa_rdy_0),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_0 ),
        .I5(\prdata_sr_reg[151]_i_11_n_1 ),
        .O(\prdata_sr[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEFFFFE0EE0000)) 
    \prdata_sr[5]_i_20 
       (.I0(\FSM_sequential_state_reg[3]_1 ),
        .I1(\prdata_sr[5]_i_27_n_0 ),
        .I2(\prdata_sr[5]_i_28_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I4(state),
        .I5(\prdata_sr[5]_i_29_n_0 ),
        .O(\prdata_sr[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB88BB8B8888)) 
    \prdata_sr[5]_i_21 
       (.I0(\prdata_sr[5]_i_30_n_0 ),
        .I1(state),
        .I2(\prdata_sr_reg[150]_i_12_n_1 ),
        .I3(\FSM_sequential_state_reg[3]_1 ),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .O(\prdata_sr[5]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hCCFC80FF)) 
    \prdata_sr[5]_i_24 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[5]_i_25 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h44747774FFFFFFFF)) 
    \prdata_sr[5]_i_26 
       (.I0(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_i_11_n_3 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I5(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[5]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \prdata_sr[5]_i_27 
       (.I0(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I1(sa_rdy),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\prdata_sr[5]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFA8FFAA)) 
    \prdata_sr[5]_i_28 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBB00BBAF)) 
    \prdata_sr[5]_i_29 
       (.I0(\FSM_sequential_state_reg[3]_1 ),
        .I1(\prdata_sr_reg[150]_i_11_n_1 ),
        .I2(CO),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[3]_20 ),
        .O(\prdata_sr[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF0EE0044F0EE00EE)) 
    \prdata_sr[5]_i_30 
       (.I0(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I1(\prdata_sr[7]_i_22_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 ),
        .I5(\FSM_sequential_state[1]_i_8_n_0 ),
        .O(\prdata_sr[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000D0D00FF0D0D)) 
    \prdata_sr[5]_i_9 
       (.I0(\prdata_sr[5]_i_17_n_0 ),
        .I1(\prdata_sr[5]_i_18_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\prdata_sr[5]_i_19_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\FSM_sequential_state_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFBF)) 
    \prdata_sr[6]_i_15 
       (.I0(sa_do_40_sn_1),
        .I1(\failure_counter_reg[0]_1 ),
        .I2(sa_rdy_0),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(\prdata_sr[6]_i_19_n_0 ),
        .O(\prdata_sr[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD555555)) 
    \prdata_sr[6]_i_16 
       (.I0(\FSM_sequential_state[1]_i_10_n_0 ),
        .I1(\prdata_sr[6]_i_9_0 ),
        .I2(\prdata_sr[6]_i_9_1 ),
        .I3(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_0 ),
        .I5(\prdata_sr[6]_i_22_n_0 ),
        .O(\prdata_sr[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000FDFDFDFD)) 
    \prdata_sr[6]_i_17 
       (.I0(\prdata_sr[6]_i_23_n_0 ),
        .I1(\prdata_sr[6]_i_24_n_0 ),
        .I2(\prdata_sr[6]_i_25_n_0 ),
        .I3(\prdata_sr[6]_i_26_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\prdata_sr[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[6]_i_18 
       (.I0(\read_data_bits[1]_21 [6]),
        .I1(\read_data_bits[0]_20 [6]),
        .I2(\read_data_bits[3]_23 [6]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [6]),
        .O(\read_data_bits_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'h005F0000005F0030)) 
    \prdata_sr[6]_i_19 
       (.I0(\prdata_sr_reg[151]_i_11_n_1 ),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(sa_rdy_0),
        .O(\prdata_sr[6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8CFB)) 
    \prdata_sr[6]_i_21 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .O(\FSM_sequential_state_reg[2]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h7577303030303030)) 
    \prdata_sr[6]_i_22 
       (.I0(\FSM_sequential_state[1]_i_14_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_0 ),
        .I2(\prdata_sr[9]_i_23_n_0 ),
        .I3(sa_rdy_0),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\prdata_sr[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBBBF888CFFFFFFFF)) 
    \prdata_sr[6]_i_23 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(fsm_go),
        .I2(\FSM_sequential_state[2]_i_8_0 [2]),
        .I3(\FSM_sequential_state[2]_i_8_0 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_0 ),
        .I5(\prdata_sr[5]_i_25_n_0 ),
        .O(\prdata_sr[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0300C300A300A300)) 
    \prdata_sr[6]_i_24 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[4]_2 [1]),
        .O(\prdata_sr[6]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \prdata_sr[6]_i_25 
       (.I0(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0F0B0F0F000B0F0F)) 
    \prdata_sr[6]_i_26 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\prdata_sr[6]_i_27_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(\prdata_sr[6]_i_28_n_0 ),
        .O(\prdata_sr[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00553F3300553F00)) 
    \prdata_sr[6]_i_27 
       (.I0(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_0 ),
        .I2(\prdata_sr_reg[150]_i_12_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .O(\prdata_sr[6]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5650000)) 
    \prdata_sr[6]_i_28 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .O(\prdata_sr[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h3333777700004744)) 
    \prdata_sr[6]_i_9 
       (.I0(\prdata_sr[6]_i_15_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\prdata_sr[6]_i_16_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .I5(\prdata_sr[6]_i_17_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBAB9FDED)) 
    \prdata_sr[76]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .O(\FSM_sequential_state_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h00000000DFDDDDDD)) 
    \prdata_sr[77]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_3 ),
        .I1(\prdata_sr[77]_i_7_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [90]),
        .I4(\rangei[3]_i_3_n_0 ),
        .I5(\prdata_sr[12]_i_4 ),
        .O(\FSM_sequential_state_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \prdata_sr[77]_i_7 
       (.I0(\FSM_sequential_state_reg[4]_i_29_0 [90]),
        .I1(\rram_addr[15]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[77]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \prdata_sr[78]_i_4 
       (.I0(\prdata_sr[82]_i_7_n_0 ),
        .I1(adc_upper_read_ref_lvl[0]),
        .I2(\prdata_sr[78]_i_2 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \prdata_sr[79]_i_4 
       (.I0(\prdata_sr[82]_i_7_n_0 ),
        .I1(adc_upper_read_ref_lvl[1]),
        .I2(\prdata_sr[79]_i_8_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_0 [4]));
  LUT6 #(
    .INIT(64'hC0D4C0D7EBFFE8FF)) 
    \prdata_sr[79]_i_8 
       (.I0(set_rst_loop),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(adc_upper_write_ref_lvl[0]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(adc_lower_write_ref_lvl[0]),
        .O(\prdata_sr[79]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB100FFFF11001100)) 
    \prdata_sr[7]_i_15 
       (.I0(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I1(\prdata_sr[7]_i_22_n_0 ),
        .I2(\FSM_sequential_state[1]_i_8_n_0 ),
        .I3(\prdata_sr[7]_i_23_n_0 ),
        .I4(\prdata_sr[7]_i_24_n_0 ),
        .I5(\FSM_sequential_state_reg[4]_0 [0]),
        .O(\prdata_sr[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000C0F0CFFDDFFDD)) 
    \prdata_sr[7]_i_16 
       (.I0(sa_rdy_0),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(state),
        .I4(\prdata_sr_reg[151]_i_11_n_1 ),
        .I5(\FSM_sequential_state_reg[4]_0 [0]),
        .O(\prdata_sr[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[7]_i_18 
       (.I0(\read_data_bits[1]_21 [7]),
        .I1(\read_data_bits[0]_20 [7]),
        .I2(\read_data_bits[3]_23 [7]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [7]),
        .O(\read_data_bits_reg[1][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \prdata_sr[7]_i_22 
       (.I0(\mask_reg[18]_0 ),
        .I1(\failure_counter_reg[0]_1 ),
        .I2(\success_counter[0]_i_11_n_0 ),
        .O(\prdata_sr[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \prdata_sr[7]_i_23 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\prdata_sr[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h30F055553FFF5555)) 
    \prdata_sr[7]_i_24 
       (.I0(\prdata_sr[9]_i_23_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\prdata_sr[9]_i_24_n_0 ),
        .O(\prdata_sr[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF5AFF5A00303333)) 
    \prdata_sr[7]_i_25 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\rram_addr[15]_i_6_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h03BBFFFF03BB0000)) 
    \prdata_sr[7]_i_26 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [0]),
        .I4(state),
        .I5(\prdata_sr[7]_i_28_n_0 ),
        .O(\prdata_sr[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h33FF0FFF00CCAAFF)) 
    \prdata_sr[7]_i_27 
       (.I0(\FSM_sequential_state_reg[2]_i_11_n_3 ),
        .I1(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I2(\FSM_sequential_state_reg[2]_i_10_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [0]),
        .I5(state),
        .O(\prdata_sr[7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h4744CFFF)) 
    \prdata_sr[7]_i_28 
       (.I0(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\prdata_sr[7]_i_26_0 ),
        .I3(fsm_go),
        .I4(\FSM_sequential_state_reg[4]_0 [0]),
        .O(\prdata_sr[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \prdata_sr[7]_i_8 
       (.I0(\FSM_sequential_state_reg[3]_0 ),
        .I1(\prdata_sr[7]_i_15_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I3(\prdata_sr[8]_i_21_n_0 ),
        .I4(\prdata_sr[8]_i_22_n_0 ),
        .I5(\prdata_sr[8]_i_23_n_0 ),
        .O(\FSM_sequential_state_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hFDFD0000FDFD00FF)) 
    \prdata_sr[7]_i_9 
       (.I0(\prdata_sr[7]_i_16_n_0 ),
        .I1(\rangei[3]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\prdata_sr_reg[7]_i_17_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \prdata_sr[80]_i_4 
       (.I0(\prdata_sr[82]_i_7_n_0 ),
        .I1(adc_upper_read_ref_lvl[2]),
        .I2(\prdata_sr[80]_i_8_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_0 [5]));
  LUT6 #(
    .INIT(64'hC0D4C0D7EBFFE8FF)) 
    \prdata_sr[80]_i_8 
       (.I0(set_rst_loop),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(adc_upper_write_ref_lvl[1]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(adc_lower_write_ref_lvl[1]),
        .O(\prdata_sr[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \prdata_sr[81]_i_4 
       (.I0(\prdata_sr[82]_i_7_n_0 ),
        .I1(adc_upper_read_ref_lvl[3]),
        .I2(\prdata_sr[81]_i_8_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_0 [6]));
  LUT6 #(
    .INIT(64'hC0D4C0D7EBFFE8FF)) 
    \prdata_sr[81]_i_8 
       (.I0(set_rst_loop),
        .I1(\FSM_sequential_state_reg[4]_2 [1]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(adc_upper_write_ref_lvl[2]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I5(adc_lower_write_ref_lvl[2]),
        .O(\prdata_sr[81]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \prdata_sr[82]_i_4 
       (.I0(\prdata_sr[82]_i_7_n_0 ),
        .I1(adc_upper_read_ref_lvl[4]),
        .I2(\prdata_sr[82]_i_2 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hDFF9FEF3)) 
    \prdata_sr[82]_i_7 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [1]),
        .I4(state),
        .O(\prdata_sr[82]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002080828)) 
    \prdata_sr[83]_i_4 
       (.I0(adc_upper_read_ref_lvl[5]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\FSM_sequential_state_reg[4]_8 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \prdata_sr[83]_i_5 
       (.I0(\prdata_sr[83]_i_9_n_0 ),
        .I1(\prdata_sr[83]_i_2 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\prdata_sr[83]_i_2_0 ),
        .I4(\FSM_sequential_state_reg[4]_2 [1]),
        .I5(adc_upper_read_ref_lvl[5]),
        .O(\FSM_sequential_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \prdata_sr[83]_i_9 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\prdata_sr[83]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \prdata_sr[8]_i_11 
       (.I0(\FSM_sequential_state_reg[3]_0 ),
        .I1(\prdata_sr[8]_i_20_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I3(\prdata_sr[8]_i_21_n_0 ),
        .I4(\prdata_sr[8]_i_22_n_0 ),
        .I5(\prdata_sr[8]_i_23_n_0 ),
        .O(\FSM_sequential_state_reg[3]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00110F11)) 
    \prdata_sr[8]_i_12 
       (.I0(\prdata_sr[8]_i_24_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\prdata_sr[8]_i_25_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\FSM_sequential_state_reg[3]_9 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[8]_i_17 
       (.I0(\read_data_bits[1]_21 [8]),
        .I1(\read_data_bits[0]_20 [8]),
        .I2(\read_data_bits[3]_23 [8]),
        .I3(\prdata_sr[47]_i_5 ),
        .I4(\prdata_sr[32]_i_4 ),
        .I5(\read_data_bits[2]_22 [8]),
        .O(\read_data_bits_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'h57575555000000FF)) 
    \prdata_sr[8]_i_20 
       (.I0(\prdata_sr[8]_i_27_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\prdata_sr[8]_i_28_n_0 ),
        .I4(state),
        .I5(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFF1F0F0)) 
    \prdata_sr[8]_i_21 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .O(\prdata_sr[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFAFEFFFEFFFFF)) 
    \prdata_sr[8]_i_22 
       (.I0(sa_rdy_0),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\prdata_sr[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[8]_i_23 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBFFCBFFFBFFFBFFF)) 
    \prdata_sr[8]_i_24 
       (.I0(\FSM_sequential_state_reg[3]_i_12_n_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(fsm_go),
        .I5(\prdata_sr[8]_i_12_0 ),
        .O(\prdata_sr[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hDDDCDDDDCDCCCDCD)) 
    \prdata_sr[8]_i_25 
       (.I0(\FSM_sequential_state_reg[3]_2 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I4(sa_rdy),
        .I5(\prdata_sr_reg[151]_i_11_n_1 ),
        .O(\prdata_sr[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h23232F2FF3FFF3FF)) 
    \prdata_sr[8]_i_27 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[3]_2 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I4(\prdata_sr_reg[150]_i_12_n_1 ),
        .I5(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\prdata_sr[8]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00A303A3)) 
    \prdata_sr[8]_i_28 
       (.I0(\prdata_sr_reg[150]_i_11_n_1 ),
        .I1(\FSM_sequential_state_reg[3]_20 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\FSM_sequential_state_reg[3]_2 ),
        .I4(CO),
        .O(\prdata_sr[8]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20002EEE)) 
    \prdata_sr[8]_i_30 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\FSM_sequential_state_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \prdata_sr[9]_i_14 
       (.I0(\read_data_bits[1]_21 [9]),
        .I1(\read_data_bits[0]_20 [9]),
        .I2(\read_data_bits[3]_23 [9]),
        .I3(\prdata_sr[29]_i_8 [1]),
        .I4(\prdata_sr[29]_i_8 [0]),
        .I5(\read_data_bits[2]_22 [9]),
        .O(\read_data_bits_reg[1][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \prdata_sr[9]_i_15 
       (.I0(sa_rdy_0),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(state),
        .O(\prdata_sr[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hECECECCC)) 
    \prdata_sr[9]_i_16 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\prdata_sr[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFFFFEEEAEEEA)) 
    \prdata_sr[9]_i_17 
       (.I0(\prdata_sr[9]_i_21_n_0 ),
        .I1(fsm_bits),
        .I2(\prdata_sr[9]_i_22_n_0 ),
        .I3(\prdata_sr[9]_i_23_n_0 ),
        .I4(\prdata_sr[9]_i_24_n_0 ),
        .I5(\rram_addr[15]_i_27_n_0 ),
        .O(\prdata_sr[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \prdata_sr[9]_i_21 
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_9_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\FSM_sequential_state[0]_i_11_n_0 ),
        .O(\prdata_sr[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \prdata_sr[9]_i_22 
       (.I0(\FSM_sequential_state_reg[4]_i_3_n_1 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\prdata_sr[9]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \prdata_sr[9]_i_23 
       (.I0(state),
        .I1(CO),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\prdata_sr_reg[150]_i_11_n_1 ),
        .O(\prdata_sr[9]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \prdata_sr[9]_i_24 
       (.I0(\FSM_sequential_state_reg[3]_i_7_n_1 ),
        .I1(\prdata_sr_reg[150]_i_12_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\prdata_sr[9]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \prdata_sr[9]_i_25 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \prdata_sr[9]_i_26 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [2]),
        .I4(state),
        .O(\FSM_sequential_state_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    \prdata_sr[9]_i_8 
       (.I0(\prdata_sr[9]_i_15_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_4 ),
        .I2(\prdata_sr[9]_i_16_n_0 ),
        .I3(\prdata_sr[9]_i_17_n_0 ),
        .I4(\FSM_sequential_state_reg[3]_0 ),
        .I5(\prdata_sr[9]_i_2 ),
        .O(\FSM_sequential_state_reg[4]_0 [2]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[150]_i_11 
       (.CI(\prdata_sr_reg[150]_i_17_n_0 ),
        .CO({\NLW_prdata_sr_reg[150]_i_11_CO_UNCONNECTED [3],\prdata_sr_reg[150]_i_11_n_1 ,\prdata_sr_reg[150]_i_11_n_2 ,\prdata_sr_reg[150]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_prdata_sr_reg[150]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\prdata_sr[150]_i_18_n_0 ,\prdata_sr[150]_i_19_n_0 ,\prdata_sr[150]_i_20_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[150]_i_12 
       (.CI(\prdata_sr_reg[150]_i_21_n_0 ),
        .CO({\NLW_prdata_sr_reg[150]_i_12_CO_UNCONNECTED [3],\prdata_sr_reg[150]_i_12_n_1 ,\prdata_sr_reg[150]_i_12_n_2 ,\prdata_sr_reg[150]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\prdata_sr[150]_i_22_n_0 ,\prdata_sr[150]_i_23_n_0 }),
        .O(\NLW_prdata_sr_reg[150]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,\prdata_sr[150]_i_24_n_0 ,\prdata_sr[150]_i_25_n_0 ,\prdata_sr[150]_i_26_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[150]_i_17 
       (.CI(1'b0),
        .CO({\prdata_sr_reg[150]_i_17_n_0 ,\prdata_sr_reg[150]_i_17_n_1 ,\prdata_sr_reg[150]_i_17_n_2 ,\prdata_sr_reg[150]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\prdata_sr[150]_i_27_n_0 ,\prdata_sr[150]_i_28_n_0 ,\prdata_sr[150]_i_29_n_0 }),
        .O(\NLW_prdata_sr_reg[150]_i_17_O_UNCONNECTED [3:0]),
        .S({\prdata_sr[150]_i_30_n_0 ,\prdata_sr_reg[150]_i_11_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[150]_i_21 
       (.CI(1'b0),
        .CO({\prdata_sr_reg[150]_i_21_n_0 ,\prdata_sr_reg[150]_i_21_n_1 ,\prdata_sr_reg[150]_i_21_n_2 ,\prdata_sr_reg[150]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\prdata_sr[150]_i_34_n_0 ,\prdata_sr[150]_i_35_n_0 ,\prdata_sr[150]_i_36_n_0 ,\prdata_sr[150]_i_37_n_0 }),
        .O(\NLW_prdata_sr_reg[150]_i_21_O_UNCONNECTED [3:0]),
        .S({\prdata_sr[150]_i_38_n_0 ,\prdata_sr[150]_i_39_n_0 ,\prdata_sr[150]_i_40_n_0 ,\prdata_sr[150]_i_41_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[151]_i_11 
       (.CI(\prdata_sr_reg[151]_i_15_n_0 ),
        .CO({\NLW_prdata_sr_reg[151]_i_11_CO_UNCONNECTED [3],\prdata_sr_reg[151]_i_11_n_1 ,\prdata_sr_reg[151]_i_11_n_2 ,\prdata_sr_reg[151]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_prdata_sr_reg[151]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\prdata_sr[151]_i_16_n_0 ,\prdata_sr[151]_i_17_n_0 ,\prdata_sr[151]_i_18_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[151]_i_15 
       (.CI(1'b0),
        .CO({\prdata_sr_reg[151]_i_15_n_0 ,\prdata_sr_reg[151]_i_15_n_1 ,\prdata_sr_reg[151]_i_15_n_2 ,\prdata_sr_reg[151]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\prdata_sr[151]_i_19_n_0 ,\prdata_sr[151]_i_20_n_0 ,\prdata_sr[151]_i_21_n_0 }),
        .O(\NLW_prdata_sr_reg[151]_i_15_O_UNCONNECTED [3:0]),
        .S({\prdata_sr[151]_i_22_n_0 ,\prdata_sr_reg[151]_i_11_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[152]_i_16 
       (.CI(1'b0),
        .CO({attempts_counter_incr_en114_in,\prdata_sr_reg[152]_i_16_n_1 ,\prdata_sr_reg[152]_i_16_n_2 ,\prdata_sr_reg[152]_i_16_n_3 }),
        .CYINIT(1'b1),
        .DI({\prdata_sr[152]_i_23_n_0 ,\prdata_sr[152]_i_24_n_0 ,\prdata_sr[152]_i_25_n_0 ,\prdata_sr[152]_i_26_n_0 }),
        .O(\NLW_prdata_sr_reg[152]_i_16_O_UNCONNECTED [3:0]),
        .S({\prdata_sr[152]_i_27_n_0 ,\prdata_sr[152]_i_28_n_0 ,\prdata_sr[152]_i_29_n_0 ,\prdata_sr[152]_i_30_n_0 }));
  MUXF7 \prdata_sr_reg[5]_i_10 
       (.I0(\prdata_sr[5]_i_20_n_0 ),
        .I1(\prdata_sr[5]_i_21_n_0 ),
        .O(\FSM_sequential_state_reg[2]_0 ),
        .S(\FSM_sequential_state_reg[4]_2 [1]));
  MUXF7 \prdata_sr_reg[7]_i_17 
       (.I0(\prdata_sr[7]_i_26_n_0 ),
        .I1(\prdata_sr[7]_i_27_n_0 ),
        .O(\prdata_sr_reg[7]_i_17_n_0 ),
        .S(\FSM_sequential_state_reg[4]_2 [1]));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[0]_i_2 
       (.I0(pw_set_start[0]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[0]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pw_loop[0]_i_9 
       (.I0(\pw_loop_reg[7]_0 [0]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[0]),
        .I3(\pw_loop_reg[1]_0 ),
        .I4(\pw_loop[0]_i_5 ),
        .O(\pw_loop_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[1]_i_2 
       (.I0(pw_set_start[1]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[1]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_7 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[2]_i_2 
       (.I0(pw_set_start[2]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[2]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_6 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pw_loop[2]_i_9 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[2]),
        .I3(\pw_loop_reg[1]_0 ),
        .I4(\pw_loop[2]_i_5 ),
        .O(\pw_loop_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[3]_i_2 
       (.I0(pw_set_start[3]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[3]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pw_loop[3]_i_9 
       (.I0(\pw_loop_reg[7]_0 [3]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[3]),
        .I3(\pw_loop_reg[1]_0 ),
        .I4(\pw_loop[3]_i_5 ),
        .O(\pw_loop_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \pw_loop[4]_i_12 
       (.I0(next_pw_loop0[4]),
        .I1(\pw_loop[6]_i_10_0 ),
        .I2(\pw_loop[6]_i_10_1 ),
        .I3(\pw_loop[7]_i_49_n_0 ),
        .I4(\wl_loop_reg[2]_3 ),
        .I5(\pw_loop_reg[7]_0 [4]),
        .O(\pw_loop_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[4]_i_2 
       (.I0(pw_set_start[4]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[4]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pw_loop[4]_i_9 
       (.I0(\pw_loop_reg[7]_0 [4]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[4]),
        .I3(\pw_loop_reg[1]_0 ),
        .I4(\pw_loop[4]_i_5 ),
        .O(\pw_loop_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[5]_i_2 
       (.I0(pw_set_start[5]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[5]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_3 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \pw_loop[6]_i_10 
       (.I0(\pw_loop[6]_i_19_n_0 ),
        .I1(\pw_loop[6]_i_4 ),
        .I2(\pw_loop_reg[5]_0 ),
        .I3(\pw_loop_reg[1]_1 ),
        .I4(\pw_loop_reg[2]_0 ),
        .I5(\pw_loop[6]_i_5 ),
        .O(\pw_loop_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \pw_loop[6]_i_19 
       (.I0(next_pw_loop0[6]),
        .I1(\pw_loop[6]_i_10_0 ),
        .I2(\pw_loop[6]_i_10_1 ),
        .I3(\pw_loop[7]_i_49_n_0 ),
        .I4(\wl_loop_reg[2]_3 ),
        .I5(\pw_loop_reg[7]_0 [6]),
        .O(\pw_loop[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[6]_i_2 
       (.I0(pw_set_start[6]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[6]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_2 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \pw_loop[6]_i_21 
       (.I0(\pw_loop_reg[7]_0 [7]),
        .I1(pw_rst_step[7]),
        .I2(set_rst_loop),
        .I3(\pw_loop_reg[6]_i_14_0 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\pw_loop_reg[6]_i_14_1 ),
        .O(\pw_loop[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \pw_loop[6]_i_22 
       (.I0(\pw_loop_reg[7]_0 [6]),
        .I1(pw_rst_step[6]),
        .I2(set_rst_loop),
        .I3(\pw_loop_reg[6]_i_14_2 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\pw_loop_reg[6]_i_14_3 ),
        .O(\pw_loop[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \pw_loop[6]_i_23 
       (.I0(\pw_loop_reg[7]_0 [5]),
        .I1(pw_rst_step[5]),
        .I2(set_rst_loop),
        .I3(\pw_loop_reg[6]_i_14_4 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\pw_loop_reg[6]_i_14_5 ),
        .O(\pw_loop[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \pw_loop[6]_i_24 
       (.I0(\pw_loop_reg[7]_0 [4]),
        .I1(pw_rst_step[4]),
        .I2(set_rst_loop),
        .I3(\pw_loop_reg[6]_i_14_6 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\pw_loop_reg[6]_i_14_7 ),
        .O(\pw_loop[6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pw_loop[6]_i_9 
       (.I0(\pw_loop_reg[7]_0 [6]),
        .I1(\bsl_loop[4]_i_81_0 ),
        .I2(next_pw_loop0[6]),
        .I3(\pw_loop_reg[1]_0 ),
        .I4(\pw_loop[6]_i_5 ),
        .O(\pw_loop_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \pw_loop[7]_i_1 
       (.I0(\wl_loop[7]_i_1_n_0 ),
        .I1(\pw_loop_reg[0]_2 ),
        .I2(\FSM_sequential_state_reg[2]_rep_1 ),
        .I3(\pw_loop_reg[0]_3 ),
        .I4(set_rst_loop_reg_2),
        .I5(\pw_loop_reg[0]_4 ),
        .O(\pw_loop[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \pw_loop[7]_i_25 
       (.I0(next_pw_loop0[7]),
        .I1(\pw_loop[6]_i_10_0 ),
        .I2(\pw_loop[6]_i_10_1 ),
        .I3(\pw_loop[7]_i_49_n_0 ),
        .I4(\wl_loop_reg[2]_3 ),
        .I5(\pw_loop_reg[7]_0 [7]),
        .O(\pw_loop_reg[7]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pw_loop[7]_i_37 
       (.I0(next_wl_loop0[7]),
        .I1(next_wl_loop0[4]),
        .I2(next_wl_loop0[6]),
        .I3(next_wl_loop0[5]),
        .O(\wl_loop_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \pw_loop[7]_i_46 
       (.I0(\pw_loop_reg[7]_0 [5]),
        .I1(next_pw_loop0[5]),
        .I2(\pw_loop_reg[7]_0 [4]),
        .I3(\pw_loop[7]_i_24 ),
        .I4(next_pw_loop0[4]),
        .O(\pw_loop_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \pw_loop[7]_i_47 
       (.I0(\pw_loop_reg[7]_0 [7]),
        .I1(next_pw_loop0[7]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\pw_loop[7]_i_24 ),
        .I4(next_pw_loop0[6]),
        .O(\pw_loop_reg[7]_2 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \pw_loop[7]_i_49 
       (.I0(Q[1]),
        .I1(next_wl_loop0[1]),
        .I2(Q[0]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_wl_loop0[0]),
        .O(\pw_loop[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pw_loop[7]_i_5 
       (.I0(\mask_reg[18]_0 ),
        .I1(\bsl_loop_reg[0]_7 ),
        .O(set_rst_loop_reg_2));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \pw_loop[7]_i_7 
       (.I0(pw_set_start[7]),
        .I1(set_rst_loop_reg_0),
        .I2(pw_rst_start[7]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 ));
  FDCE \pw_loop_reg[0] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [0]),
        .Q(\pw_loop_reg[7]_0 [0]));
  FDCE \pw_loop_reg[1] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [1]),
        .Q(\pw_loop_reg[7]_0 [1]));
  FDCE \pw_loop_reg[2] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [2]),
        .Q(\pw_loop_reg[7]_0 [2]));
  FDCE \pw_loop_reg[3] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [3]),
        .Q(\pw_loop_reg[7]_0 [3]));
  FDCE \pw_loop_reg[4] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [4]),
        .Q(\pw_loop_reg[7]_0 [4]));
  FDCE \pw_loop_reg[5] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [5]),
        .Q(\pw_loop_reg[7]_0 [5]));
  FDCE \pw_loop_reg[6] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [6]),
        .Q(\pw_loop_reg[7]_0 [6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pw_loop_reg[6]_i_14 
       (.CI(\bsl_loop_reg[4]_i_21_n_0 ),
        .CO({\NLW_pw_loop_reg[6]_i_14_CO_UNCONNECTED [3],\pw_loop_reg[6]_i_14_n_1 ,\pw_loop_reg[6]_i_14_n_2 ,\pw_loop_reg[6]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pw_loop_reg[7]_0 [6:4]}),
        .O(next_pw_loop0[7:4]),
        .S({\pw_loop[6]_i_21_n_0 ,\pw_loop[6]_i_22_n_0 ,\pw_loop[6]_i_23_n_0 ,\pw_loop[6]_i_24_n_0 }));
  FDCE \pw_loop_reg[7] 
       (.C(mclk),
        .CE(\pw_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\pw_loop_reg[7]_4 [7]),
        .Q(\pw_loop_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF15005555)) 
    \rangei[0]_i_1 
       (.I0(\rangei[0]_i_2_n_0 ),
        .I1(\rangei[0]_i_3_n_0 ),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\rangei[3]_i_3_n_0 ),
        .I5(\rangei[0]_i_4_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [35]));
  LUT6 #(
    .INIT(64'h60787E7E7E7E7E7E)) 
    \rangei[0]_i_13 
       (.I0(\rangei_reg[2]_rep__2_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rangei_reg[3]_rep_0 ),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .I5(\rangei_reg[0]_i_7 ),
        .O(DI));
  LUT6 #(
    .INIT(64'h62AA040004009155)) 
    \rangei[0]_i_17 
       (.I0(\rangei_reg[3]_rep_0 ),
        .I1(\rangei_reg[0]_i_7 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [8]),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .I4(\rangei_reg[2]_rep__2_0 ),
        .I5(\rangei_reg[1]_rep_0 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rangei[0]_i_19 
       (.I0(\rangei_reg[3]_rep_0 ),
        .I1(\rangei_reg[2]_rep__2_0 ),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rangei_reg[0]_rep_0 ),
        .O(\rangei_reg[3]_rep_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44045515)) 
    \rangei[0]_i_2 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\FSM_sequential_state_reg[2]_rep_1 ),
        .I2(halfclk),
        .I3(\rangei_reg[0]_0 ),
        .I4(sa_rdy_0),
        .I5(\rangei[0]_i_6_n_0 ),
        .O(\rangei[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \rangei[0]_i_3 
       (.I0(halfclk),
        .I1(\FSM_sequential_state_reg[2]_rep_1 ),
        .I2(sa_rdy),
        .I3(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .O(\rangei[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h04CCCCCC40000000)) 
    \rangei[0]_i_4 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\FSM_sequential_state_reg[3]_0 ),
        .I2(\rangei[3]_i_8_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(state),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\rangei[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD0F550)) 
    \rangei[0]_i_6 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\rangei[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \rangei[1]_i_1 
       (.I0(\rangei[1]_i_2_n_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .I2(\rangei[3]_i_5_n_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\rangei[3]_i_3_n_0 ),
        .I5(\rangei[1]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [36]));
  LUT6 #(
    .INIT(64'h3700400077000000)) 
    \rangei[1]_i_2 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\rangei[3]_i_6_n_0 ),
        .I2(\rangei_reg[0]_rep_0 ),
        .I3(\FSM_sequential_state_reg[3]_0 ),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\rangei[3]_i_8_n_0 ),
        .O(\rangei[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002DFF0FFF)) 
    \rangei[1]_i_3 
       (.I0(sa_rdy),
        .I1(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I2(\rangei_reg[1]_rep_0 ),
        .I3(\rram_addr[15]_i_6_n_0 ),
        .I4(\rangei_reg[0]_rep_0 ),
        .I5(\rangei[1]_i_4_n_0 ),
        .O(\rangei[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044040004440000)) 
    \rangei[1]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\rangei_reg[0]_0 ),
        .I3(halfclk),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\rangei_reg[0]_rep_0 ),
        .O(\rangei[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAFFFFAAEA)) 
    \rangei[2]_i_1 
       (.I0(\rangei[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\rangei[3]_i_3_n_0 ),
        .I3(\rangei[2]_i_3_n_0 ),
        .I4(\rangei_reg[2]_rep__2_0 ),
        .I5(\rangei[3]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [37]));
  LUT6 #(
    .INIT(64'h3700400077000000)) 
    \rangei[2]_i_2 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\rangei[3]_i_6_n_0 ),
        .I2(\rangei[2]_i_4_n_0 ),
        .I3(\FSM_sequential_state_reg[3]_0 ),
        .I4(\rangei_reg[2]_rep__2_0 ),
        .I5(\rangei[3]_i_8_n_0 ),
        .O(\rangei[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000009F3F3F3F)) 
    \rangei[2]_i_3 
       (.I0(sa_rdy_0),
        .I1(\rangei_reg[2]_rep__2_0 ),
        .I2(\rram_addr[15]_i_6_n_0 ),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\rangei[2]_i_5_n_0 ),
        .O(\rangei[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rangei[2]_i_4 
       (.I0(\rangei_reg[0]_rep_0 ),
        .I1(\rangei_reg[1]_rep_0 ),
        .O(\rangei[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A2A2A2A20000000)) 
    \rangei[2]_i_5 
       (.I0(\rangei[2]_i_6_n_0 ),
        .I1(\rangei_reg[0]_0 ),
        .I2(halfclk),
        .I3(\rangei_reg[0]_rep_0 ),
        .I4(\rangei_reg[1]_rep_0 ),
        .I5(\rangei_reg[2]_rep__2_0 ),
        .O(\rangei[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rangei[2]_i_6 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\rangei[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAFFFFAAEA)) 
    \rangei[3]_i_1 
       (.I0(\rangei[3]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\rangei[3]_i_3_n_0 ),
        .I3(\rangei[3]_i_4_n_0 ),
        .I4(\rangei_reg[3]_rep_0 ),
        .I5(\rangei[3]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[4]_0 [38]));
  LUT6 #(
    .INIT(64'h3700040077000000)) 
    \rangei[3]_i_2 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\rangei[3]_i_6_n_0 ),
        .I2(\rangei[3]_i_7_n_0 ),
        .I3(\FSM_sequential_state_reg[3]_0 ),
        .I4(\rangei_reg[3]_rep_0 ),
        .I5(\rangei[3]_i_8_n_0 ),
        .O(\rangei[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rangei[3]_i_3 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\rangei[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002FFF0DFF)) 
    \rangei[3]_i_4 
       (.I0(sa_rdy),
        .I1(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I2(\rangei_reg[3]_rep_0 ),
        .I3(\rram_addr[15]_i_6_n_0 ),
        .I4(\rangei[3]_i_7_n_0 ),
        .I5(\rangei[3]_i_9_n_0 ),
        .O(\rangei[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD7D7D703D7D7D7D7)) 
    \rangei[3]_i_5 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .I2(state),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[4]_2 [2]),
        .I5(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\rangei[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rangei[3]_i_6 
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\rangei[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \rangei[3]_i_7 
       (.I0(\rangei_reg[3]_rep_0 ),
        .I1(\rangei_reg[0]_rep_0 ),
        .I2(\rangei_reg[2]_rep__2_0 ),
        .I3(\rangei_reg[1]_rep_0 ),
        .O(\rangei[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rangei[3]_i_8 
       (.I0(set_rst_loop_i_3_n_0),
        .I1(\FSM_sequential_state[1]_i_14_n_0 ),
        .O(\rangei[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0044044400000400)) 
    \rangei[3]_i_9 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\rangei_reg[0]_0 ),
        .I3(halfclk),
        .I4(\rangei[3]_i_7_n_0 ),
        .I5(\rangei_reg[3]_rep_0 ),
        .O(\rangei[3]_i_9_n_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[3]_0 [0]));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__0 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__0_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__1 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__2 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__2_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__3 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__3_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__4 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__4_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__5 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__5_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[0]" *) 
  FDCE \rangei_reg[0]_rep__6 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [35]),
        .Q(\rangei_reg[0]_rep__6_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[3]_0 [1]));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__0 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__0_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__1 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__2 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__2_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__3 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__3_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__4 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__4_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__5 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__5_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[1]" *) 
  FDCE \rangei_reg[1]_rep__6 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [36]),
        .Q(\rangei_reg[1]_rep__6_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[2]" *) 
  FDCE \rangei_reg[2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [37]),
        .Q(\rangei_reg[3]_0 [2]));
  (* ORIG_CELL_NAME = "rangei_reg[2]" *) 
  FDCE \rangei_reg[2]_rep 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [37]),
        .Q(\rangei_reg[2]_rep_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[2]" *) 
  FDCE \rangei_reg[2]_rep__0 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [37]),
        .Q(\rangei_reg[2]_rep__0_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[2]" *) 
  FDCE \rangei_reg[2]_rep__1 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [37]),
        .Q(\rangei_reg[2]_rep__1_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[2]" *) 
  FDCE \rangei_reg[2]_rep__2 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [37]),
        .Q(\rangei_reg[2]_rep__2_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[2]" *) 
  FDCE \rangei_reg[2]_rep__3 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [37]),
        .Q(\rangei_reg[2]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[3]" *) 
  FDCE \rangei_reg[3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [38]),
        .Q(\rangei_reg[3]_0 [3]));
  (* ORIG_CELL_NAME = "rangei_reg[3]" *) 
  FDCE \rangei_reg[3]_rep 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [38]),
        .Q(\rangei_reg[3]_rep_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[3]" *) 
  FDCE \rangei_reg[3]_rep__0 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [38]),
        .Q(\rangei_reg[3]_rep__0_0 ));
  (* ORIG_CELL_NAME = "rangei_reg[3]" *) 
  FDCE \rangei_reg[3]_rep__1 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\FSM_sequential_state_reg[4]_0 [38]),
        .Q(\rangei_reg[3]_rep__1_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][0]_i_1 
       (.I0(\read_data_bits[0][0]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][0]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [0]),
        .O(\read_data_bits[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][0]_i_2 
       (.I0(\mask_reg_n_0_[0] ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[0]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][0]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg_n_0_[0] ),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[0]),
        .O(\read_data_bits[0][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][10]_i_1 
       (.I0(\read_data_bits[0][10]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][10]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [10]),
        .O(\read_data_bits[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][10]_i_2 
       (.I0(p_1_in255_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[10]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][10]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in255_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[10]),
        .O(\read_data_bits[0][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][11]_i_1 
       (.I0(\read_data_bits[0][11]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][11]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [11]),
        .O(\read_data_bits[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][11]_i_2 
       (.I0(p_1_in252_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[11]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][11]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in252_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[11]),
        .O(\read_data_bits[0][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][12]_i_1 
       (.I0(\read_data_bits[0][12]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][12]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [12]),
        .O(\read_data_bits[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][12]_i_2 
       (.I0(p_1_in249_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[12]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][12]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in249_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[12]),
        .O(\read_data_bits[0][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][13]_i_1 
       (.I0(\read_data_bits[0][13]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][13]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [13]),
        .O(\read_data_bits[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][13]_i_2 
       (.I0(p_1_in246_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[13]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][13]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in246_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[13]),
        .O(\read_data_bits[0][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][14]_i_1 
       (.I0(\read_data_bits[0][14]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][14]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [14]),
        .O(\read_data_bits[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][14]_i_2 
       (.I0(p_1_in243_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[14]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][14]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in243_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[14]),
        .O(\read_data_bits[0][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][15]_i_1 
       (.I0(\read_data_bits[0][15]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][15]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [15]),
        .O(\read_data_bits[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][15]_i_2 
       (.I0(p_1_in240_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[15]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][15]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in240_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[15]),
        .O(\read_data_bits[0][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][16]_i_1 
       (.I0(\read_data_bits[0][16]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][16]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [16]),
        .O(\read_data_bits[0][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][16]_i_2 
       (.I0(p_1_in237_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[16]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][16]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in237_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[16]),
        .O(\read_data_bits[0][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][17]_i_1 
       (.I0(\read_data_bits[0][17]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][17]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [17]),
        .O(\read_data_bits[0][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][17]_i_2 
       (.I0(p_1_in234_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[17]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][17]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in234_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[17]),
        .O(\read_data_bits[0][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][18]_i_1 
       (.I0(\read_data_bits[0][18]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][18]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [18]),
        .O(\read_data_bits[0][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][18]_i_2 
       (.I0(p_1_in231_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[18]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][18]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in231_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[18]),
        .O(\read_data_bits[0][18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][19]_i_1 
       (.I0(\read_data_bits[0][19]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][19]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [19]),
        .O(\read_data_bits[0][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][19]_i_2 
       (.I0(p_1_in228_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[19]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][19]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in228_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[19]),
        .O(\read_data_bits[0][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][1]_i_1 
       (.I0(\read_data_bits[0][1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][1]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [1]),
        .O(\read_data_bits[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][1]_i_2 
       (.I0(p_1_in282_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[1]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][1]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in282_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[1]),
        .O(\read_data_bits[0][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][20]_i_1 
       (.I0(\read_data_bits[0][20]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][20]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [20]),
        .O(\read_data_bits[0][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][20]_i_2 
       (.I0(p_1_in225_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[20]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][20]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in225_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[20]),
        .O(\read_data_bits[0][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][21]_i_1 
       (.I0(\read_data_bits[0][21]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][21]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [21]),
        .O(\read_data_bits[0][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][21]_i_2 
       (.I0(p_1_in222_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[21]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][21]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in222_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[21]),
        .O(\read_data_bits[0][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][22]_i_1 
       (.I0(\read_data_bits[0][22]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][22]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [22]),
        .O(\read_data_bits[0][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][22]_i_2 
       (.I0(p_1_in219_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[22]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][22]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in219_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[22]),
        .O(\read_data_bits[0][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][23]_i_1 
       (.I0(\read_data_bits[0][23]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][23]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [23]),
        .O(\read_data_bits[0][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][23]_i_2 
       (.I0(\mask_reg[47]_0 [2]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[23]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][23]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [2]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[23]),
        .O(\read_data_bits[0][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][24]_i_1 
       (.I0(\read_data_bits[0][24]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][24]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [24]),
        .O(\read_data_bits[0][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][24]_i_2 
       (.I0(\mask_reg[47]_0 [3]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[24]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][24]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [3]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[24]),
        .O(\read_data_bits[0][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][25]_i_1 
       (.I0(\read_data_bits[0][25]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][25]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [25]),
        .O(\read_data_bits[0][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][25]_i_2 
       (.I0(\mask_reg[47]_0 [4]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[25]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][25]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [4]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[25]),
        .O(\read_data_bits[0][25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][26]_i_1 
       (.I0(\read_data_bits[0][26]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][26]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [26]),
        .O(\read_data_bits[0][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][26]_i_2 
       (.I0(\mask_reg[47]_0 [5]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[26]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][26]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [5]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[26]),
        .O(\read_data_bits[0][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][27]_i_1 
       (.I0(\read_data_bits[0][27]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][27]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [27]),
        .O(\read_data_bits[0][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][27]_i_2 
       (.I0(\mask_reg[47]_0 [6]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[27]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][27]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [6]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[27]),
        .O(\read_data_bits[0][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][28]_i_1 
       (.I0(\read_data_bits[0][28]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][28]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [28]),
        .O(\read_data_bits[0][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][28]_i_2 
       (.I0(\mask_reg[47]_0 [7]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[28]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][28]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [7]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[28]),
        .O(\read_data_bits[0][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][29]_i_1 
       (.I0(\read_data_bits[0][29]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][29]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [29]),
        .O(\read_data_bits[0][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][29]_i_2 
       (.I0(\mask_reg[47]_0 [8]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[29]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][29]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [8]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[29]),
        .O(\read_data_bits[0][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][2]_i_1 
       (.I0(\read_data_bits[0][2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][2]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [2]),
        .O(\read_data_bits[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][2]_i_2 
       (.I0(\mask_reg[47]_0 [0]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[2]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][2]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [0]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[2]),
        .O(\read_data_bits[0][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][30]_i_1 
       (.I0(\read_data_bits[0][30]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][30]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [30]),
        .O(\read_data_bits[0][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][30]_i_2 
       (.I0(\mask_reg[47]_0 [9]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[30]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][30]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [9]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[30]),
        .O(\read_data_bits[0][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][31]_i_1 
       (.I0(\read_data_bits[0][31]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][31]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [31]),
        .O(\read_data_bits[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][31]_i_2 
       (.I0(\mask_reg[47]_0 [10]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[31]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][31]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [10]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[31]),
        .O(\read_data_bits[0][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][32]_i_1 
       (.I0(\read_data_bits[0][32]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][32]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [32]),
        .O(\read_data_bits[0][32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][32]_i_2 
       (.I0(\mask_reg[47]_0 [11]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[32]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][32]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [11]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[32]),
        .O(\read_data_bits[0][32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][33]_i_1 
       (.I0(\read_data_bits[0][33]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][33]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [33]),
        .O(\read_data_bits[0][33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][33]_i_2 
       (.I0(\mask_reg[47]_0 [12]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[33]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][33]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [12]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[33]),
        .O(\read_data_bits[0][33]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][34]_i_1 
       (.I0(\read_data_bits[0][34]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][34]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [34]),
        .O(\read_data_bits[0][34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][34]_i_2 
       (.I0(\mask_reg[47]_0 [13]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[34]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][34]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [13]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[34]),
        .O(\read_data_bits[0][34]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][35]_i_1 
       (.I0(\read_data_bits[0][35]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][35]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [35]),
        .O(\read_data_bits[0][35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][35]_i_2 
       (.I0(\mask_reg[47]_0 [14]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[35]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][35]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [14]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[35]),
        .O(\read_data_bits[0][35]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][36]_i_1 
       (.I0(\read_data_bits[0][36]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][36]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [36]),
        .O(\read_data_bits[0][36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][36]_i_2 
       (.I0(\mask_reg[47]_0 [15]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[36]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][36]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][36]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [15]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[36]),
        .O(\read_data_bits[0][36]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][37]_i_1 
       (.I0(\read_data_bits[0][37]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][37]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [37]),
        .O(\read_data_bits[0][37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][37]_i_2 
       (.I0(\mask_reg[47]_0 [16]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[37]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][37]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][37]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [16]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[37]),
        .O(\read_data_bits[0][37]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][38]_i_1 
       (.I0(\read_data_bits[0][38]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][38]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [38]),
        .O(\read_data_bits[0][38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][38]_i_2 
       (.I0(\mask_reg[47]_0 [17]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[38]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][38]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [17]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[38]),
        .O(\read_data_bits[0][38]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][39]_i_1 
       (.I0(\read_data_bits[0][39]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][39]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [39]),
        .O(\read_data_bits[0][39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][39]_i_2 
       (.I0(\mask_reg[47]_0 [18]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[39]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][39]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [18]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[39]),
        .O(\read_data_bits[0][39]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][3]_i_1 
       (.I0(\read_data_bits[0][3]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][3]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [3]),
        .O(\read_data_bits[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][3]_i_2 
       (.I0(p_1_in276_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[3]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][3]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in276_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[3]),
        .O(\read_data_bits[0][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][40]_i_1 
       (.I0(\read_data_bits[0][40]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][40]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [40]),
        .O(\read_data_bits[0][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][40]_i_2 
       (.I0(\mask_reg[47]_0 [19]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[40]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][40]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [19]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[40]),
        .O(\read_data_bits[0][40]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][41]_i_1 
       (.I0(\read_data_bits[0][41]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][41]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [41]),
        .O(\read_data_bits[0][41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][41]_i_2 
       (.I0(\mask_reg[47]_0 [20]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[41]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][41]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [20]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[41]),
        .O(\read_data_bits[0][41]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][42]_i_1 
       (.I0(\read_data_bits[0][42]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][42]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [42]),
        .O(\read_data_bits[0][42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][42]_i_2 
       (.I0(\mask_reg[47]_0 [21]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[42]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][42]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][42]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [21]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[42]),
        .O(\read_data_bits[0][42]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][43]_i_1 
       (.I0(\read_data_bits[0][43]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][43]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [43]),
        .O(\read_data_bits[0][43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][43]_i_2 
       (.I0(\mask_reg[47]_0 [22]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[43]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][43]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][43]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [22]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[43]),
        .O(\read_data_bits[0][43]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][44]_i_1 
       (.I0(\read_data_bits[0][44]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][44]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [44]),
        .O(\read_data_bits[0][44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][44]_i_2 
       (.I0(\mask_reg[47]_0 [23]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[44]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][44]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][44]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [23]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[44]),
        .O(\read_data_bits[0][44]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][45]_i_1 
       (.I0(\read_data_bits[0][45]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][45]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [45]),
        .O(\read_data_bits[0][45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][45]_i_2 
       (.I0(\mask_reg[47]_0 [24]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[45]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][45]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][45]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [24]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[45]),
        .O(\read_data_bits[0][45]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][46]_i_1 
       (.I0(\read_data_bits[0][46]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][46]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [46]),
        .O(\read_data_bits[0][46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][46]_i_2 
       (.I0(\mask_reg[47]_0 [25]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[46]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][46]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [25]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[46]),
        .O(\read_data_bits[0][46]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][47]_i_1 
       (.I0(\read_data_bits[0][47]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][47]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [47]),
        .O(\read_data_bits[0][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][47]_i_2 
       (.I0(\mask_reg[47]_0 [26]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[47]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][47]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [26]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[47]),
        .O(\read_data_bits[0][47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF70000FFFFFFFF)) 
    \read_data_bits[0][47]_i_4 
       (.I0(sa_rdy),
        .I1(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\rangei[3]_i_3_n_0 ),
        .O(\read_data_bits[0][47]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \read_data_bits[0][47]_i_5 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(sa_rdy),
        .I2(\FSM_sequential_state_reg[4]_i_15_n_1 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\read_data_bits[0][47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][4]_i_1 
       (.I0(\read_data_bits[0][4]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][4]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [4]),
        .O(\read_data_bits[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][4]_i_2 
       (.I0(\mask_reg[47]_0 [1]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[4]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][4]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(\mask_reg[47]_0 [1]),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[4]),
        .O(\read_data_bits[0][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][5]_i_1 
       (.I0(\read_data_bits[0][5]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][5]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [5]),
        .O(\read_data_bits[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][5]_i_2 
       (.I0(p_1_in270_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[5]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][5]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in270_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[5]),
        .O(\read_data_bits[0][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][6]_i_1 
       (.I0(\read_data_bits[0][6]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][6]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [6]),
        .O(\read_data_bits[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][6]_i_2 
       (.I0(p_1_in267_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[6]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][6]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in267_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[6]),
        .O(\read_data_bits[0][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][7]_i_1 
       (.I0(\read_data_bits[0][7]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][7]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [7]),
        .O(\read_data_bits[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][7]_i_2 
       (.I0(p_1_in264_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[7]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][7]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in264_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[7]),
        .O(\read_data_bits[0][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][8]_i_1 
       (.I0(\read_data_bits[0][8]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][8]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [8]),
        .O(\read_data_bits[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][8]_i_2 
       (.I0(p_1_in261_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[8]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][8]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in261_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[8]),
        .O(\read_data_bits[0][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \read_data_bits[0][9]_i_1 
       (.I0(\read_data_bits[0][9]_i_2_n_0 ),
        .I1(\FSM_sequential_state[4]_i_2_n_0 ),
        .I2(\read_data_bits[0][9]_i_3_n_0 ),
        .I3(\read_data_bits[0][47]_i_4_n_0 ),
        .I4(\read_data_bits[0]_20 [9]),
        .O(\read_data_bits[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7800F00078FFF000)) 
    \read_data_bits[0][9]_i_2 
       (.I0(p_1_in258_in),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\rangei_reg[0]_rep__0_0 ),
        .I3(\FSM_sequential_state_reg[4]_2 [3]),
        .I4(sa_do[9]),
        .I5(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\read_data_bits[0][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h45554545)) 
    \read_data_bits[0][9]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_rep_1 ),
        .I1(\read_data_bits[0][47]_i_5_n_0 ),
        .I2(p_1_in258_in),
        .I3(\read_data_bits[3][47]_i_2_n_0 ),
        .I4(sa_do[9]),
        .O(\read_data_bits[0][9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][0]_i_1 
       (.I0(\read_data_bits[1][0]_i_2_n_0 ),
        .I1(\read_data_bits[1][0]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [0]),
        .O(\read_data_bits[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][0]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg_n_0_[0] ),
        .I3(sa_do[0]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][0]_i_3 
       (.I0(sa_do[0]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg_n_0_[0] ),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][10]_i_1 
       (.I0(\read_data_bits[1][10]_i_2_n_0 ),
        .I1(\read_data_bits[1][10]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [10]),
        .O(\read_data_bits[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][10]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in255_in),
        .I3(sa_do[10]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][10]_i_3 
       (.I0(sa_do[10]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in255_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][11]_i_1 
       (.I0(\read_data_bits[1][11]_i_2_n_0 ),
        .I1(\read_data_bits[1][11]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [11]),
        .O(\read_data_bits[1][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][11]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in252_in),
        .I3(sa_do[11]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][11]_i_3 
       (.I0(sa_do[11]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in252_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][12]_i_1 
       (.I0(\read_data_bits[1][12]_i_2_n_0 ),
        .I1(\read_data_bits[1][12]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [12]),
        .O(\read_data_bits[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][12]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in249_in),
        .I3(sa_do[12]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][12]_i_3 
       (.I0(sa_do[12]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in249_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][13]_i_1 
       (.I0(\read_data_bits[1][13]_i_2_n_0 ),
        .I1(\read_data_bits[1][13]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [13]),
        .O(\read_data_bits[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][13]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in246_in),
        .I3(sa_do[13]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][13]_i_3 
       (.I0(sa_do[13]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in246_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][14]_i_1 
       (.I0(\read_data_bits[1][14]_i_2_n_0 ),
        .I1(\read_data_bits[1][14]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [14]),
        .O(\read_data_bits[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][14]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in243_in),
        .I3(sa_do[14]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][14]_i_3 
       (.I0(sa_do[14]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in243_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][15]_i_1 
       (.I0(\read_data_bits[1][15]_i_2_n_0 ),
        .I1(\read_data_bits[1][15]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [15]),
        .O(\read_data_bits[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][15]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in240_in),
        .I3(sa_do[15]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][15]_i_3 
       (.I0(sa_do[15]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in240_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][16]_i_1 
       (.I0(\read_data_bits[1][16]_i_2_n_0 ),
        .I1(\read_data_bits[1][16]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [16]),
        .O(\read_data_bits[1][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][16]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in237_in),
        .I3(sa_do[16]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][16]_i_3 
       (.I0(sa_do[16]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in237_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][17]_i_1 
       (.I0(\read_data_bits[1][17]_i_2_n_0 ),
        .I1(\read_data_bits[1][17]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [17]),
        .O(\read_data_bits[1][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][17]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in234_in),
        .I3(sa_do[17]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][17]_i_3 
       (.I0(sa_do[17]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in234_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][18]_i_1 
       (.I0(\read_data_bits[1][18]_i_2_n_0 ),
        .I1(\read_data_bits[1][18]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [18]),
        .O(\read_data_bits[1][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][18]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in231_in),
        .I3(sa_do[18]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][18]_i_3 
       (.I0(sa_do[18]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in231_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][19]_i_1 
       (.I0(\read_data_bits[1][19]_i_2_n_0 ),
        .I1(\read_data_bits[1][19]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [19]),
        .O(\read_data_bits[1][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][19]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in228_in),
        .I3(sa_do[19]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][19]_i_3 
       (.I0(sa_do[19]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in228_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][1]_i_1 
       (.I0(\read_data_bits[1][1]_i_2_n_0 ),
        .I1(\read_data_bits[1][1]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [1]),
        .O(\read_data_bits[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][1]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in282_in),
        .I3(sa_do[1]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][1]_i_3 
       (.I0(sa_do[1]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in282_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][20]_i_1 
       (.I0(\read_data_bits[1][20]_i_2_n_0 ),
        .I1(\read_data_bits[1][20]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [20]),
        .O(\read_data_bits[1][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][20]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in225_in),
        .I3(sa_do[20]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][20]_i_3 
       (.I0(sa_do[20]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in225_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][21]_i_1 
       (.I0(\read_data_bits[1][21]_i_2_n_0 ),
        .I1(\read_data_bits[1][21]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [21]),
        .O(\read_data_bits[1][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][21]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in222_in),
        .I3(sa_do[21]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][21]_i_3 
       (.I0(sa_do[21]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in222_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][22]_i_1 
       (.I0(\read_data_bits[1][22]_i_2_n_0 ),
        .I1(\read_data_bits[1][22]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [22]),
        .O(\read_data_bits[1][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][22]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in219_in),
        .I3(sa_do[22]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][22]_i_3 
       (.I0(sa_do[22]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in219_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][23]_i_1 
       (.I0(\read_data_bits[1][23]_i_2_n_0 ),
        .I1(\read_data_bits[1][23]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [23]),
        .O(\read_data_bits[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][23]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [2]),
        .I3(sa_do[23]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][23]_i_3 
       (.I0(sa_do[23]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [2]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][24]_i_1 
       (.I0(\read_data_bits[1][24]_i_2_n_0 ),
        .I1(\read_data_bits[1][24]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [24]),
        .O(\read_data_bits[1][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][24]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [3]),
        .I3(sa_do[24]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][24]_i_3 
       (.I0(sa_do[24]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [3]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][25]_i_1 
       (.I0(\read_data_bits[1][25]_i_2_n_0 ),
        .I1(\read_data_bits[1][25]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [25]),
        .O(\read_data_bits[1][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][25]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [4]),
        .I3(sa_do[25]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][25]_i_3 
       (.I0(sa_do[25]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [4]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][26]_i_1 
       (.I0(\read_data_bits[1][26]_i_2_n_0 ),
        .I1(\read_data_bits[1][26]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [26]),
        .O(\read_data_bits[1][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][26]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [5]),
        .I3(sa_do[26]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][26]_i_3 
       (.I0(sa_do[26]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [5]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][27]_i_1 
       (.I0(\read_data_bits[1][27]_i_2_n_0 ),
        .I1(\read_data_bits[1][27]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [27]),
        .O(\read_data_bits[1][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][27]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [6]),
        .I3(sa_do[27]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][27]_i_3 
       (.I0(sa_do[27]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [6]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][28]_i_1 
       (.I0(\read_data_bits[1][28]_i_2_n_0 ),
        .I1(\read_data_bits[1][28]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [28]),
        .O(\read_data_bits[1][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][28]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [7]),
        .I3(sa_do[28]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][28]_i_3 
       (.I0(sa_do[28]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [7]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][29]_i_1 
       (.I0(\read_data_bits[1][29]_i_2_n_0 ),
        .I1(\read_data_bits[1][29]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [29]),
        .O(\read_data_bits[1][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][29]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [8]),
        .I3(sa_do[29]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][29]_i_3 
       (.I0(sa_do[29]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [8]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][2]_i_1 
       (.I0(\read_data_bits[1][2]_i_2_n_0 ),
        .I1(\read_data_bits[1][2]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [2]),
        .O(\read_data_bits[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][2]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [0]),
        .I3(sa_do[2]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][2]_i_3 
       (.I0(sa_do[2]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [0]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][30]_i_1 
       (.I0(\read_data_bits[1][30]_i_2_n_0 ),
        .I1(\read_data_bits[1][30]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [30]),
        .O(\read_data_bits[1][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][30]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [9]),
        .I3(sa_do[30]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][30]_i_3 
       (.I0(sa_do[30]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [9]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][31]_i_1 
       (.I0(\read_data_bits[1][31]_i_2_n_0 ),
        .I1(\read_data_bits[1][31]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [31]),
        .O(\read_data_bits[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][31]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [10]),
        .I3(sa_do[31]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][31]_i_3 
       (.I0(sa_do[31]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [10]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][32]_i_1 
       (.I0(\read_data_bits[1][32]_i_2_n_0 ),
        .I1(\read_data_bits[1][32]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [32]),
        .O(\read_data_bits[1][32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][32]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [11]),
        .I3(sa_do[32]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][32]_i_3 
       (.I0(sa_do[32]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [11]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][33]_i_1 
       (.I0(\read_data_bits[1][33]_i_2_n_0 ),
        .I1(\read_data_bits[1][33]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [33]),
        .O(\read_data_bits[1][33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][33]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [12]),
        .I3(sa_do[33]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][33]_i_3 
       (.I0(sa_do[33]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [12]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][34]_i_1 
       (.I0(\read_data_bits[1][34]_i_2_n_0 ),
        .I1(\read_data_bits[1][34]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [34]),
        .O(\read_data_bits[1][34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][34]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [13]),
        .I3(sa_do[34]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][34]_i_3 
       (.I0(sa_do[34]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [13]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][34]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][35]_i_1 
       (.I0(\read_data_bits[1][35]_i_2_n_0 ),
        .I1(\read_data_bits[1][35]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [35]),
        .O(\read_data_bits[1][35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][35]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [14]),
        .I3(sa_do[35]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][35]_i_3 
       (.I0(sa_do[35]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [14]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][35]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][36]_i_1 
       (.I0(\read_data_bits[1][36]_i_2_n_0 ),
        .I1(\read_data_bits[1][36]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [36]),
        .O(\read_data_bits[1][36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][36]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [15]),
        .I3(sa_do[36]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][36]_i_3 
       (.I0(sa_do[36]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [15]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][36]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][37]_i_1 
       (.I0(\read_data_bits[1][37]_i_2_n_0 ),
        .I1(\read_data_bits[1][37]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [37]),
        .O(\read_data_bits[1][37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][37]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [16]),
        .I3(sa_do[37]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][37]_i_3 
       (.I0(sa_do[37]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [16]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][38]_i_1 
       (.I0(\read_data_bits[1][38]_i_2_n_0 ),
        .I1(\read_data_bits[1][38]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [38]),
        .O(\read_data_bits[1][38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][38]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [17]),
        .I3(sa_do[38]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][38]_i_3 
       (.I0(sa_do[38]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [17]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][39]_i_1 
       (.I0(\read_data_bits[1][39]_i_2_n_0 ),
        .I1(\read_data_bits[1][39]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [39]),
        .O(\read_data_bits[1][39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][39]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [18]),
        .I3(sa_do[39]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][39]_i_3 
       (.I0(sa_do[39]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [18]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][3]_i_1 
       (.I0(\read_data_bits[1][3]_i_2_n_0 ),
        .I1(\read_data_bits[1][3]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [3]),
        .O(\read_data_bits[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][3]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in276_in),
        .I3(sa_do[3]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][3]_i_3 
       (.I0(sa_do[3]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in276_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][40]_i_1 
       (.I0(\read_data_bits[1][40]_i_2_n_0 ),
        .I1(\read_data_bits[1][40]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [40]),
        .O(\read_data_bits[1][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][40]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [19]),
        .I3(sa_do[40]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][40]_i_3 
       (.I0(sa_do[40]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [19]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][41]_i_1 
       (.I0(\read_data_bits[1][41]_i_2_n_0 ),
        .I1(\read_data_bits[1][41]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [41]),
        .O(\read_data_bits[1][41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][41]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [20]),
        .I3(sa_do[41]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][41]_i_3 
       (.I0(sa_do[41]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [20]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][42]_i_1 
       (.I0(\read_data_bits[1][42]_i_2_n_0 ),
        .I1(\read_data_bits[1][42]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [42]),
        .O(\read_data_bits[1][42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][42]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [21]),
        .I3(sa_do[42]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][42]_i_3 
       (.I0(sa_do[42]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [21]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][42]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][43]_i_1 
       (.I0(\read_data_bits[1][43]_i_2_n_0 ),
        .I1(\read_data_bits[1][43]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [43]),
        .O(\read_data_bits[1][43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][43]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [22]),
        .I3(sa_do[43]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][43]_i_3 
       (.I0(sa_do[43]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [22]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][43]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][44]_i_1 
       (.I0(\read_data_bits[1][44]_i_2_n_0 ),
        .I1(\read_data_bits[1][44]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [44]),
        .O(\read_data_bits[1][44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][44]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [23]),
        .I3(sa_do[44]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][44]_i_3 
       (.I0(sa_do[44]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [23]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][44]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][45]_i_1 
       (.I0(\read_data_bits[1][45]_i_2_n_0 ),
        .I1(\read_data_bits[1][45]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [45]),
        .O(\read_data_bits[1][45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][45]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [24]),
        .I3(sa_do[45]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][45]_i_3 
       (.I0(sa_do[45]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [24]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][46]_i_1 
       (.I0(\read_data_bits[1][46]_i_2_n_0 ),
        .I1(\read_data_bits[1][46]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [46]),
        .O(\read_data_bits[1][46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][46]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [25]),
        .I3(sa_do[46]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][46]_i_3 
       (.I0(sa_do[46]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [25]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][46]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][47]_i_1 
       (.I0(\read_data_bits[1][47]_i_2_n_0 ),
        .I1(\read_data_bits[1][47]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [47]),
        .O(\read_data_bits[1][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][47]_i_2 
       (.I0(\rangei_reg[1]_rep__1_n_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [26]),
        .I3(sa_do[47]),
        .I4(\rangei_reg[0]_rep__1_n_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][47]_i_3 
       (.I0(sa_do[47]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [26]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][47]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFAA)) 
    \read_data_bits[1][47]_i_4 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[2]_rep_1 ),
        .I4(state),
        .O(\read_data_bits[1][47]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][4]_i_1 
       (.I0(\read_data_bits[1][4]_i_2_n_0 ),
        .I1(\read_data_bits[1][4]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [4]),
        .O(\read_data_bits[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][4]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [1]),
        .I3(sa_do[4]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][4]_i_3 
       (.I0(sa_do[4]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(\mask_reg[47]_0 [1]),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][5]_i_1 
       (.I0(\read_data_bits[1][5]_i_2_n_0 ),
        .I1(\read_data_bits[1][5]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [5]),
        .O(\read_data_bits[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][5]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in270_in),
        .I3(sa_do[5]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][5]_i_3 
       (.I0(sa_do[5]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in270_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][6]_i_1 
       (.I0(\read_data_bits[1][6]_i_2_n_0 ),
        .I1(\read_data_bits[1][6]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [6]),
        .O(\read_data_bits[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][6]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in267_in),
        .I3(sa_do[6]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][6]_i_3 
       (.I0(sa_do[6]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in267_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][7]_i_1 
       (.I0(\read_data_bits[1][7]_i_2_n_0 ),
        .I1(\read_data_bits[1][7]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [7]),
        .O(\read_data_bits[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][7]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in264_in),
        .I3(sa_do[7]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][7]_i_3 
       (.I0(sa_do[7]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in264_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][8]_i_1 
       (.I0(\read_data_bits[1][8]_i_2_n_0 ),
        .I1(\read_data_bits[1][8]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [8]),
        .O(\read_data_bits[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][8]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in261_in),
        .I3(sa_do[8]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][8]_i_3 
       (.I0(sa_do[8]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in261_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data_bits[1][9]_i_1 
       (.I0(\read_data_bits[1][9]_i_2_n_0 ),
        .I1(\read_data_bits[1][9]_i_3_n_0 ),
        .I2(\read_data_bits[1]_21 [9]),
        .O(\read_data_bits[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \read_data_bits[1][9]_i_2 
       (.I0(\rangei_reg[1]_rep__0_0 ),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in258_in),
        .I3(sa_do[9]),
        .I4(\rangei_reg[0]_rep__0_0 ),
        .I5(\rram_addr[15]_i_6_n_0 ),
        .O(\read_data_bits[1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    \read_data_bits[1][9]_i_3 
       (.I0(sa_do[9]),
        .I1(\read_data_bits[3][47]_i_2_n_0 ),
        .I2(p_1_in258_in),
        .I3(\read_data_bits[0][47]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\read_data_bits[1][47]_i_4_n_0 ),
        .O(\read_data_bits[1][9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][0]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][0]_i_2_n_0 ),
        .I2(\read_data_bits[1][0]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [0]),
        .O(\read_data_bits[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][0]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[0]),
        .I3(\mask_reg_n_0_[0] ),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][10]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][10]_i_2_n_0 ),
        .I2(\read_data_bits[1][10]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [10]),
        .O(\read_data_bits[2][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][10]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[10]),
        .I3(p_1_in255_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][11]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][11]_i_2_n_0 ),
        .I2(\read_data_bits[1][11]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [11]),
        .O(\read_data_bits[2][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][11]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[11]),
        .I3(p_1_in252_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][12]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][12]_i_2_n_0 ),
        .I2(\read_data_bits[1][12]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [12]),
        .O(\read_data_bits[2][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][12]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[12]),
        .I3(p_1_in249_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][13]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][13]_i_2_n_0 ),
        .I2(\read_data_bits[1][13]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [13]),
        .O(\read_data_bits[2][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][13]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[13]),
        .I3(p_1_in246_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][14]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][14]_i_2_n_0 ),
        .I2(\read_data_bits[1][14]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [14]),
        .O(\read_data_bits[2][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][14]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[14]),
        .I3(p_1_in243_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][15]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][15]_i_2_n_0 ),
        .I2(\read_data_bits[1][15]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [15]),
        .O(\read_data_bits[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][15]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[15]),
        .I3(p_1_in240_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][16]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][16]_i_2_n_0 ),
        .I2(\read_data_bits[1][16]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [16]),
        .O(\read_data_bits[2][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][16]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[16]),
        .I3(p_1_in237_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][17]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][17]_i_2_n_0 ),
        .I2(\read_data_bits[1][17]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [17]),
        .O(\read_data_bits[2][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][17]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[17]),
        .I3(p_1_in234_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][18]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][18]_i_2_n_0 ),
        .I2(\read_data_bits[1][18]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [18]),
        .O(\read_data_bits[2][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][18]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[18]),
        .I3(p_1_in231_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][19]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][19]_i_2_n_0 ),
        .I2(\read_data_bits[1][19]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [19]),
        .O(\read_data_bits[2][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][19]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[19]),
        .I3(p_1_in228_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][1]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][1]_i_2_n_0 ),
        .I2(\read_data_bits[1][1]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [1]),
        .O(\read_data_bits[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][1]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[1]),
        .I3(p_1_in282_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][20]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][20]_i_2_n_0 ),
        .I2(\read_data_bits[1][20]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [20]),
        .O(\read_data_bits[2][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][20]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[20]),
        .I3(p_1_in225_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][21]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][21]_i_2_n_0 ),
        .I2(\read_data_bits[1][21]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [21]),
        .O(\read_data_bits[2][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][21]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[21]),
        .I3(p_1_in222_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][22]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][22]_i_2_n_0 ),
        .I2(\read_data_bits[1][22]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [22]),
        .O(\read_data_bits[2][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][22]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[22]),
        .I3(p_1_in219_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][23]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][23]_i_2_n_0 ),
        .I2(\read_data_bits[1][23]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [23]),
        .O(\read_data_bits[2][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][23]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[23]),
        .I3(\mask_reg[47]_0 [2]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][24]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][24]_i_2_n_0 ),
        .I2(\read_data_bits[1][24]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [24]),
        .O(\read_data_bits[2][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][24]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[24]),
        .I3(\mask_reg[47]_0 [3]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][25]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][25]_i_2_n_0 ),
        .I2(\read_data_bits[1][25]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [25]),
        .O(\read_data_bits[2][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][25]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[25]),
        .I3(\mask_reg[47]_0 [4]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][26]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][26]_i_2_n_0 ),
        .I2(\read_data_bits[1][26]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [26]),
        .O(\read_data_bits[2][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][26]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[26]),
        .I3(\mask_reg[47]_0 [5]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][27]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][27]_i_2_n_0 ),
        .I2(\read_data_bits[1][27]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [27]),
        .O(\read_data_bits[2][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][27]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[27]),
        .I3(\mask_reg[47]_0 [6]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][28]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][28]_i_2_n_0 ),
        .I2(\read_data_bits[1][28]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [28]),
        .O(\read_data_bits[2][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][28]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[28]),
        .I3(\mask_reg[47]_0 [7]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][29]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][29]_i_2_n_0 ),
        .I2(\read_data_bits[1][29]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [29]),
        .O(\read_data_bits[2][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][29]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[29]),
        .I3(\mask_reg[47]_0 [8]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][2]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][2]_i_2_n_0 ),
        .I2(\read_data_bits[1][2]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [2]),
        .O(\read_data_bits[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][2]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[2]),
        .I3(\mask_reg[47]_0 [0]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][30]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][30]_i_2_n_0 ),
        .I2(\read_data_bits[1][30]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [30]),
        .O(\read_data_bits[2][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][30]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[30]),
        .I3(\mask_reg[47]_0 [9]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][31]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][31]_i_2_n_0 ),
        .I2(\read_data_bits[1][31]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [31]),
        .O(\read_data_bits[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][31]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[31]),
        .I3(\mask_reg[47]_0 [10]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][32]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][32]_i_2_n_0 ),
        .I2(\read_data_bits[1][32]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [32]),
        .O(\read_data_bits[2][32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][32]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[32]),
        .I3(\mask_reg[47]_0 [11]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][33]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][33]_i_2_n_0 ),
        .I2(\read_data_bits[1][33]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [33]),
        .O(\read_data_bits[2][33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][33]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[33]),
        .I3(\mask_reg[47]_0 [12]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][33]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][34]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][34]_i_2_n_0 ),
        .I2(\read_data_bits[1][34]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [34]),
        .O(\read_data_bits[2][34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][34]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[34]),
        .I3(\mask_reg[47]_0 [13]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][34]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][35]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][35]_i_2_n_0 ),
        .I2(\read_data_bits[1][35]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [35]),
        .O(\read_data_bits[2][35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][35]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[35]),
        .I3(\mask_reg[47]_0 [14]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][36]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][36]_i_2_n_0 ),
        .I2(\read_data_bits[1][36]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [36]),
        .O(\read_data_bits[2][36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][36]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[36]),
        .I3(\mask_reg[47]_0 [15]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][36]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][37]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][37]_i_2_n_0 ),
        .I2(\read_data_bits[1][37]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [37]),
        .O(\read_data_bits[2][37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][37]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[37]),
        .I3(\mask_reg[47]_0 [16]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][37]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][38]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][38]_i_2_n_0 ),
        .I2(\read_data_bits[1][38]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [38]),
        .O(\read_data_bits[2][38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][38]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[38]),
        .I3(\mask_reg[47]_0 [17]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][38]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][39]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][39]_i_2_n_0 ),
        .I2(\read_data_bits[1][39]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [39]),
        .O(\read_data_bits[2][39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][39]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[39]),
        .I3(\mask_reg[47]_0 [18]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][39]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][3]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][3]_i_2_n_0 ),
        .I2(\read_data_bits[1][3]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [3]),
        .O(\read_data_bits[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][3]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[3]),
        .I3(p_1_in276_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][40]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][40]_i_2_n_0 ),
        .I2(\read_data_bits[1][40]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [40]),
        .O(\read_data_bits[2][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][40]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[40]),
        .I3(\mask_reg[47]_0 [19]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][41]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][41]_i_2_n_0 ),
        .I2(\read_data_bits[1][41]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [41]),
        .O(\read_data_bits[2][41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][41]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[41]),
        .I3(\mask_reg[47]_0 [20]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][41]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][42]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][42]_i_2_n_0 ),
        .I2(\read_data_bits[1][42]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [42]),
        .O(\read_data_bits[2][42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][42]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[42]),
        .I3(\mask_reg[47]_0 [21]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][42]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][43]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][43]_i_2_n_0 ),
        .I2(\read_data_bits[1][43]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [43]),
        .O(\read_data_bits[2][43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][43]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[43]),
        .I3(\mask_reg[47]_0 [22]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][43]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][44]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][44]_i_2_n_0 ),
        .I2(\read_data_bits[1][44]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [44]),
        .O(\read_data_bits[2][44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][44]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[44]),
        .I3(\mask_reg[47]_0 [23]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][44]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][45]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][45]_i_2_n_0 ),
        .I2(\read_data_bits[1][45]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [45]),
        .O(\read_data_bits[2][45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][45]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[45]),
        .I3(\mask_reg[47]_0 [24]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][45]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][46]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][46]_i_2_n_0 ),
        .I2(\read_data_bits[1][46]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [46]),
        .O(\read_data_bits[2][46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][46]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[46]),
        .I3(\mask_reg[47]_0 [25]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][46]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][47]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][47]_i_2_n_0 ),
        .I2(\read_data_bits[1][47]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [47]),
        .O(\read_data_bits[2][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][47]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[47]),
        .I3(\mask_reg[47]_0 [26]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][47]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][4]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][4]_i_2_n_0 ),
        .I2(\read_data_bits[1][4]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [4]),
        .O(\read_data_bits[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][4]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[4]),
        .I3(\mask_reg[47]_0 [1]),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][5]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][5]_i_2_n_0 ),
        .I2(\read_data_bits[1][5]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [5]),
        .O(\read_data_bits[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][5]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[5]),
        .I3(p_1_in270_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][6]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][6]_i_2_n_0 ),
        .I2(\read_data_bits[1][6]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [6]),
        .O(\read_data_bits[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][6]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[6]),
        .I3(p_1_in267_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][7]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][7]_i_2_n_0 ),
        .I2(\read_data_bits[1][7]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [7]),
        .O(\read_data_bits[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][7]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[7]),
        .I3(p_1_in264_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][8]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][8]_i_2_n_0 ),
        .I2(\read_data_bits[1][8]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [8]),
        .O(\read_data_bits[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][8]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[8]),
        .I3(p_1_in261_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \read_data_bits[2][9]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\read_data_bits[2][9]_i_2_n_0 ),
        .I2(\read_data_bits[1][9]_i_3_n_0 ),
        .I3(\read_data_bits[2]_22 [9]),
        .O(\read_data_bits[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[2][9]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[1]_rep__1_n_0 ),
        .I2(sa_do[9]),
        .I3(p_1_in258_in),
        .I4(\read_data_bits[3][47]_i_2_n_0 ),
        .I5(\rangei_reg[3]_0 [2]),
        .O(\read_data_bits[2][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][0]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][0]_i_2_n_0 ),
        .I4(\read_data_bits[1][0]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [0]),
        .O(\read_data_bits[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][0]_i_2 
       (.I0(\rangei_reg[3]_0 [0]),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[0]),
        .I4(\mask_reg_n_0_[0] ),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][10]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][10]_i_2_n_0 ),
        .I4(\read_data_bits[1][10]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [10]),
        .O(\read_data_bits[3][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][10]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[10]),
        .I4(p_1_in255_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][11]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][11]_i_2_n_0 ),
        .I4(\read_data_bits[1][11]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [11]),
        .O(\read_data_bits[3][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][11]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[11]),
        .I4(p_1_in252_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][12]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][12]_i_2_n_0 ),
        .I4(\read_data_bits[1][12]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [12]),
        .O(\read_data_bits[3][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][12]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[12]),
        .I4(p_1_in249_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][13]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][13]_i_2_n_0 ),
        .I4(\read_data_bits[1][13]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [13]),
        .O(\read_data_bits[3][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][13]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[13]),
        .I4(p_1_in246_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][14]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][14]_i_2_n_0 ),
        .I4(\read_data_bits[1][14]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [14]),
        .O(\read_data_bits[3][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][14]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[14]),
        .I4(p_1_in243_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][15]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][15]_i_2_n_0 ),
        .I4(\read_data_bits[1][15]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [15]),
        .O(\read_data_bits[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][15]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[15]),
        .I4(p_1_in240_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][16]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][16]_i_2_n_0 ),
        .I4(\read_data_bits[1][16]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [16]),
        .O(\read_data_bits[3][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][16]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[16]),
        .I4(p_1_in237_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][17]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][17]_i_2_n_0 ),
        .I4(\read_data_bits[1][17]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [17]),
        .O(\read_data_bits[3][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][17]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[17]),
        .I4(p_1_in234_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][18]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][18]_i_2_n_0 ),
        .I4(\read_data_bits[1][18]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [18]),
        .O(\read_data_bits[3][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][18]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[18]),
        .I4(p_1_in231_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][19]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][19]_i_2_n_0 ),
        .I4(\read_data_bits[1][19]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [19]),
        .O(\read_data_bits[3][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][19]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[19]),
        .I4(p_1_in228_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][1]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][1]_i_2_n_0 ),
        .I4(\read_data_bits[1][1]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [1]),
        .O(\read_data_bits[3][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][1]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[1]),
        .I4(p_1_in282_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][20]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][20]_i_2_n_0 ),
        .I4(\read_data_bits[1][20]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [20]),
        .O(\read_data_bits[3][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][20]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[20]),
        .I4(p_1_in225_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][21]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][21]_i_2_n_0 ),
        .I4(\read_data_bits[1][21]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [21]),
        .O(\read_data_bits[3][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][21]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[21]),
        .I4(p_1_in222_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][22]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][22]_i_2_n_0 ),
        .I4(\read_data_bits[1][22]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [22]),
        .O(\read_data_bits[3][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][22]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[22]),
        .I4(p_1_in219_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][23]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][23]_i_2_n_0 ),
        .I4(\read_data_bits[1][23]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [23]),
        .O(\read_data_bits[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][23]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[23]),
        .I4(\mask_reg[47]_0 [2]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][24]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][24]_i_2_n_0 ),
        .I4(\read_data_bits[1][24]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [24]),
        .O(\read_data_bits[3][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][24]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[24]),
        .I4(\mask_reg[47]_0 [3]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][25]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][25]_i_2_n_0 ),
        .I4(\read_data_bits[1][25]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [25]),
        .O(\read_data_bits[3][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][25]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[25]),
        .I4(\mask_reg[47]_0 [4]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][26]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][26]_i_2_n_0 ),
        .I4(\read_data_bits[1][26]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [26]),
        .O(\read_data_bits[3][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][26]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[26]),
        .I4(\mask_reg[47]_0 [5]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][27]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][27]_i_2_n_0 ),
        .I4(\read_data_bits[1][27]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [27]),
        .O(\read_data_bits[3][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][27]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[27]),
        .I4(\mask_reg[47]_0 [6]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][28]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][28]_i_2_n_0 ),
        .I4(\read_data_bits[1][28]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [28]),
        .O(\read_data_bits[3][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][28]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[28]),
        .I4(\mask_reg[47]_0 [7]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][29]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][29]_i_2_n_0 ),
        .I4(\read_data_bits[1][29]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [29]),
        .O(\read_data_bits[3][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][29]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[29]),
        .I4(\mask_reg[47]_0 [8]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][2]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][2]_i_2_n_0 ),
        .I4(\read_data_bits[1][2]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [2]),
        .O(\read_data_bits[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][2]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[2]),
        .I4(\mask_reg[47]_0 [0]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][30]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][30]_i_2_n_0 ),
        .I4(\read_data_bits[1][30]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [30]),
        .O(\read_data_bits[3][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][30]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[30]),
        .I4(\mask_reg[47]_0 [9]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][31]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][31]_i_2_n_0 ),
        .I4(\read_data_bits[1][31]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [31]),
        .O(\read_data_bits[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][31]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[31]),
        .I4(\mask_reg[47]_0 [10]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][32]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][32]_i_2_n_0 ),
        .I4(\read_data_bits[1][32]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [32]),
        .O(\read_data_bits[3][32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][32]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[32]),
        .I4(\mask_reg[47]_0 [11]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][33]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][33]_i_2_n_0 ),
        .I4(\read_data_bits[1][33]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [33]),
        .O(\read_data_bits[3][33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][33]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[33]),
        .I4(\mask_reg[47]_0 [12]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][34]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][34]_i_2_n_0 ),
        .I4(\read_data_bits[1][34]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [34]),
        .O(\read_data_bits[3][34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][34]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[34]),
        .I4(\mask_reg[47]_0 [13]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][35]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][35]_i_2_n_0 ),
        .I4(\read_data_bits[1][35]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [35]),
        .O(\read_data_bits[3][35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][35]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[35]),
        .I4(\mask_reg[47]_0 [14]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][36]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][36]_i_2_n_0 ),
        .I4(\read_data_bits[1][36]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [36]),
        .O(\read_data_bits[3][36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][36]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[36]),
        .I4(\mask_reg[47]_0 [15]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][37]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][37]_i_2_n_0 ),
        .I4(\read_data_bits[1][37]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [37]),
        .O(\read_data_bits[3][37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][37]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[37]),
        .I4(\mask_reg[47]_0 [16]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][38]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][38]_i_2_n_0 ),
        .I4(\read_data_bits[1][38]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [38]),
        .O(\read_data_bits[3][38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][38]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[38]),
        .I4(\mask_reg[47]_0 [17]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][39]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][39]_i_2_n_0 ),
        .I4(\read_data_bits[1][39]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [39]),
        .O(\read_data_bits[3][39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][39]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[39]),
        .I4(\mask_reg[47]_0 [18]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][3]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][3]_i_2_n_0 ),
        .I4(\read_data_bits[1][3]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [3]),
        .O(\read_data_bits[3][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][3]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[3]),
        .I4(p_1_in276_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][40]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][40]_i_2_n_0 ),
        .I4(\read_data_bits[1][40]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [40]),
        .O(\read_data_bits[3][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][40]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[40]),
        .I4(\mask_reg[47]_0 [19]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][41]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][41]_i_2_n_0 ),
        .I4(\read_data_bits[1][41]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [41]),
        .O(\read_data_bits[3][41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][41]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[41]),
        .I4(\mask_reg[47]_0 [20]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][42]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][42]_i_2_n_0 ),
        .I4(\read_data_bits[1][42]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [42]),
        .O(\read_data_bits[3][42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][42]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[42]),
        .I4(\mask_reg[47]_0 [21]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][43]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][43]_i_2_n_0 ),
        .I4(\read_data_bits[1][43]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [43]),
        .O(\read_data_bits[3][43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][43]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[43]),
        .I4(\mask_reg[47]_0 [22]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][44]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][44]_i_2_n_0 ),
        .I4(\read_data_bits[1][44]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [44]),
        .O(\read_data_bits[3][44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][44]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[44]),
        .I4(\mask_reg[47]_0 [23]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][45]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][45]_i_2_n_0 ),
        .I4(\read_data_bits[1][45]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [45]),
        .O(\read_data_bits[3][45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][45]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[45]),
        .I4(\mask_reg[47]_0 [24]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][46]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][46]_i_2_n_0 ),
        .I4(\read_data_bits[1][46]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [46]),
        .O(\read_data_bits[3][46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][46]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[46]),
        .I4(\mask_reg[47]_0 [25]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][47]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][47]_i_3_n_0 ),
        .I4(\read_data_bits[1][47]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [47]),
        .O(\read_data_bits[3][47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h28888222)) 
    \read_data_bits[3][47]_i_2 
       (.I0(\read_data_bits_reg[3][47]_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\rangei_reg[1]_rep__0_0 ),
        .I3(\rangei_reg[3]_0 [2]),
        .I4(\FSM_sequential_state_reg[4]_i_29_0 [11]),
        .O(\read_data_bits[3][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][47]_i_3 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[47]),
        .I4(\mask_reg[47]_0 [26]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][4]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][4]_i_2_n_0 ),
        .I4(\read_data_bits[1][4]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [4]),
        .O(\read_data_bits[3][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][4]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[4]),
        .I4(\mask_reg[47]_0 [1]),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][5]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][5]_i_2_n_0 ),
        .I4(\read_data_bits[1][5]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [5]),
        .O(\read_data_bits[3][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][5]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[5]),
        .I4(p_1_in270_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][6]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][6]_i_2_n_0 ),
        .I4(\read_data_bits[1][6]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [6]),
        .O(\read_data_bits[3][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][6]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[6]),
        .I4(p_1_in267_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][7]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][7]_i_2_n_0 ),
        .I4(\read_data_bits[1][7]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [7]),
        .O(\read_data_bits[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][7]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[7]),
        .I4(p_1_in264_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][8]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][8]_i_2_n_0 ),
        .I4(\read_data_bits[1][8]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [8]),
        .O(\read_data_bits[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][8]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[8]),
        .I4(p_1_in261_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    \read_data_bits[3][9]_i_1 
       (.I0(\rram_addr[15]_i_6_n_0 ),
        .I1(\rangei_reg[3]_rep__1_n_0 ),
        .I2(\read_data_bits[3][47]_i_2_n_0 ),
        .I3(\read_data_bits[3][9]_i_2_n_0 ),
        .I4(\read_data_bits[1][9]_i_3_n_0 ),
        .I5(\read_data_bits[3]_23 [9]),
        .O(\read_data_bits[3][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    \read_data_bits[3][9]_i_2 
       (.I0(\rangei_reg[0]_rep__1_n_0 ),
        .I1(\rangei_reg[3]_0 [2]),
        .I2(\rangei_reg[1]_rep__1_n_0 ),
        .I3(sa_do[9]),
        .I4(p_1_in258_in),
        .I5(\rangei_reg[3]_rep__1_n_0 ),
        .O(\read_data_bits[3][9]_i_2_n_0 ));
  FDCE \read_data_bits_reg[0][0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][0]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [0]));
  FDCE \read_data_bits_reg[0][10] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][10]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [10]));
  FDCE \read_data_bits_reg[0][11] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][11]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [11]));
  FDCE \read_data_bits_reg[0][12] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][12]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [12]));
  FDCE \read_data_bits_reg[0][13] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][13]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [13]));
  FDCE \read_data_bits_reg[0][14] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][14]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [14]));
  FDCE \read_data_bits_reg[0][15] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][15]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [15]));
  FDCE \read_data_bits_reg[0][16] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][16]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [16]));
  FDCE \read_data_bits_reg[0][17] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][17]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [17]));
  FDCE \read_data_bits_reg[0][18] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][18]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [18]));
  FDCE \read_data_bits_reg[0][19] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][19]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [19]));
  FDCE \read_data_bits_reg[0][1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][1]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [1]));
  FDCE \read_data_bits_reg[0][20] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][20]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [20]));
  FDCE \read_data_bits_reg[0][21] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][21]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [21]));
  FDCE \read_data_bits_reg[0][22] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][22]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [22]));
  FDCE \read_data_bits_reg[0][23] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][23]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [23]));
  FDCE \read_data_bits_reg[0][24] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][24]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [24]));
  FDCE \read_data_bits_reg[0][25] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][25]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [25]));
  FDCE \read_data_bits_reg[0][26] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][26]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [26]));
  FDCE \read_data_bits_reg[0][27] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][27]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [27]));
  FDCE \read_data_bits_reg[0][28] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][28]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [28]));
  FDCE \read_data_bits_reg[0][29] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][29]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [29]));
  FDCE \read_data_bits_reg[0][2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][2]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [2]));
  FDCE \read_data_bits_reg[0][30] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][30]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [30]));
  FDCE \read_data_bits_reg[0][31] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][31]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [31]));
  FDCE \read_data_bits_reg[0][32] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][32]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [32]));
  FDCE \read_data_bits_reg[0][33] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][33]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [33]));
  FDCE \read_data_bits_reg[0][34] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][34]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [34]));
  FDCE \read_data_bits_reg[0][35] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][35]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [35]));
  FDCE \read_data_bits_reg[0][36] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][36]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [36]));
  FDCE \read_data_bits_reg[0][37] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][37]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [37]));
  FDCE \read_data_bits_reg[0][38] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][38]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [38]));
  FDCE \read_data_bits_reg[0][39] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][39]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [39]));
  FDCE \read_data_bits_reg[0][3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][3]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [3]));
  FDCE \read_data_bits_reg[0][40] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][40]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [40]));
  FDCE \read_data_bits_reg[0][41] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][41]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [41]));
  FDCE \read_data_bits_reg[0][42] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][42]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [42]));
  FDCE \read_data_bits_reg[0][43] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][43]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [43]));
  FDCE \read_data_bits_reg[0][44] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][44]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [44]));
  FDCE \read_data_bits_reg[0][45] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][45]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [45]));
  FDCE \read_data_bits_reg[0][46] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][46]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [46]));
  FDCE \read_data_bits_reg[0][47] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][47]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [47]));
  FDCE \read_data_bits_reg[0][4] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][4]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [4]));
  FDCE \read_data_bits_reg[0][5] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][5]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [5]));
  FDCE \read_data_bits_reg[0][6] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][6]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [6]));
  FDCE \read_data_bits_reg[0][7] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][7]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [7]));
  FDCE \read_data_bits_reg[0][8] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][8]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [8]));
  FDCE \read_data_bits_reg[0][9] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[0][9]_i_1_n_0 ),
        .Q(\read_data_bits[0]_20 [9]));
  FDCE \read_data_bits_reg[1][0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][0]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [0]));
  FDCE \read_data_bits_reg[1][10] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][10]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [10]));
  FDCE \read_data_bits_reg[1][11] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][11]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [11]));
  FDCE \read_data_bits_reg[1][12] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][12]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [12]));
  FDCE \read_data_bits_reg[1][13] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][13]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [13]));
  FDCE \read_data_bits_reg[1][14] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][14]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [14]));
  FDCE \read_data_bits_reg[1][15] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][15]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [15]));
  FDCE \read_data_bits_reg[1][16] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][16]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [16]));
  FDCE \read_data_bits_reg[1][17] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][17]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [17]));
  FDCE \read_data_bits_reg[1][18] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][18]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [18]));
  FDCE \read_data_bits_reg[1][19] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][19]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [19]));
  FDCE \read_data_bits_reg[1][1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][1]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [1]));
  FDCE \read_data_bits_reg[1][20] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][20]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [20]));
  FDCE \read_data_bits_reg[1][21] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][21]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [21]));
  FDCE \read_data_bits_reg[1][22] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][22]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [22]));
  FDCE \read_data_bits_reg[1][23] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][23]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [23]));
  FDCE \read_data_bits_reg[1][24] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][24]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [24]));
  FDCE \read_data_bits_reg[1][25] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][25]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [25]));
  FDCE \read_data_bits_reg[1][26] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][26]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [26]));
  FDCE \read_data_bits_reg[1][27] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][27]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [27]));
  FDCE \read_data_bits_reg[1][28] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][28]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [28]));
  FDCE \read_data_bits_reg[1][29] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][29]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [29]));
  FDCE \read_data_bits_reg[1][2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][2]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [2]));
  FDCE \read_data_bits_reg[1][30] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][30]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [30]));
  FDCE \read_data_bits_reg[1][31] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][31]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [31]));
  FDCE \read_data_bits_reg[1][32] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][32]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [32]));
  FDCE \read_data_bits_reg[1][33] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][33]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [33]));
  FDCE \read_data_bits_reg[1][34] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][34]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [34]));
  FDCE \read_data_bits_reg[1][35] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][35]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [35]));
  FDCE \read_data_bits_reg[1][36] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][36]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [36]));
  FDCE \read_data_bits_reg[1][37] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][37]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [37]));
  FDCE \read_data_bits_reg[1][38] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][38]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [38]));
  FDCE \read_data_bits_reg[1][39] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][39]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [39]));
  FDCE \read_data_bits_reg[1][3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][3]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [3]));
  FDCE \read_data_bits_reg[1][40] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][40]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [40]));
  FDCE \read_data_bits_reg[1][41] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][41]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [41]));
  FDCE \read_data_bits_reg[1][42] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][42]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [42]));
  FDCE \read_data_bits_reg[1][43] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][43]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [43]));
  FDCE \read_data_bits_reg[1][44] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][44]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [44]));
  FDCE \read_data_bits_reg[1][45] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][45]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [45]));
  FDCE \read_data_bits_reg[1][46] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][46]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [46]));
  FDCE \read_data_bits_reg[1][47] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][47]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [47]));
  FDCE \read_data_bits_reg[1][4] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][4]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [4]));
  FDCE \read_data_bits_reg[1][5] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][5]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [5]));
  FDCE \read_data_bits_reg[1][6] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][6]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [6]));
  FDCE \read_data_bits_reg[1][7] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][7]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [7]));
  FDCE \read_data_bits_reg[1][8] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][8]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [8]));
  FDCE \read_data_bits_reg[1][9] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[1][9]_i_1_n_0 ),
        .Q(\read_data_bits[1]_21 [9]));
  FDCE \read_data_bits_reg[2][0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][0]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [0]));
  FDCE \read_data_bits_reg[2][10] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][10]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [10]));
  FDCE \read_data_bits_reg[2][11] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][11]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [11]));
  FDCE \read_data_bits_reg[2][12] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][12]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [12]));
  FDCE \read_data_bits_reg[2][13] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][13]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [13]));
  FDCE \read_data_bits_reg[2][14] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][14]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [14]));
  FDCE \read_data_bits_reg[2][15] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][15]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [15]));
  FDCE \read_data_bits_reg[2][16] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][16]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [16]));
  FDCE \read_data_bits_reg[2][17] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][17]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [17]));
  FDCE \read_data_bits_reg[2][18] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][18]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [18]));
  FDCE \read_data_bits_reg[2][19] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][19]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [19]));
  FDCE \read_data_bits_reg[2][1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][1]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [1]));
  FDCE \read_data_bits_reg[2][20] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][20]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [20]));
  FDCE \read_data_bits_reg[2][21] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][21]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [21]));
  FDCE \read_data_bits_reg[2][22] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][22]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [22]));
  FDCE \read_data_bits_reg[2][23] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][23]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [23]));
  FDCE \read_data_bits_reg[2][24] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][24]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [24]));
  FDCE \read_data_bits_reg[2][25] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][25]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [25]));
  FDCE \read_data_bits_reg[2][26] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][26]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [26]));
  FDCE \read_data_bits_reg[2][27] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][27]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [27]));
  FDCE \read_data_bits_reg[2][28] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][28]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [28]));
  FDCE \read_data_bits_reg[2][29] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][29]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [29]));
  FDCE \read_data_bits_reg[2][2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][2]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [2]));
  FDCE \read_data_bits_reg[2][30] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][30]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [30]));
  FDCE \read_data_bits_reg[2][31] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][31]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [31]));
  FDCE \read_data_bits_reg[2][32] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][32]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [32]));
  FDCE \read_data_bits_reg[2][33] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][33]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [33]));
  FDCE \read_data_bits_reg[2][34] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][34]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [34]));
  FDCE \read_data_bits_reg[2][35] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][35]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [35]));
  FDCE \read_data_bits_reg[2][36] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][36]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [36]));
  FDCE \read_data_bits_reg[2][37] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][37]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [37]));
  FDCE \read_data_bits_reg[2][38] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][38]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [38]));
  FDCE \read_data_bits_reg[2][39] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][39]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [39]));
  FDCE \read_data_bits_reg[2][3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][3]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [3]));
  FDCE \read_data_bits_reg[2][40] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][40]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [40]));
  FDCE \read_data_bits_reg[2][41] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][41]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [41]));
  FDCE \read_data_bits_reg[2][42] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][42]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [42]));
  FDCE \read_data_bits_reg[2][43] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][43]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [43]));
  FDCE \read_data_bits_reg[2][44] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][44]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [44]));
  FDCE \read_data_bits_reg[2][45] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][45]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [45]));
  FDCE \read_data_bits_reg[2][46] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][46]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [46]));
  FDCE \read_data_bits_reg[2][47] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][47]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [47]));
  FDCE \read_data_bits_reg[2][4] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][4]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [4]));
  FDCE \read_data_bits_reg[2][5] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][5]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [5]));
  FDCE \read_data_bits_reg[2][6] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][6]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [6]));
  FDCE \read_data_bits_reg[2][7] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][7]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [7]));
  FDCE \read_data_bits_reg[2][8] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][8]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [8]));
  FDCE \read_data_bits_reg[2][9] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[2][9]_i_1_n_0 ),
        .Q(\read_data_bits[2]_22 [9]));
  FDCE \read_data_bits_reg[3][0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][0]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [0]));
  FDCE \read_data_bits_reg[3][10] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][10]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [10]));
  FDCE \read_data_bits_reg[3][11] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][11]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [11]));
  FDCE \read_data_bits_reg[3][12] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][12]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [12]));
  FDCE \read_data_bits_reg[3][13] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][13]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [13]));
  FDCE \read_data_bits_reg[3][14] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][14]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [14]));
  FDCE \read_data_bits_reg[3][15] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][15]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [15]));
  FDCE \read_data_bits_reg[3][16] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][16]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [16]));
  FDCE \read_data_bits_reg[3][17] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][17]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [17]));
  FDCE \read_data_bits_reg[3][18] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][18]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [18]));
  FDCE \read_data_bits_reg[3][19] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][19]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [19]));
  FDCE \read_data_bits_reg[3][1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][1]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [1]));
  FDCE \read_data_bits_reg[3][20] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][20]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [20]));
  FDCE \read_data_bits_reg[3][21] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][21]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [21]));
  FDCE \read_data_bits_reg[3][22] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][22]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [22]));
  FDCE \read_data_bits_reg[3][23] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][23]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [23]));
  FDCE \read_data_bits_reg[3][24] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][24]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [24]));
  FDCE \read_data_bits_reg[3][25] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][25]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [25]));
  FDCE \read_data_bits_reg[3][26] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][26]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [26]));
  FDCE \read_data_bits_reg[3][27] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][27]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [27]));
  FDCE \read_data_bits_reg[3][28] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][28]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [28]));
  FDCE \read_data_bits_reg[3][29] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][29]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [29]));
  FDCE \read_data_bits_reg[3][2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][2]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [2]));
  FDCE \read_data_bits_reg[3][30] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][30]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [30]));
  FDCE \read_data_bits_reg[3][31] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][31]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [31]));
  FDCE \read_data_bits_reg[3][32] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][32]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [32]));
  FDCE \read_data_bits_reg[3][33] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][33]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [33]));
  FDCE \read_data_bits_reg[3][34] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][34]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [34]));
  FDCE \read_data_bits_reg[3][35] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][35]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [35]));
  FDCE \read_data_bits_reg[3][36] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][36]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [36]));
  FDCE \read_data_bits_reg[3][37] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][37]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [37]));
  FDCE \read_data_bits_reg[3][38] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][38]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [38]));
  FDCE \read_data_bits_reg[3][39] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][39]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [39]));
  FDCE \read_data_bits_reg[3][3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][3]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [3]));
  FDCE \read_data_bits_reg[3][40] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][40]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [40]));
  FDCE \read_data_bits_reg[3][41] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][41]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [41]));
  FDCE \read_data_bits_reg[3][42] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][42]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [42]));
  FDCE \read_data_bits_reg[3][43] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][43]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [43]));
  FDCE \read_data_bits_reg[3][44] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][44]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [44]));
  FDCE \read_data_bits_reg[3][45] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][45]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [45]));
  FDCE \read_data_bits_reg[3][46] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][46]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [46]));
  FDCE \read_data_bits_reg[3][47] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][47]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [47]));
  FDCE \read_data_bits_reg[3][4] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][4]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [4]));
  FDCE \read_data_bits_reg[3][5] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][5]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [5]));
  FDCE \read_data_bits_reg[3][6] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][6]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [6]));
  FDCE \read_data_bits_reg[3][7] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][7]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [7]));
  FDCE \read_data_bits_reg[3][8] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][8]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [8]));
  FDCE \read_data_bits_reg[3][9] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\read_data_bits[3][9]_i_1_n_0 ),
        .Q(\read_data_bits[3]_23 [9]));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[0]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[0]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [0]),
        .O(\rram_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[10]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[10]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [10]),
        .O(\rram_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[11]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[11]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [11]),
        .O(\rram_addr[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[11]_i_3 
       (.I0(\rram_addr_reg[15]_0 [11]),
        .I1(\rram_addr_reg[15]_i_8_0 [39]),
        .O(\rram_addr[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[11]_i_4 
       (.I0(\rram_addr_reg[15]_0 [10]),
        .I1(\rram_addr_reg[15]_i_8_0 [38]),
        .O(\rram_addr[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[11]_i_5 
       (.I0(\rram_addr_reg[15]_0 [9]),
        .I1(\rram_addr_reg[15]_i_8_0 [37]),
        .O(\rram_addr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[11]_i_6 
       (.I0(\rram_addr_reg[15]_0 [8]),
        .I1(\rram_addr_reg[15]_i_8_0 [36]),
        .O(\rram_addr[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[12]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[12]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [12]),
        .O(\rram_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[13]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[13]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [13]),
        .O(\rram_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[14]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[14]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [14]),
        .O(\rram_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCCECECCCCCECC)) 
    \rram_addr[15]_i_1 
       (.I0(\rram_addr[15]_i_4_n_0 ),
        .I1(\rram_addr[15]_i_5_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(\rram_addr[15]_i_6_n_0 ),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(state),
        .O(\rram_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rram_addr[15]_i_10 
       (.I0(\rram_addr[15]_i_27_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\rangei_reg[0]_0 ),
        .I4(halfclk),
        .I5(\FSM_sequential_state_reg[4]_2 [0]),
        .O(\rram_addr[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rram_addr[15]_i_11 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .O(\FSM_sequential_state_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rram_addr[15]_i_12 
       (.I0(\FSM_sequential_state_reg[4]_2 [0]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .O(\rram_addr[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_17 
       (.I0(in97[11]),
        .I1(\rram_addr_reg[15]_i_8_0 [27]),
        .I2(in97[10]),
        .I3(\rram_addr_reg[15]_i_8_0 [26]),
        .O(\addr_bits_reg[27]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_18 
       (.I0(in97[9]),
        .I1(\rram_addr_reg[15]_i_8_0 [25]),
        .I2(in97[8]),
        .I3(\rram_addr_reg[15]_i_8_0 [24]),
        .O(\addr_bits_reg[27]_0 [0]));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[15]_i_2 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[15]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [15]),
        .O(\rram_addr[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[15]_i_24 
       (.I0(\rram_addr_reg[15]_0 [14]),
        .I1(\rram_addr_reg[15]_i_8_0 [42]),
        .O(\rram_addr[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[15]_i_25 
       (.I0(\rram_addr_reg[15]_0 [13]),
        .I1(\rram_addr_reg[15]_i_8_0 [41]),
        .O(\rram_addr[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[15]_i_26 
       (.I0(\rram_addr_reg[15]_0 [12]),
        .I1(\rram_addr_reg[15]_i_8_0 [40]),
        .O(\rram_addr[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rram_addr[15]_i_27 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(state),
        .O(\rram_addr[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rram_addr[15]_i_30 
       (.I0(\FSM_sequential_state_reg[4]_0 [18]),
        .I1(\rram_addr_reg[15]_i_13_0 ),
        .I2(\rram_addr_reg[15]_i_13_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [17]),
        .O(\rram_addr[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rram_addr[15]_i_31 
       (.I0(\FSM_sequential_state_reg[4]_0 [22]),
        .I1(\FSM_sequential_state_reg[4]_0 [21]),
        .O(\rram_addr[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_34 
       (.I0(in97[7]),
        .I1(\rram_addr_reg[15]_i_8_0 [23]),
        .I2(in97[6]),
        .I3(\rram_addr_reg[15]_i_8_0 [22]),
        .O(\rram_addr[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_35 
       (.I0(in97[5]),
        .I1(\rram_addr_reg[15]_i_8_0 [21]),
        .I2(in97[4]),
        .I3(\rram_addr_reg[15]_i_8_0 [20]),
        .O(\rram_addr[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_36 
       (.I0(in97[3]),
        .I1(\rram_addr_reg[15]_i_8_0 [19]),
        .I2(in97[2]),
        .I3(\rram_addr_reg[15]_i_8_0 [18]),
        .O(\rram_addr[15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_37 
       (.I0(in97[1]),
        .I1(\rram_addr_reg[15]_i_8_0 [17]),
        .I2(in97[0]),
        .I3(\rram_addr_reg[15]_i_8_0 [16]),
        .O(\rram_addr[15]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    \rram_addr[15]_i_4 
       (.I0(\success_counter[0]_i_4_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(state),
        .I4(\rram_addr[15]_i_6_n_0 ),
        .O(\rram_addr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \rram_addr[15]_i_42 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\rram_addr_reg[15]_i_28_2 ),
        .I2(\FSM_sequential_state_reg[4]_0 [15]),
        .I3(\rram_addr_reg[15]_i_28_3 ),
        .O(\rram_addr[15]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \rram_addr[15]_i_43 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\rram_addr_reg[15]_i_28_0 ),
        .I2(\FSM_sequential_state_reg[4]_0 [13]),
        .I3(\rram_addr_reg[15]_i_28_1 ),
        .O(\rram_addr[15]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rram_addr[15]_i_44 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\rram_addr[15]_i_48_0 ),
        .I2(\rram_addr_reg[15]_i_28_4 ),
        .I3(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\rram_addr[15]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \rram_addr[15]_i_46 
       (.I0(\FSM_sequential_state_reg[4]_0 [16]),
        .I1(\rram_addr_reg[15]_i_28_2 ),
        .I2(\rram_addr_reg[15]_i_28_3 ),
        .I3(\FSM_sequential_state_reg[4]_0 [15]),
        .O(\rram_addr[15]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \rram_addr[15]_i_47 
       (.I0(\FSM_sequential_state_reg[4]_0 [14]),
        .I1(\rram_addr_reg[15]_i_28_0 ),
        .I2(\rram_addr_reg[15]_i_28_1 ),
        .I3(\FSM_sequential_state_reg[4]_0 [13]),
        .O(\rram_addr[15]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAAA808)) 
    \rram_addr[15]_i_48 
       (.I0(\rram_addr[15]_i_63_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [25]),
        .I2(is_first_try_reg_1),
        .I3(\FSM_sequential_state_reg[4]_i_29_0 [39]),
        .I4(\rram_addr_reg[15]_i_28_5 ),
        .I5(\FSM_sequential_state_reg[4]_0 [11]),
        .O(\rram_addr[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \rram_addr[15]_i_5 
       (.I0(\rram_addr[15]_i_10_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_0 ),
        .I2(\rram_addr[15]_i_12_n_0 ),
        .I3(\attempts_counter_reg[7]_0 ),
        .I4(CO),
        .I5(\FSM_sequential_state_reg[4]_0 [31]),
        .O(\rram_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rram_addr[15]_i_6 
       (.I0(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .O(\rram_addr[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rram_addr[15]_i_63 
       (.I0(\FSM_sequential_state_reg[4]_0 [12]),
        .I1(\rram_addr[15]_i_48_0 ),
        .O(\rram_addr[15]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rram_addr[15]_i_9 
       (.I0(\FSM_sequential_state_reg[4]_2 [2]),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(state),
        .O(\rram_addr[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[1]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[1]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [1]),
        .O(\rram_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[2]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[2]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [2]),
        .O(\rram_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[3]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[3]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [3]),
        .O(\rram_addr[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[3]_i_3 
       (.I0(\rram_addr_reg[15]_0 [3]),
        .I1(\rram_addr_reg[15]_i_8_0 [31]),
        .O(\rram_addr[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[3]_i_4 
       (.I0(\rram_addr_reg[15]_0 [2]),
        .I1(\rram_addr_reg[15]_i_8_0 [30]),
        .O(\rram_addr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[3]_i_5 
       (.I0(\rram_addr_reg[15]_0 [1]),
        .I1(\rram_addr_reg[15]_i_8_0 [29]),
        .O(\rram_addr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[3]_i_6 
       (.I0(\rram_addr_reg[15]_0 [0]),
        .I1(\rram_addr_reg[15]_i_8_0 [28]),
        .O(\rram_addr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[4]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[4]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [4]),
        .O(\rram_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[5]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[5]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [5]),
        .O(\rram_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[6]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[6]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [6]),
        .O(\rram_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[7]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[7]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [7]),
        .O(\rram_addr[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[7]_i_3 
       (.I0(\rram_addr_reg[15]_0 [7]),
        .I1(\rram_addr_reg[15]_i_8_0 [35]),
        .O(\rram_addr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[7]_i_4 
       (.I0(\rram_addr_reg[15]_0 [6]),
        .I1(\rram_addr_reg[15]_i_8_0 [34]),
        .O(\rram_addr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[7]_i_5 
       (.I0(\rram_addr_reg[15]_0 [5]),
        .I1(\rram_addr_reg[15]_i_8_0 [33]),
        .O(\rram_addr[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[7]_i_6 
       (.I0(\rram_addr_reg[15]_0 [4]),
        .I1(\rram_addr_reg[15]_i_8_0 [32]),
        .O(\rram_addr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[8]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[8]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [8]),
        .O(\rram_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFBF4F004000)) 
    \rram_addr[9]_i_1 
       (.I0(\rram_addr_reg[0]_1 ),
        .I1(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [3]),
        .I3(in97[9]),
        .I4(\rram_addr[15]_i_9_n_0 ),
        .I5(\rram_addr_reg[15]_i_8_0 [9]),
        .O(\rram_addr[9]_i_1_n_0 ));
  FDCE \rram_addr_reg[0] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[0]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [0]));
  FDCE \rram_addr_reg[10] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[10]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [10]));
  FDCE \rram_addr_reg[11] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[11]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rram_addr_reg[11]_i_2 
       (.CI(\rram_addr_reg[7]_i_2_n_0 ),
        .CO({\rram_addr_reg[11]_i_2_n_0 ,\rram_addr_reg[11]_i_2_n_1 ,\rram_addr_reg[11]_i_2_n_2 ,\rram_addr_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\rram_addr_reg[15]_0 [11:8]),
        .O(in97[11:8]),
        .S({\rram_addr[11]_i_3_n_0 ,\rram_addr[11]_i_4_n_0 ,\rram_addr[11]_i_5_n_0 ,\rram_addr[11]_i_6_n_0 }));
  FDCE \rram_addr_reg[12] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[12]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [12]));
  FDCE \rram_addr_reg[13] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[13]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [13]));
  FDCE \rram_addr_reg[14] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[14]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [14]));
  FDCE \rram_addr_reg[15] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[15]_i_2_n_0 ),
        .Q(\rram_addr_reg[15]_0 [15]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rram_addr_reg[15]_i_13 
       (.CI(\rram_addr_reg[15]_i_28_n_0 ),
        .CO({\NLW_rram_addr_reg[15]_i_13_CO_UNCONNECTED [3],CO,\rram_addr_reg[15]_i_13_n_2 ,\rram_addr_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\FSM_sequential_state[3]_i_6 ,\rram_addr[15]_i_30_n_0 }),
        .O(\NLW_rram_addr_reg[15]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,\rram_addr[15]_i_31_n_0 ,\FSM_sequential_state[3]_i_6_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rram_addr_reg[15]_i_14 
       (.CI(1'b0),
        .CO({\addr_bits_reg[23] ,\rram_addr_reg[15]_i_14_n_1 ,\rram_addr_reg[15]_i_14_n_2 ,\rram_addr_reg[15]_i_14_n_3 }),
        .CYINIT(1'b1),
        .DI({\rram_addr[15]_i_34_n_0 ,\rram_addr[15]_i_35_n_0 ,\rram_addr[15]_i_36_n_0 ,\rram_addr[15]_i_37_n_0 }),
        .O(\NLW_rram_addr_reg[15]_i_14_O_UNCONNECTED [3:0]),
        .S(\rram_addr_reg[15]_i_7 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rram_addr_reg[15]_i_28 
       (.CI(1'b0),
        .CO({\rram_addr_reg[15]_i_28_n_0 ,\rram_addr_reg[15]_i_28_n_1 ,\rram_addr_reg[15]_i_28_n_2 ,\rram_addr_reg[15]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\rram_addr[15]_i_42_n_0 ,\rram_addr[15]_i_43_n_0 ,\rram_addr[15]_i_44_n_0 ,\rram_addr_reg[15]_i_13_2 }),
        .O(\NLW_rram_addr_reg[15]_i_28_O_UNCONNECTED [3:0]),
        .S({\rram_addr[15]_i_46_n_0 ,\rram_addr[15]_i_47_n_0 ,\rram_addr[15]_i_48_n_0 ,\rram_addr_reg[15]_i_13_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rram_addr_reg[15]_i_8 
       (.CI(\rram_addr_reg[11]_i_2_n_0 ),
        .CO({\NLW_rram_addr_reg[15]_i_8_CO_UNCONNECTED [3],\rram_addr_reg[15]_i_8_n_1 ,\rram_addr_reg[15]_i_8_n_2 ,\rram_addr_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\rram_addr_reg[15]_0 [14:12]}),
        .O(in97[15:12]),
        .S({\rram_addr_reg[15]_1 ,\rram_addr[15]_i_24_n_0 ,\rram_addr[15]_i_25_n_0 ,\rram_addr[15]_i_26_n_0 }));
  FDCE \rram_addr_reg[1] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[1]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [1]));
  FDCE \rram_addr_reg[2] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[2]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [2]));
  FDCE \rram_addr_reg[3] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[3]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rram_addr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rram_addr_reg[3]_i_2_n_0 ,\rram_addr_reg[3]_i_2_n_1 ,\rram_addr_reg[3]_i_2_n_2 ,\rram_addr_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\rram_addr_reg[15]_0 [3:0]),
        .O(in97[3:0]),
        .S({\rram_addr[3]_i_3_n_0 ,\rram_addr[3]_i_4_n_0 ,\rram_addr[3]_i_5_n_0 ,\rram_addr[3]_i_6_n_0 }));
  FDCE \rram_addr_reg[4] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[4]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [4]));
  FDCE \rram_addr_reg[5] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[5]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [5]));
  FDCE \rram_addr_reg[6] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[6]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [6]));
  FDCE \rram_addr_reg[7] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[7]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rram_addr_reg[7]_i_2 
       (.CI(\rram_addr_reg[3]_i_2_n_0 ),
        .CO({\rram_addr_reg[7]_i_2_n_0 ,\rram_addr_reg[7]_i_2_n_1 ,\rram_addr_reg[7]_i_2_n_2 ,\rram_addr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\rram_addr_reg[15]_0 [7:4]),
        .O(in97[7:4]),
        .S({\rram_addr[7]_i_3_n_0 ,\rram_addr[7]_i_4_n_0 ,\rram_addr[7]_i_5_n_0 ,\rram_addr[7]_i_6_n_0 }));
  FDCE \rram_addr_reg[8] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[8]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [8]));
  FDCE \rram_addr_reg[9] 
       (.C(mclk),
        .CE(\rram_addr[15]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\rram_addr[9]_i_1_n_0 ),
        .Q(\rram_addr_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rram_busy_INST_0
       (.I0(state),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\FSM_sequential_state_reg[4]_2 [1]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .O(rram_busy));
  LUT6 #(
    .INIT(64'h2230FFFF22300000)) 
    set_rst_loop_i_1
       (.I0(set_rst_loop_reg_0),
        .I1(\FSM_sequential_state_reg[4]_2 [3]),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I3(\FSM_sequential_state_reg[2]_rep__0_n_0 ),
        .I4(\bsl_loop[4]_i_3_n_0 ),
        .I5(set_rst_loop),
        .O(set_rst_loop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    set_rst_loop_i_2
       (.I0(set_rst_loop),
        .I1(\FSM_sequential_state_reg[4]_i_29_0 [40]),
        .I2(set_rst_loop_i_3_n_0),
        .O(set_rst_loop_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    set_rst_loop_i_3
       (.I0(\FSM_sequential_state_reg[4]_0 [31]),
        .I1(set_rst_loop_i_4_n_0),
        .I2(\FSM_sequential_state_reg[4]_0 [26]),
        .I3(\FSM_sequential_state_reg[4]_0 [25]),
        .I4(\FSM_sequential_state_reg[4]_0 [30]),
        .I5(\FSM_sequential_state_reg[4]_0 [28]),
        .O(set_rst_loop_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    set_rst_loop_i_4
       (.I0(\FSM_sequential_state_reg[4]_0 [24]),
        .I1(\FSM_sequential_state_reg[4]_0 [23]),
        .I2(\FSM_sequential_state_reg[4]_0 [29]),
        .I3(\FSM_sequential_state_reg[4]_0 [27]),
        .O(set_rst_loop_i_4_n_0));
  FDCE set_rst_loop_reg
       (.C(mclk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(set_rst_loop_i_1_n_0),
        .Q(set_rst_loop));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \success_counter[0]_i_1 
       (.I0(\success_counter[0]_i_3_n_0 ),
        .I1(\success_counter[0]_i_4_n_0 ),
        .I2(\FSM_sequential_state_reg[4]_2 [0]),
        .I3(state),
        .I4(\FSM_sequential_state_reg[4]_2 [3]),
        .I5(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\success_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7FFFF7FF77FF7)) 
    \success_counter[0]_i_11 
       (.I0(set_rst_loop_i_3_n_0),
        .I1(\success_counter[0]_i_4_0 ),
        .I2(\FSM_sequential_state_reg[4]_i_29_0 [10]),
        .I3(\rangei_reg[2]_rep__0_0 ),
        .I4(\rangei_reg[3]_0 [1]),
        .I5(\FSM_sequential_state_reg[4]_i_29_0 [9]),
        .O(\success_counter[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \success_counter[0]_i_3 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\failure_counter_reg[0]_1 ),
        .O(\success_counter[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \success_counter[0]_i_4 
       (.I0(\mask[47]_i_4_n_0 ),
        .I1(\FSM_sequential_state_reg[4]_2 [2]),
        .I2(\success_counter[0]_i_11_n_0 ),
        .O(\success_counter[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[0]_i_5 
       (.I0(\failure_counter_reg[13]_0 [0]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[0]_i_6 
       (.I0(\failure_counter_reg[13]_0 [3]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[0]_i_7 
       (.I0(\failure_counter_reg[13]_0 [2]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[0]_i_8 
       (.I0(\failure_counter_reg[13]_0 [1]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \success_counter[0]_i_9 
       (.I0(\failure_counter_reg[13]_0 [0]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[12]_i_2 
       (.I0(diag_bits[15]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[12]_i_3 
       (.I0(diag_bits[14]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[12]_i_4 
       (.I0(diag_bits[13]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[12]_i_5 
       (.I0(\failure_counter_reg[13]_0 [9]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[4]_i_2 
       (.I0(\failure_counter_reg[13]_0 [6]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[4]_i_3 
       (.I0(\failure_counter_reg[13]_0 [5]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[4]_i_4 
       (.I0(\failure_counter_reg[13]_0 [4]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[4]_i_5 
       (.I0(diag_bits[4]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[8]_i_2 
       (.I0(diag_bits[11]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[8]_i_3 
       (.I0(diag_bits[10]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[8]_i_4 
       (.I0(\failure_counter_reg[13]_0 [8]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \success_counter[8]_i_5 
       (.I0(\failure_counter_reg[13]_0 [7]),
        .I1(\success_counter[0]_i_3_n_0 ),
        .O(\success_counter[8]_i_5_n_0 ));
  FDCE \success_counter_reg[0] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[0]_i_2_n_7 ),
        .Q(\failure_counter_reg[13]_0 [0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \success_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\success_counter_reg[0]_i_2_n_0 ,\success_counter_reg[0]_i_2_n_1 ,\success_counter_reg[0]_i_2_n_2 ,\success_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\success_counter[0]_i_5_n_0 }),
        .O({\success_counter_reg[0]_i_2_n_4 ,\success_counter_reg[0]_i_2_n_5 ,\success_counter_reg[0]_i_2_n_6 ,\success_counter_reg[0]_i_2_n_7 }),
        .S({\success_counter[0]_i_6_n_0 ,\success_counter[0]_i_7_n_0 ,\success_counter[0]_i_8_n_0 ,\success_counter[0]_i_9_n_0 }));
  FDCE \success_counter_reg[10] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[8]_i_1_n_5 ),
        .Q(diag_bits[10]));
  FDCE \success_counter_reg[11] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[8]_i_1_n_4 ),
        .Q(diag_bits[11]));
  FDCE \success_counter_reg[12] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[12]_i_1_n_7 ),
        .Q(\failure_counter_reg[13]_0 [9]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \success_counter_reg[12]_i_1 
       (.CI(\success_counter_reg[8]_i_1_n_0 ),
        .CO({\NLW_success_counter_reg[12]_i_1_CO_UNCONNECTED [3],\success_counter_reg[12]_i_1_n_1 ,\success_counter_reg[12]_i_1_n_2 ,\success_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\success_counter_reg[12]_i_1_n_4 ,\success_counter_reg[12]_i_1_n_5 ,\success_counter_reg[12]_i_1_n_6 ,\success_counter_reg[12]_i_1_n_7 }),
        .S({\success_counter[12]_i_2_n_0 ,\success_counter[12]_i_3_n_0 ,\success_counter[12]_i_4_n_0 ,\success_counter[12]_i_5_n_0 }));
  FDCE \success_counter_reg[13] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[12]_i_1_n_6 ),
        .Q(diag_bits[13]));
  FDCE \success_counter_reg[14] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[12]_i_1_n_5 ),
        .Q(diag_bits[14]));
  FDCE \success_counter_reg[15] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[12]_i_1_n_4 ),
        .Q(diag_bits[15]));
  FDCE \success_counter_reg[1] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[0]_i_2_n_6 ),
        .Q(\failure_counter_reg[13]_0 [1]));
  FDCE \success_counter_reg[2] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[0]_i_2_n_5 ),
        .Q(\failure_counter_reg[13]_0 [2]));
  FDCE \success_counter_reg[3] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[0]_i_2_n_4 ),
        .Q(\failure_counter_reg[13]_0 [3]));
  FDCE \success_counter_reg[4] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[4]_i_1_n_7 ),
        .Q(diag_bits[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \success_counter_reg[4]_i_1 
       (.CI(\success_counter_reg[0]_i_2_n_0 ),
        .CO({\success_counter_reg[4]_i_1_n_0 ,\success_counter_reg[4]_i_1_n_1 ,\success_counter_reg[4]_i_1_n_2 ,\success_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\success_counter_reg[4]_i_1_n_4 ,\success_counter_reg[4]_i_1_n_5 ,\success_counter_reg[4]_i_1_n_6 ,\success_counter_reg[4]_i_1_n_7 }),
        .S({\success_counter[4]_i_2_n_0 ,\success_counter[4]_i_3_n_0 ,\success_counter[4]_i_4_n_0 ,\success_counter[4]_i_5_n_0 }));
  FDCE \success_counter_reg[5] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[4]_i_1_n_6 ),
        .Q(\failure_counter_reg[13]_0 [4]));
  FDCE \success_counter_reg[6] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[4]_i_1_n_5 ),
        .Q(\failure_counter_reg[13]_0 [5]));
  FDCE \success_counter_reg[7] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[4]_i_1_n_4 ),
        .Q(\failure_counter_reg[13]_0 [6]));
  FDCE \success_counter_reg[8] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[8]_i_1_n_7 ),
        .Q(\failure_counter_reg[13]_0 [7]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \success_counter_reg[8]_i_1 
       (.CI(\success_counter_reg[4]_i_1_n_0 ),
        .CO({\success_counter_reg[8]_i_1_n_0 ,\success_counter_reg[8]_i_1_n_1 ,\success_counter_reg[8]_i_1_n_2 ,\success_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\success_counter_reg[8]_i_1_n_4 ,\success_counter_reg[8]_i_1_n_5 ,\success_counter_reg[8]_i_1_n_6 ,\success_counter_reg[8]_i_1_n_7 }),
        .S({\success_counter[8]_i_2_n_0 ,\success_counter[8]_i_3_n_0 ,\success_counter[8]_i_4_n_0 ,\success_counter[8]_i_5_n_0 }));
  FDCE \success_counter_reg[9] 
       (.C(mclk),
        .CE(\success_counter[0]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\success_counter_reg[8]_i_1_n_6 ),
        .Q(\failure_counter_reg[13]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wl_loop[0]_i_11 
       (.I0(Q[0]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[0]),
        .I3(\wl_loop_reg[4]_1 ),
        .I4(\wl_loop[0]_i_4 ),
        .O(\wl_loop_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \wl_loop[0]_i_13 
       (.I0(next_wl_loop0[0]),
        .I1(\wl_loop[0]_i_4_0 ),
        .I2(\wl_loop[0]_i_4_1 ),
        .I3(\wl_loop[7]_i_45_n_0 ),
        .I4(\pw_loop_reg[2]_2 ),
        .I5(Q[0]),
        .O(\wl_loop_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \wl_loop[0]_i_17 
       (.I0(\wl_loop[0]_i_26_n_0 ),
        .I1(\wl_loop_reg[5]_0 ),
        .I2(\wl_loop[0]_i_6_0 ),
        .I3(next_wl_loop0[0]),
        .I4(\bsl_loop[4]_i_81_0 ),
        .I5(\wl_loop[0]_i_4 ),
        .O(\wl_loop[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \wl_loop[0]_i_2 
       (.I0(wl_dac_set_lvl_start[0]),
        .I1(set_rst_loop_reg_0),
        .I2(wl_dac_rst_lvl_start[0]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_10 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[0]_i_23 
       (.I0(Q[5]),
        .I1(next_wl_loop0[5]),
        .I2(Q[4]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_wl_loop0[4]),
        .O(\wl_loop_reg[5]_4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[0]_i_24 
       (.I0(Q[7]),
        .I1(next_wl_loop0[7]),
        .I2(Q[6]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_wl_loop0[6]),
        .O(\wl_loop_reg[7]_3 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[0]_i_25 
       (.I0(Q[2]),
        .I1(next_wl_loop0[2]),
        .I2(Q[3]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_wl_loop0[3]),
        .O(\wl_loop_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[0]_i_26 
       (.I0(Q[0]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(next_wl_loop0[0]),
        .O(\wl_loop[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wl_loop[0]_i_6 
       (.I0(\mask_reg[18]_0 ),
        .I1(\wl_loop_reg[0]_2 ),
        .I2(\wl_loop[0]_i_17_n_0 ),
        .O(\wl_loop[0]_i_17_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \wl_loop[1]_i_10 
       (.I0(next_wl_loop0[1]),
        .I1(\wl_loop[0]_i_4_0 ),
        .I2(\wl_loop[0]_i_4_1 ),
        .I3(\wl_loop[7]_i_45_n_0 ),
        .I4(\pw_loop_reg[2]_2 ),
        .I5(Q[1]),
        .O(\wl_loop_reg[1]_2 ));
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[1]_i_13 
       (.I0(Q[1]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(next_wl_loop0[1]),
        .O(\wl_loop_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hCCC000C088888888)) 
    \wl_loop[1]_i_20 
       (.I0(\wl_loop[1]_i_8 ),
        .I1(\bsl_loop_reg[0]_9 ),
        .I2(next_wl_loop0[1]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[1]),
        .I5(\wl_loop_reg[4]_1 ),
        .O(\wl_loop_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCCC000C088888888)) 
    \wl_loop[2]_i_18 
       (.I0(\wl_loop[2]_i_3 ),
        .I1(\bsl_loop_reg[0]_9 ),
        .I2(next_wl_loop0[2]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[2]),
        .I5(\wl_loop_reg[4]_1 ),
        .O(\wl_loop_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \wl_loop[2]_i_19 
       (.I0(next_wl_loop0[2]),
        .I1(\wl_loop[0]_i_4_0 ),
        .I2(\wl_loop[0]_i_4_1 ),
        .I3(\wl_loop[7]_i_45_n_0 ),
        .I4(\pw_loop_reg[2]_2 ),
        .I5(Q[2]),
        .O(\wl_loop[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \wl_loop[2]_i_20 
       (.I0(\wl_loop_reg[7]_2 ),
        .I1(next_wl_loop0[4]),
        .I2(\prdata_sr_reg[152]_i_16_0 ),
        .I3(Q[4]),
        .I4(\wl_loop_reg[1]_2 ),
        .I5(\wl_loop_reg[5]_3 ),
        .O(\wl_loop[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F7F4F404040)) 
    \wl_loop[2]_i_7 
       (.I0(\wl_loop[7]_i_39_n_0 ),
        .I1(\wl_loop_reg[5]_0 ),
        .I2(\wl_loop[0]_i_6_0 ),
        .I3(next_wl_loop0[2]),
        .I4(\bsl_loop[4]_i_81_0 ),
        .I5(\wl_loop[2]_i_3 ),
        .O(\wl_loop_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEE44444444)) 
    \wl_loop[2]_i_9 
       (.I0(attempts_counter_incr_en114_in),
        .I1(\wl_loop[2]_i_19_n_0 ),
        .I2(\wl_loop_reg[3]_0 ),
        .I3(\prdata_sr[152]_i_14_n_0 ),
        .I4(\wl_loop[2]_i_20_n_0 ),
        .I5(\wl_loop[2]_i_3 ),
        .O(\wl_loop_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_13 
       (.I0(next_wl_loop0[3]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(Q[3]),
        .O(\wl_loop_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCCC000C088888888)) 
    \wl_loop[3]_i_21 
       (.I0(\wl_loop[3]_i_12 ),
        .I1(\bsl_loop_reg[0]_9 ),
        .I2(next_wl_loop0[3]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[3]),
        .I5(\wl_loop_reg[4]_1 ),
        .O(\wl_loop_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[3]_i_30 
       (.I0(Q[3]),
        .I1(wl_dac_rst_lvl_step[3]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[3]_i_18_0 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[3]_i_18_1 ),
        .O(\wl_loop[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[3]_i_31 
       (.I0(Q[2]),
        .I1(wl_dac_rst_lvl_step[2]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[3]_i_18_2 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[3]_i_18_3 ),
        .O(\wl_loop[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[3]_i_32 
       (.I0(Q[1]),
        .I1(wl_dac_rst_lvl_step[1]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[3]_i_18_4 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[3]_i_18_5 ),
        .O(\wl_loop[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[3]_i_33 
       (.I0(Q[0]),
        .I1(wl_dac_rst_lvl_step[0]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[3]_i_18_6 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[3]_i_18_7 ),
        .O(\wl_loop[3]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[3]_i_9 
       (.I0(Q[3]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(next_wl_loop0[3]),
        .O(\wl_loop_reg[3]_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wl_loop[4]_i_11 
       (.I0(Q[4]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[4]),
        .I3(\wl_loop_reg[4]_1 ),
        .I4(\wl_loop[4]_i_6 ),
        .O(\wl_loop_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[4]_i_13 
       (.I0(next_wl_loop0[4]),
        .I1(\prdata_sr_reg[152]_i_16_0 ),
        .I2(Q[4]),
        .O(\wl_loop_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wl_loop[4]_i_15 
       (.I0(Q[4]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(next_wl_loop0[4]),
        .I3(\wl_loop_reg[5]_0 ),
        .I4(\wl_loop[4]_i_6 ),
        .O(\wl_loop_reg[4]_3 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \wl_loop[4]_i_2 
       (.I0(wl_dac_set_lvl_start[1]),
        .I1(set_rst_loop_reg_0),
        .I2(wl_dac_rst_lvl_start[1]),
        .I3(\mask_reg[18]_0 ),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .O(\FSM_sequential_state_reg[2]_rep_9 ));
  LUT6 #(
    .INIT(64'h5455555555555555)) 
    \wl_loop[4]_i_20 
       (.I0(attempts_counter_incr_en120_in),
        .I1(\wl_loop[4]_i_31_n_0 ),
        .I2(\wl_loop[4]_i_32_n_0 ),
        .I3(\wl_loop[4]_i_33_n_0 ),
        .I4(\wl_loop[4]_i_34_n_0 ),
        .I5(\wl_loop[4]_i_35_n_0 ),
        .O(\wl_loop_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFD5FFFF)) 
    \wl_loop[4]_i_31 
       (.I0(\wl_loop[4]_i_46_n_0 ),
        .I1(Q[4]),
        .I2(\wl_loop_reg[3]_1 ),
        .I3(next_wl_loop0[4]),
        .I4(\wl_loop[4]_i_47_n_0 ),
        .I5(\wl_loop[4]_i_48_n_0 ),
        .O(\wl_loop[4]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[4]_i_32 
       (.I0(Q[0]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[0]),
        .O(\wl_loop[4]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[4]_i_33 
       (.I0(Q[1]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[1]),
        .O(\wl_loop[4]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[4]_i_34 
       (.I0(Q[3]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[3]),
        .O(\wl_loop[4]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[4]_i_35 
       (.I0(Q[2]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[2]),
        .O(\wl_loop[4]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[4]_i_36 
       (.I0(\pw_loop_reg[7]_0 [0]),
        .I1(next_pw_loop0[0]),
        .I2(\pw_loop_reg[7]_0 [3]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_pw_loop0[3]),
        .O(\pw_loop_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[4]_i_37 
       (.I0(\pw_loop_reg[7]_0 [1]),
        .I1(next_pw_loop0[1]),
        .I2(\pw_loop_reg[7]_0 [4]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_pw_loop0[4]),
        .O(\pw_loop_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \wl_loop[4]_i_38 
       (.I0(\wl_loop[4]_i_47_n_0 ),
        .I1(\wl_loop[4]_i_42_0 ),
        .I2(next_wl_loop0[6]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[6]),
        .I5(\prdata_sr[152]_i_23_0 ),
        .O(\wl_loop[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \wl_loop[4]_i_39 
       (.I0(\wl_loop[4]_i_46_n_0 ),
        .I1(\prdata_sr_reg[152]_i_16_1 ),
        .I2(next_wl_loop0[4]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[4]),
        .I5(\prdata_sr_reg[152]_i_16_2 ),
        .O(\wl_loop[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \wl_loop[4]_i_40 
       (.I0(\wl_loop[4]_i_34_n_0 ),
        .I1(\prdata_sr_reg[152]_i_16_3 ),
        .I2(next_wl_loop0[2]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[2]),
        .I5(\prdata_sr_reg[152]_i_16_4 ),
        .O(\wl_loop[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \wl_loop[4]_i_41 
       (.I0(\wl_loop[4]_i_33_n_0 ),
        .I1(\wl_loop[4]_i_45_0 ),
        .I2(next_wl_loop0[0]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[0]),
        .I5(\prdata_sr[152]_i_26_0 ),
        .O(\wl_loop[4]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \wl_loop[4]_i_42 
       (.I0(\wl_loop[4]_i_49_n_0 ),
        .I1(\prdata_sr[152]_i_23_0 ),
        .I2(Q[6]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(next_wl_loop0[6]),
        .O(\wl_loop[4]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \wl_loop[4]_i_43 
       (.I0(\wl_loop[4]_i_50_n_0 ),
        .I1(\prdata_sr_reg[152]_i_16_2 ),
        .I2(Q[4]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(next_wl_loop0[4]),
        .O(\wl_loop[4]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \wl_loop[4]_i_44 
       (.I0(\wl_loop[4]_i_51_n_0 ),
        .I1(\prdata_sr_reg[152]_i_16_4 ),
        .I2(Q[2]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(next_wl_loop0[2]),
        .O(\wl_loop[4]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \wl_loop[4]_i_45 
       (.I0(\wl_loop[4]_i_52_n_0 ),
        .I1(\prdata_sr[152]_i_26_0 ),
        .I2(Q[0]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(next_wl_loop0[0]),
        .O(\wl_loop[4]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[4]_i_46 
       (.I0(Q[5]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[5]),
        .O(\wl_loop[4]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[4]_i_47 
       (.I0(Q[7]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[7]),
        .O(\wl_loop[4]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[4]_i_48 
       (.I0(Q[6]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(next_wl_loop0[6]),
        .O(\wl_loop[4]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \wl_loop[4]_i_49 
       (.I0(next_wl_loop0[7]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(Q[7]),
        .I3(\wl_loop[4]_i_42_0 ),
        .O(\wl_loop[4]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \wl_loop[4]_i_50 
       (.I0(next_wl_loop0[5]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(Q[5]),
        .I3(\prdata_sr_reg[152]_i_16_1 ),
        .O(\wl_loop[4]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \wl_loop[4]_i_51 
       (.I0(next_wl_loop0[3]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(Q[3]),
        .I3(\prdata_sr_reg[152]_i_16_3 ),
        .O(\wl_loop[4]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \wl_loop[4]_i_52 
       (.I0(next_wl_loop0[1]),
        .I1(\wl_loop_reg[3]_1 ),
        .I2(Q[1]),
        .I3(\wl_loop[4]_i_45_0 ),
        .O(\wl_loop[4]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \wl_loop[5]_i_10 
       (.I0(next_wl_loop0[5]),
        .I1(\wl_loop[0]_i_4_0 ),
        .I2(\wl_loop[0]_i_4_1 ),
        .I3(\wl_loop[7]_i_45_n_0 ),
        .I4(\pw_loop_reg[2]_2 ),
        .I5(Q[5]),
        .O(\wl_loop_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[5]_i_13 
       (.I0(Q[5]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(next_wl_loop0[5]),
        .O(\wl_loop_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hCCC000C088888888)) 
    \wl_loop[5]_i_20 
       (.I0(\wl_loop[5]_i_8 ),
        .I1(\bsl_loop_reg[0]_9 ),
        .I2(next_wl_loop0[5]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[5]),
        .I5(\wl_loop_reg[4]_1 ),
        .O(\wl_loop_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \wl_loop[6]_i_10 
       (.I0(next_wl_loop0[6]),
        .I1(\wl_loop[0]_i_4_0 ),
        .I2(\wl_loop[0]_i_4_1 ),
        .I3(\wl_loop[7]_i_45_n_0 ),
        .I4(\pw_loop_reg[2]_2 ),
        .I5(Q[6]),
        .O(\wl_loop_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \wl_loop[6]_i_13 
       (.I0(Q[6]),
        .I1(\bsl_loop[3]_i_18_0 ),
        .I2(\pw_loop_reg[6]_2 ),
        .I3(\wl_loop[7]_i_40_n_0 ),
        .I4(next_wl_loop0[6]),
        .O(\wl_loop_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hC8C8C8080808C808)) 
    \wl_loop[6]_i_19 
       (.I0(\wl_loop[6]_i_8 ),
        .I1(\bsl_loop_reg[0]_9 ),
        .I2(\wl_loop_reg[4]_1 ),
        .I3(next_wl_loop0[6]),
        .I4(\wl_loop_reg[3]_1 ),
        .I5(Q[6]),
        .O(\wl_loop_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \wl_loop[7]_i_1 
       (.I0(\FSM_sequential_state_reg[4]_2 [3]),
        .I1(state),
        .I2(\FSM_sequential_state_reg[4]_2 [2]),
        .I3(\FSM_sequential_state_reg[4]_2 [0]),
        .I4(\FSM_sequential_state_reg[2]_rep_1 ),
        .I5(\bsl_loop[4]_i_8_n_0 ),
        .O(\wl_loop[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wl_loop[7]_i_10 
       (.I0(p_1_in231_in),
        .I1(p_1_in228_in),
        .I2(p_1_in237_in),
        .I3(p_1_in234_in),
        .I4(\wl_loop[7]_i_30_n_0 ),
        .O(\wl_loop[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wl_loop[7]_i_109 
       (.I0(\bsl_loop_reg[4]_0 [3]),
        .I1(\wl_loop[7]_i_82 ),
        .O(\bsl_loop_reg[3]_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wl_loop[7]_i_11 
       (.I0(\mask_reg[47]_0 [3]),
        .I1(\mask_reg[47]_0 [4]),
        .I2(\mask_reg[47]_0 [5]),
        .I3(\mask_reg[47]_0 [6]),
        .I4(\wl_loop[7]_i_31_n_0 ),
        .O(\wl_loop[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wl_loop[7]_i_12 
       (.I0(\mask_reg_n_0_[0] ),
        .I1(p_1_in276_in),
        .I2(p_1_in282_in),
        .I3(\mask_reg[47]_0 [0]),
        .I4(\wl_loop[7]_i_32_n_0 ),
        .O(\wl_loop[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wl_loop[7]_i_13 
       (.I0(p_1_in261_in),
        .I1(p_1_in258_in),
        .I2(p_1_in255_in),
        .I3(p_1_in252_in),
        .I4(\wl_loop[7]_i_33_n_0 ),
        .O(\wl_loop[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wl_loop[7]_i_14 
       (.I0(\mask_reg[47]_0 [23]),
        .I1(\mask_reg[47]_0 [26]),
        .I2(\mask_reg[47]_0 [24]),
        .I3(\mask_reg[47]_0 [25]),
        .I4(\wl_loop[7]_i_34_n_0 ),
        .O(\wl_loop[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wl_loop[7]_i_15 
       (.I0(\mask_reg[47]_0 [11]),
        .I1(\mask_reg[47]_0 [14]),
        .I2(\mask_reg[47]_0 [12]),
        .I3(\mask_reg[47]_0 [13]),
        .I4(\wl_loop[7]_i_35_n_0 ),
        .O(\wl_loop[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5555555551555555)) 
    \wl_loop[7]_i_18 
       (.I0(next_bsl_loop25_in),
        .I1(\wl_loop[7]_i_37_n_0 ),
        .I2(\wl_loop[7]_i_38_n_0 ),
        .I3(\wl_loop_reg[1]_1 ),
        .I4(\wl_loop[7]_i_39_n_0 ),
        .I5(\bsl_loop[3]_i_20_n_0 ),
        .O(\wl_loop_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \wl_loop[7]_i_19 
       (.I0(Q[7]),
        .I1(\bsl_loop[3]_i_18_0 ),
        .I2(\pw_loop_reg[6]_2 ),
        .I3(\wl_loop[7]_i_40_n_0 ),
        .I4(next_wl_loop0[7]),
        .O(\wl_loop_reg[7]_1 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \wl_loop[7]_i_23 
       (.I0(attempts_counter_incr_en114_in),
        .I1(\prdata_sr[152]_i_15_n_0 ),
        .I2(\prdata_sr[152]_i_14_n_0 ),
        .I3(\prdata_sr[152]_i_13_n_0 ),
        .I4(\prdata_sr[152]_i_12_n_0 ),
        .O(\wl_loop_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \wl_loop[7]_i_24 
       (.I0(next_wl_loop0[7]),
        .I1(\wl_loop[0]_i_4_0 ),
        .I2(\wl_loop[0]_i_4_1 ),
        .I3(\wl_loop[7]_i_45_n_0 ),
        .I4(\pw_loop_reg[2]_2 ),
        .I5(Q[7]),
        .O(\wl_loop_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wl_loop[7]_i_30 
       (.I0(\mask_reg[47]_0 [2]),
        .I1(p_1_in219_in),
        .I2(p_1_in222_in),
        .I3(p_1_in225_in),
        .O(\wl_loop[7]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wl_loop[7]_i_31 
       (.I0(\mask_reg[47]_0 [8]),
        .I1(\mask_reg[47]_0 [7]),
        .I2(\mask_reg[47]_0 [10]),
        .I3(\mask_reg[47]_0 [9]),
        .O(\wl_loop[7]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wl_loop[7]_i_32 
       (.I0(p_1_in270_in),
        .I1(\mask_reg[47]_0 [1]),
        .I2(p_1_in264_in),
        .I3(p_1_in267_in),
        .O(\wl_loop[7]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wl_loop[7]_i_33 
       (.I0(p_1_in240_in),
        .I1(p_1_in243_in),
        .I2(p_1_in246_in),
        .I3(p_1_in249_in),
        .O(\wl_loop[7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wl_loop[7]_i_34 
       (.I0(\mask_reg[47]_0 [20]),
        .I1(\mask_reg[47]_0 [19]),
        .I2(\mask_reg[47]_0 [22]),
        .I3(\mask_reg[47]_0 [21]),
        .O(\wl_loop[7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wl_loop[7]_i_35 
       (.I0(\mask_reg[47]_0 [18]),
        .I1(\mask_reg[47]_0 [17]),
        .I2(\mask_reg[47]_0 [16]),
        .I3(\mask_reg[47]_0 [15]),
        .O(\wl_loop[7]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \wl_loop[7]_i_37 
       (.I0(next_wl_loop0[5]),
        .I1(Q[5]),
        .I2(next_wl_loop0[7]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[7]),
        .O(\wl_loop[7]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[7]_i_38 
       (.I0(next_wl_loop0[6]),
        .I1(Q[6]),
        .I2(next_wl_loop0[4]),
        .I3(\bsl_loop_reg[0]_8 ),
        .I4(Q[4]),
        .O(\wl_loop[7]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[7]_i_39 
       (.I0(Q[2]),
        .I1(\bsl_loop_reg[0]_8 ),
        .I2(next_wl_loop0[2]),
        .O(\wl_loop[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \wl_loop[7]_i_4 
       (.I0(\wl_loop[7]_i_10_n_0 ),
        .I1(\wl_loop[7]_i_11_n_0 ),
        .I2(\wl_loop[7]_i_12_n_0 ),
        .I3(\wl_loop[7]_i_13_n_0 ),
        .I4(\wl_loop[7]_i_14_n_0 ),
        .I5(\wl_loop[7]_i_15_n_0 ),
        .O(\mask_reg[18]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \wl_loop[7]_i_40 
       (.I0(next_pw_loop0[3]),
        .I1(next_pw_loop0[0]),
        .I2(next_pw_loop0[2]),
        .I3(next_pw_loop0[1]),
        .O(\wl_loop[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCCC000C088888888)) 
    \wl_loop[7]_i_42 
       (.I0(\wl_loop[7]_i_22 ),
        .I1(\bsl_loop_reg[0]_9 ),
        .I2(next_wl_loop0[7]),
        .I3(\wl_loop_reg[3]_1 ),
        .I4(Q[7]),
        .I5(\wl_loop_reg[4]_1 ),
        .O(\wl_loop_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \wl_loop[7]_i_45 
       (.I0(\pw_loop_reg[7]_0 [5]),
        .I1(next_pw_loop0[5]),
        .I2(\pw_loop_reg[7]_0 [7]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_pw_loop0[7]),
        .O(\wl_loop[7]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \wl_loop[7]_i_46 
       (.I0(\pw_loop_reg[7]_0 [2]),
        .I1(next_pw_loop0[2]),
        .I2(\pw_loop_reg[7]_0 [6]),
        .I3(\wl_loop[0]_i_16 ),
        .I4(next_pw_loop0[6]),
        .O(\pw_loop_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[7]_i_55 
       (.I0(Q[7]),
        .I1(wl_dac_rst_lvl_step[7]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[7]_i_36_0 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[7]_i_36_1 ),
        .O(\wl_loop[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[7]_i_56 
       (.I0(Q[6]),
        .I1(wl_dac_rst_lvl_step[6]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[7]_i_36_2 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[7]_i_36_3 ),
        .O(\wl_loop[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[7]_i_57 
       (.I0(Q[5]),
        .I1(wl_dac_rst_lvl_step[5]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[7]_i_36_4 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[7]_i_36_5 ),
        .O(\wl_loop[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \wl_loop[7]_i_58 
       (.I0(Q[4]),
        .I1(wl_dac_rst_lvl_step[4]),
        .I2(set_rst_loop),
        .I3(\wl_loop_reg[7]_i_36_6 ),
        .I4(\rangei_reg[3]_rep__0_0 ),
        .I5(\wl_loop_reg[7]_i_36_7 ),
        .O(\wl_loop[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFDFFFDFEFFF)) 
    \wl_loop[7]_i_83 
       (.I0(\bsl_loop_reg[3]_3 ),
        .I1(\bsl_loop[4]_i_80_0 ),
        .I2(\bsl_loop_reg[0]_0 ),
        .I3(\pw_loop[7]_i_76 ),
        .I4(\pw_loop[7]_i_76_0 ),
        .I5(\bsl_loop_reg[4]_0 [2]),
        .O(\bsl_loop_reg[2]_2 ));
  FDCE \wl_loop_reg[0] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [0]),
        .Q(Q[0]));
  FDCE \wl_loop_reg[1] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [1]),
        .Q(Q[1]));
  FDCE \wl_loop_reg[2] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [2]),
        .Q(Q[2]));
  FDCE \wl_loop_reg[3] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [3]),
        .Q(Q[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wl_loop_reg[3]_i_18 
       (.CI(1'b0),
        .CO({\wl_loop_reg[3]_i_18_n_0 ,\wl_loop_reg[3]_i_18_n_1 ,\wl_loop_reg[3]_i_18_n_2 ,\wl_loop_reg[3]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(next_wl_loop0[3:0]),
        .S({\wl_loop[3]_i_30_n_0 ,\wl_loop[3]_i_31_n_0 ,\wl_loop[3]_i_32_n_0 ,\wl_loop[3]_i_33_n_0 }));
  FDCE \wl_loop_reg[4] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [4]),
        .Q(Q[4]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wl_loop_reg[4]_i_30 
       (.CI(1'b0),
        .CO({attempts_counter_incr_en120_in,\wl_loop_reg[4]_i_30_n_1 ,\wl_loop_reg[4]_i_30_n_2 ,\wl_loop_reg[4]_i_30_n_3 }),
        .CYINIT(1'b1),
        .DI({\wl_loop[4]_i_38_n_0 ,\wl_loop[4]_i_39_n_0 ,\wl_loop[4]_i_40_n_0 ,\wl_loop[4]_i_41_n_0 }),
        .O(\NLW_wl_loop_reg[4]_i_30_O_UNCONNECTED [3:0]),
        .S({\wl_loop[4]_i_42_n_0 ,\wl_loop[4]_i_43_n_0 ,\wl_loop[4]_i_44_n_0 ,\wl_loop[4]_i_45_n_0 }));
  FDCE \wl_loop_reg[5] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [5]),
        .Q(Q[5]));
  FDCE \wl_loop_reg[6] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [6]),
        .Q(Q[6]));
  FDCE \wl_loop_reg[7] 
       (.C(mclk),
        .CE(\wl_loop[7]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[4]_11 ),
        .D(\wl_loop_reg[7]_4 [7]),
        .Q(Q[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wl_loop_reg[7]_i_36 
       (.CI(\wl_loop_reg[3]_i_18_n_0 ),
        .CO({\NLW_wl_loop_reg[7]_i_36_CO_UNCONNECTED [3],\wl_loop_reg[7]_i_36_n_1 ,\wl_loop_reg[7]_i_36_n_2 ,\wl_loop_reg[7]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(next_wl_loop0[7:4]),
        .S({\wl_loop[7]_i_55_n_0 ,\wl_loop[7]_i_56_n_0 ,\wl_loop[7]_i_57_n_0 ,\wl_loop[7]_i_58_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_itrx_apbm_fsm
   (preset_n,
    penable,
    preset_n_reg_0,
    penable_reg_0,
    misc_cnfg_bits1,
    psel_reg_0,
    apb_st_reg,
    \FSM_onehot_apb_st_reg[0]_0 ,
    \FSM_onehot_apb_st_reg[2]_0 ,
    assert_preset_reg,
    \FSM_onehot_apb_st_reg[0]_1 ,
    preset_n_reg_1,
    sclk,
    penable_reg_1,
    rst_n,
    pwrite,
    \misc_cnfg_bits_reg[0] ,
    fsm_go_reg,
    fsm_go_reg_0,
    fsm_go_reg_1,
    penable_reg_2,
    penable_reg_3,
    \FSM_onehot_apb_st_reg[1]_0 ,
    \FSM_onehot_apb_st[1]_i_4 ,
    assert_preset,
    Q,
    \FSM_onehot_apb_st_reg[0]_2 );
  output preset_n;
  output penable;
  output preset_n_reg_0;
  output [0:0]penable_reg_0;
  output misc_cnfg_bits1;
  output psel_reg_0;
  output [1:0]apb_st_reg;
  output \FSM_onehot_apb_st_reg[0]_0 ;
  output \FSM_onehot_apb_st_reg[2]_0 ;
  output assert_preset_reg;
  output \FSM_onehot_apb_st_reg[0]_1 ;
  input preset_n_reg_1;
  input sclk;
  input penable_reg_1;
  input rst_n;
  input pwrite;
  input \misc_cnfg_bits_reg[0] ;
  input fsm_go_reg;
  input [0:0]fsm_go_reg_0;
  input fsm_go_reg_1;
  input penable_reg_2;
  input penable_reg_3;
  input \FSM_onehot_apb_st_reg[1]_0 ;
  input \FSM_onehot_apb_st[1]_i_4 ;
  input assert_preset;
  input [1:0]Q;
  input \FSM_onehot_apb_st_reg[0]_2 ;

  wire \FSM_onehot_apb_st[1]_i_4 ;
  wire \FSM_onehot_apb_st[2]_i_1_n_0 ;
  wire \FSM_onehot_apb_st_reg[0]_0 ;
  wire \FSM_onehot_apb_st_reg[0]_1 ;
  wire \FSM_onehot_apb_st_reg[0]_2 ;
  wire \FSM_onehot_apb_st_reg[1]_0 ;
  wire \FSM_onehot_apb_st_reg[2]_0 ;
  wire [1:0]Q;
  wire [1:0]apb_st_reg;
  wire assert_preset;
  wire assert_preset_reg;
  wire fsm_go_reg;
  wire [0:0]fsm_go_reg_0;
  wire fsm_go_reg_1;
  wire misc_cnfg_bits1;
  wire \misc_cnfg_bits_reg[0] ;
  wire penable;
  wire penable_d;
  wire penable_i_2_n_0;
  wire [0:0]penable_reg_0;
  wire penable_reg_1;
  wire penable_reg_2;
  wire penable_reg_3;
  wire preset_n;
  wire preset_n_reg_0;
  wire preset_n_reg_1;
  wire psel;
  wire psel_d;
  wire psel_reg_0;
  wire pwrite;
  wire rst_n;
  wire sclk;

  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \FSM_onehot_apb_st[1]_i_5 
       (.I0(assert_preset),
        .I1(preset_n),
        .I2(apb_st_reg[1]),
        .I3(Q[0]),
        .I4(\FSM_onehot_apb_st_reg[0]_0 ),
        .O(assert_preset_reg));
  LUT6 #(
    .INIT(64'hFFFFFF0040400000)) 
    \FSM_onehot_apb_st[1]_i_6 
       (.I0(penable_reg_3),
        .I1(apb_st_reg[1]),
        .I2(penable),
        .I3(apb_st_reg[0]),
        .I4(\FSM_onehot_apb_st[1]_i_4 ),
        .I5(\FSM_onehot_apb_st_reg[0]_0 ),
        .O(\FSM_onehot_apb_st_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \FSM_onehot_apb_st[2]_i_1 
       (.I0(penable_reg_2),
        .I1(\FSM_onehot_apb_st_reg[0]_0 ),
        .I2(apb_st_reg[1]),
        .I3(apb_st_reg[0]),
        .O(\FSM_onehot_apb_st[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "APB_FSM_ACCESS:100,APB_FSM_IDLE:001,APB_FSM_SETUP:010" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_apb_st_reg[0] 
       (.C(sclk),
        .CE(1'b1),
        .D(\FSM_onehot_apb_st_reg[0]_2 ),
        .PRE(penable_reg_1),
        .Q(\FSM_onehot_apb_st_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "APB_FSM_ACCESS:100,APB_FSM_IDLE:001,APB_FSM_SETUP:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_apb_st_reg[1] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(penable_reg_1),
        .D(\FSM_onehot_apb_st_reg[1]_0 ),
        .Q(apb_st_reg[0]));
  (* FSM_ENCODED_STATES = "APB_FSM_ACCESS:100,APB_FSM_IDLE:001,APB_FSM_SETUP:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_apb_st_reg[2] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(penable_reg_1),
        .D(\FSM_onehot_apb_st[2]_i_1_n_0 ),
        .Q(apb_st_reg[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_spi_st[2]_i_4 
       (.I0(\FSM_onehot_apb_st_reg[0]_0 ),
        .I1(penable),
        .O(\FSM_onehot_apb_st_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fsm_cmd_bits[3]_i_2 
       (.I0(psel),
        .I1(pwrite),
        .I2(penable),
        .O(misc_cnfg_bits1));
  LUT6 #(
    .INIT(64'h808080FF80800000)) 
    fsm_go_i_1
       (.I0(psel),
        .I1(pwrite),
        .I2(penable),
        .I3(fsm_go_reg),
        .I4(fsm_go_reg_0),
        .I5(fsm_go_reg_1),
        .O(psel_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    fsm_go_i_2
       (.I0(preset_n),
        .I1(rst_n),
        .O(preset_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \misc_cnfg_bits[147]_i_1 
       (.I0(penable),
        .I1(pwrite),
        .I2(psel),
        .I3(\misc_cnfg_bits_reg[0] ),
        .O(penable_reg_0));
  LUT6 #(
    .INIT(64'hCCCCECECFFEFCCCC)) 
    penable_i_1
       (.I0(penable_reg_2),
        .I1(penable_i_2_n_0),
        .I2(apb_st_reg[1]),
        .I3(penable_reg_3),
        .I4(apb_st_reg[0]),
        .I5(\FSM_onehot_apb_st_reg[0]_0 ),
        .O(penable_d));
  LUT6 #(
    .INIT(64'h1010100000001000)) 
    penable_i_2
       (.I0(\FSM_onehot_apb_st_reg[0]_0 ),
        .I1(penable),
        .I2(apb_st_reg[0]),
        .I3(Q[0]),
        .I4(pwrite),
        .I5(Q[1]),
        .O(penable_i_2_n_0));
  FDCE penable_reg
       (.C(sclk),
        .CE(1'b1),
        .CLR(penable_reg_1),
        .D(penable_d),
        .Q(penable));
  FDPE preset_n_reg
       (.C(sclk),
        .CE(1'b1),
        .D(preset_n_reg_1),
        .PRE(penable_reg_1),
        .Q(preset_n));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h56666666)) 
    psel_i_1
       (.I0(\FSM_onehot_apb_st_reg[1]_0 ),
        .I1(apb_st_reg[0]),
        .I2(apb_st_reg[1]),
        .I3(\FSM_onehot_apb_st_reg[0]_0 ),
        .I4(penable_reg_2),
        .O(psel_d));
  FDCE psel_reg
       (.C(sclk),
        .CE(1'b1),
        .CLR(penable_reg_1),
        .D(psel_d),
        .Q(psel));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_itrx_apbm_spi
   (E,
    Q,
    \paddr_reg[1] ,
    \paddr_reg[2] ,
    \paddr_reg[2]_0 ,
    \misc_cnfg_bits_reg[33] ,
    \misc_cnfg_bits_reg[26] ,
    \misc_cnfg_bits_reg[33]_0 ,
    preset_n_reg,
    \paddr_reg[2]_1 ,
    \paddr_reg[3]_rep ,
    \paddr_reg[1]_rep__4 ,
    \paddr_reg[0]_rep__3 ,
    \paddr_reg[3]_rep_0 ,
    \paddr_reg[0]_rep__4 ,
    \paddr_reg[0]_rep__4_0 ,
    \paddr_reg[2]_2 ,
    \paddr_reg[2]_3 ,
    \paddr_reg[2]_4 ,
    \paddr_reg[2]_5 ,
    \paddr_reg[1]_0 ,
    \paddr_reg[4]_rep__0 ,
    \paddr_reg[2]_6 ,
    \paddr_reg[2]_7 ,
    penable_reg,
    \paddr_reg[4]_rep__0_0 ,
    \paddr_reg[4]_rep__0_1 ,
    \paddr_reg[1]_1 ,
    \paddr_reg[1]_2 ,
    \paddr_reg[1]_3 ,
    \paddr_reg[4]_rep__0_2 ,
    \paddr_reg[2]_8 ,
    \paddr_reg[2]_9 ,
    \paddr_reg[2]_10 ,
    \paddr_reg[2]_11 ,
    \paddr_reg[4]_rep__0_3 ,
    \paddr_reg[4]_rep__0_4 ,
    \rangei_reg[3] ,
    \rangei_reg[3]_0 ,
    adc_upper_read_ref_lvl,
    \pw_loop_reg[5] ,
    \pw_loop[7]_i_9 ,
    set_rst_loop_reg,
    set_rst_loop_reg_0,
    set_rst_loop_reg_1,
    \misc_cnfg_bits_reg[55] ,
    \misc_cnfg_bits_reg[55]_0 ,
    \fsm_cmd_bits_reg[0] ,
    \misc_cnfg_bits_reg[32] ,
    \counter_reg[1] ,
    \counter_reg[1]_0 ,
    \misc_cnfg_bits_reg[54] ,
    \misc_cnfg_bits_reg[32]_0 ,
    \misc_cnfg_bits_reg[54]_0 ,
    \counter_reg[11] ,
    \misc_cnfg_bits_reg[33]_1 ,
    \misc_cnfg_bits_reg[33]_2 ,
    \counter_reg[11]_0 ,
    \counter_reg[11]_1 ,
    \counter_reg[11]_2 ,
    \misc_cnfg_bits_reg[54]_1 ,
    \misc_cnfg_bits_reg[54]_2 ,
    \misc_cnfg_bits_reg[53] ,
    \misc_cnfg_bits_reg[33]_3 ,
    \misc_cnfg_bits_reg[33]_4 ,
    \misc_cnfg_bits_reg[53]_0 ,
    \misc_cnfg_bits_reg[54]_3 ,
    \misc_cnfg_bits_reg[54]_4 ,
    \misc_cnfg_bits_reg[54]_5 ,
    \counter_reg[1]_1 ,
    \misc_cnfg_bits_reg[9] ,
    \fsm_cmd_bits_reg[1] ,
    \fsm_cmd_bits_reg[0]_0 ,
    \misc_cnfg_bits_reg[92] ,
    \misc_cnfg_bits_reg[92]_0 ,
    \misc_cnfg_bits_reg[97] ,
    \misc_cnfg_bits_reg[96] ,
    \misc_cnfg_bits_reg[100] ,
    \misc_cnfg_bits_reg[96]_0 ,
    \fsm_cmd_bits_reg[1]_0 ,
    \misc_cnfg_bits_reg[103] ,
    \misc_cnfg_bits_reg[98] ,
    \misc_cnfg_bits_reg[101] ,
    \misc_cnfg_bits_reg[95] ,
    \misc_cnfg_bits_reg[70] ,
    \misc_cnfg_bits_reg[69] ,
    \misc_cnfg_bits_reg[72] ,
    \misc_cnfg_bits_reg[71] ,
    \misc_cnfg_bits_reg[65] ,
    \misc_cnfg_bits_reg[64] ,
    \misc_cnfg_bits_reg[67] ,
    \misc_cnfg_bits_reg[63] ,
    \misc_cnfg_bits_reg[68] ,
    \misc_cnfg_bits_reg[66] ,
    \misc_cnfg_bits_reg[94] ,
    \misc_cnfg_bits_reg[93] ,
    \misc_cnfg_bits_reg[82] ,
    \misc_cnfg_bits_reg[81] ,
    \misc_cnfg_bits_reg[100]_0 ,
    \misc_cnfg_bits_reg[89] ,
    \misc_cnfg_bits_reg[102] ,
    \misc_cnfg_bits_reg[90] ,
    \fsm_cmd_bits_reg[1]_1 ,
    \misc_cnfg_bits_reg[75] ,
    \misc_cnfg_bits_reg[76] ,
    \misc_cnfg_bits_reg[83] ,
    \misc_cnfg_bits_reg[84] ,
    \misc_cnfg_bits_reg[61] ,
    \misc_cnfg_bits_reg[59] ,
    \misc_cnfg_bits_reg[62] ,
    \misc_cnfg_bits_reg[60] ,
    \misc_cnfg_bits_reg[80] ,
    \misc_cnfg_bits_reg[79] ,
    \misc_cnfg_bits_reg[56] ,
    \misc_cnfg_bits_reg[74] ,
    \misc_cnfg_bits_reg[73] ,
    \misc_cnfg_bits_reg[91] ,
    \misc_cnfg_bits_reg[99] ,
    \misc_cnfg_bits_reg[58] ,
    \misc_cnfg_bits_reg[57] ,
    \misc_cnfg_bits_reg[88] ,
    \misc_cnfg_bits_reg[87] ,
    \misc_cnfg_bits_reg[77] ,
    \misc_cnfg_bits_reg[78] ,
    \misc_cnfg_bits_reg[86] ,
    \misc_cnfg_bits_reg[85] ,
    \misc_cnfg_bits_reg[111] ,
    \misc_cnfg_bits_reg[135] ,
    \misc_cnfg_bits_reg[123] ,
    \fsm_cmd_bits_reg[1]_2 ,
    psel_reg,
    miso,
    \pwdata_reg[159] ,
    \prdata_sr_reg[147] ,
    \prdata_sr_reg[158] ,
    rst_n,
    \prdata_sr_reg[47] ,
    \prdata_sr[0]_i_5 ,
    \prdata_sr[29]_i_4 ,
    \prdata_sr[47]_i_5 ,
    \prdata_sr[47]_i_5_0 ,
    \prdata_sr[47]_i_5_1 ,
    \prdata_sr[47]_i_5_2 ,
    \prdata_sr[1]_i_2 ,
    \prdata_sr[3]_i_3 ,
    \prdata_sr[2]_i_6 ,
    \prdata_sr[3]_i_3_0 ,
    \prdata_sr_reg[4] ,
    \prdata_sr_reg[5] ,
    \prdata_sr_reg[5]_0 ,
    \prdata_sr_reg[5]_1 ,
    \prdata_sr[5]_i_3 ,
    \prdata_sr[6]_i_3 ,
    \prdata_sr_reg[7] ,
    \prdata_sr_reg[7]_0 ,
    \prdata_sr[7]_i_3 ,
    \prdata_sr_reg[8] ,
    \prdata_sr_reg[8]_0 ,
    \prdata_sr[8]_i_4 ,
    \prdata_sr[9]_i_2 ,
    \prdata_sr[10]_i_2 ,
    \prdata_sr[10]_i_2_0 ,
    \prdata_sr[11]_i_2 ,
    \prdata_sr[11]_i_2_0 ,
    \prdata_sr_reg[77] ,
    \prdata_sr[12]_i_2 ,
    \prdata_sr[13]_i_2 ,
    \prdata_sr[13]_i_2_0 ,
    \prdata_sr[14]_i_2 ,
    \prdata_sr[14]_i_5 ,
    \prdata_sr[15]_i_2 ,
    \prdata_sr[15]_i_2_0 ,
    \prdata_sr[16]_i_2 ,
    \prdata_sr[16]_i_2_0 ,
    \prdata_sr[17]_i_2 ,
    \prdata_sr[17]_i_5 ,
    \prdata_sr[18]_i_2 ,
    \prdata_sr[18]_i_2_0 ,
    \prdata_sr[19]_i_2 ,
    \prdata_sr_reg[73] ,
    \prdata_sr[20]_i_5 ,
    \prdata_sr[21]_i_2 ,
    \prdata_sr[22]_i_6 ,
    \prdata_sr[23]_i_2 ,
    \prdata_sr[24]_i_2 ,
    \prdata_sr[25]_i_2 ,
    \prdata_sr[25]_i_2_0 ,
    \prdata_sr[26]_i_2 ,
    \prdata_sr[26]_i_2_0 ,
    \prdata_sr_reg[48] ,
    \prdata_sr_reg[72] ,
    \prdata_sr[27]_i_4 ,
    \prdata_sr[28]_i_2 ,
    \prdata_sr[28]_i_2_0 ,
    \prdata_sr[29]_i_4_0 ,
    \prdata_sr[30]_i_2 ,
    \prdata_sr[30]_i_2_0 ,
    \prdata_sr[31]_i_2 ,
    \prdata_sr[31]_i_2_0 ,
    di,
    \prdata_sr[32]_i_2 ,
    \prdata_sr[33]_i_2 ,
    \prdata_sr[34]_i_2 ,
    \prdata_sr[35]_i_2 ,
    \prdata_sr[36]_i_2 ,
    \prdata_sr[37]_i_2 ,
    \prdata_sr[38]_i_2 ,
    \prdata_sr[39]_i_2 ,
    \prdata_sr[40]_i_2 ,
    \prdata_sr[41]_i_2 ,
    \prdata_sr[42]_i_2 ,
    \prdata_sr_reg[43] ,
    \prdata_sr[44]_i_2 ,
    \prdata_sr[45]_i_2 ,
    \prdata_sr[46]_i_2 ,
    \prdata_sr[47]_i_2 ,
    \prdata_sr_reg[83] ,
    \prdata_sr_reg[83]_0 ,
    rram_addr,
    mclk,
    \prdata_sr_reg[103] ,
    \prdata_sr_reg[103]_0 ,
    \prdata_sr_reg[104] ,
    \prdata_sr_reg[104]_0 ,
    \prdata_sr_reg[105] ,
    \prdata_sr_reg[105]_0 ,
    \prdata_sr_reg[106] ,
    \prdata_sr_reg[107] ,
    \prdata_sr_reg[108] ,
    \prdata_sr_reg[109] ,
    \prdata_sr_reg[110] ,
    \prdata_sr_reg[111] ,
    \prdata_sr_reg[112] ,
    \prdata_sr_reg[113] ,
    \prdata_sr_reg[113]_0 ,
    \prdata_sr_reg[114] ,
    \prdata_sr_reg[118] ,
    \prdata_sr_reg[117] ,
    \prdata_sr[0]_i_5_0 ,
    \prdata_sr[1]_i_4 ,
    \prdata_sr[3]_i_3_1 ,
    \prdata_sr_reg[82]_i_8 ,
    \prdata_sr_reg[159]_i_8 ,
    \prdata_sr_reg[159]_i_8_0 ,
    \prdata_sr_reg[159]_i_8_1 ,
    \prdata_sr_reg[159]_i_8_2 ,
    \prdata_sr_reg[159]_i_8_3 ,
    \prdata_sr_reg[159]_i_8_4 ,
    \prdata_sr_reg[159]_i_8_5 ,
    \prdata_sr_reg[159]_i_8_6 ,
    \prdata_sr_reg[159]_i_7 ,
    \prdata_sr_reg[159]_i_7_0 ,
    \prdata_sr_reg[159]_i_7_1 ,
    \prdata_sr_reg[159]_i_7_2 ,
    \prdata_sr_reg[159]_i_7_3 ,
    \prdata_sr_reg[159]_i_7_4 ,
    \prdata_sr_reg[159]_i_7_5 ,
    \prdata_sr_reg[159]_i_7_6 ,
    \prdata_sr[119]_i_2 ,
    \prdata_sr[119]_i_2_0 ,
    \prdata_sr[126]_i_2 ,
    \prdata_sr[152]_i_3 ,
    \prdata_sr[152]_i_3_0 ,
    \prdata_sr[152]_i_3_1 ,
    \prdata_sr[152]_i_3_2 ,
    \prdata_sr[152]_i_3_3 ,
    \attempts_counter[7]_i_4 ,
    \attempts_counter[7]_i_4_0 ,
    \attempts_counter[7]_i_4_1 ,
    \attempts_counter[7]_i_4_2 ,
    \attempts_counter[7]_i_4_3 ,
    \attempts_counter_reg[0] ,
    \attempts_counter_reg[0]_0 ,
    \attempts_counter_reg[0]_1 ,
    \attempts_counter_reg[0]_2 ,
    \attempts_counter_reg[0]_3 ,
    set_rst_loop,
    \prdata_sr[78]_i_4 ,
    \prdata_sr[9]_i_8 ,
    fsm_go_reg,
    \prdata_sr[9]_i_8_0 ,
    \rram_addr[15]_i_55 ,
    \FSM_sequential_state_reg[2]_i_16 ,
    \mask[46]_i_3 ,
    \read_data_bits[3]_23 ,
    \mask[40]_i_3 ,
    \mask[36]_i_3 ,
    \mask[41]_i_3 ,
    \mask[42]_i_3 ,
    \mask[47]_i_9 ,
    \mask[39]_i_3 ,
    \mask[45]_i_3 ,
    \mask[8]_i_2 ,
    \mask[9]_i_2 ,
    \mask[12]_i_2 ,
    \mask[10]_i_2 ,
    \mask[11]_i_2 ,
    \mask[7]_i_2 ,
    \mask[13]_i_2 ,
    \mask[14]_i_2 ,
    \mask[15]_i_2 ,
    \mask[16]_i_2 ,
    \mask[37]_i_3 ,
    \mask[38]_i_3 ,
    \mask[25]_i_2 ,
    \mask[26]_i_2 ,
    \mask[33]_i_3 ,
    \mask[44]_i_3 ,
    \mask[34]_i_3 ,
    \mask[46]_i_3_0 ,
    \mask[27]_i_2 ,
    \mask[28]_i_2 ,
    \mask[19]_i_2 ,
    \mask[20]_i_2 ,
    \mask[3]_i_2 ,
    \mask[5]_i_2 ,
    \mask[4]_i_2 ,
    \mask[6]_i_2 ,
    \mask[17]_i_2 ,
    \mask[18]_i_2 ,
    \mask[43]_i_3 ,
    \mask[35]_i_3 ,
    \mask[1]_i_2 ,
    \mask[2]_i_2 ,
    \mask[31]_i_2 ,
    \mask[32]_i_3 ,
    \mask[22]_i_2 ,
    \mask[21]_i_2 ,
    \mask[29]_i_2 ,
    \mask[30]_i_2 ,
    \mask[23]_i_2 ,
    \mask[24]_i_2 ,
    \mask[0]_i_2 ,
    fsm_go_reg_0,
    sclk,
    \prdata_sr_reg[0] ,
    mosi,
    \prdata_sr_reg[152] ,
    \prdata_sr_reg[152]_0 ,
    \prdata_sr_reg[153] ,
    \prdata_sr_reg[0]_0 );
  output [0:0]E;
  output [1:0]Q;
  output [0:0]\paddr_reg[1] ;
  output [0:0]\paddr_reg[2] ;
  output [0:0]\paddr_reg[2]_0 ;
  output \misc_cnfg_bits_reg[33] ;
  output \misc_cnfg_bits_reg[26] ;
  output \misc_cnfg_bits_reg[33]_0 ;
  output preset_n_reg;
  output \paddr_reg[2]_1 ;
  output \paddr_reg[3]_rep ;
  output \paddr_reg[1]_rep__4 ;
  output \paddr_reg[0]_rep__3 ;
  output \paddr_reg[3]_rep_0 ;
  output \paddr_reg[0]_rep__4 ;
  output \paddr_reg[0]_rep__4_0 ;
  output \paddr_reg[2]_2 ;
  output \paddr_reg[2]_3 ;
  output [0:0]\paddr_reg[2]_4 ;
  output [0:0]\paddr_reg[2]_5 ;
  output [0:0]\paddr_reg[1]_0 ;
  output [0:0]\paddr_reg[4]_rep__0 ;
  output [0:0]\paddr_reg[2]_6 ;
  output [0:0]\paddr_reg[2]_7 ;
  output [0:0]penable_reg;
  output [0:0]\paddr_reg[4]_rep__0_0 ;
  output [0:0]\paddr_reg[4]_rep__0_1 ;
  output [0:0]\paddr_reg[1]_1 ;
  output [0:0]\paddr_reg[1]_2 ;
  output [0:0]\paddr_reg[1]_3 ;
  output [0:0]\paddr_reg[4]_rep__0_2 ;
  output [0:0]\paddr_reg[2]_8 ;
  output [0:0]\paddr_reg[2]_9 ;
  output [0:0]\paddr_reg[2]_10 ;
  output [0:0]\paddr_reg[2]_11 ;
  output [0:0]\paddr_reg[4]_rep__0_3 ;
  output [0:0]\paddr_reg[4]_rep__0_4 ;
  output [2:0]\rangei_reg[3] ;
  output [2:0]\rangei_reg[3]_0 ;
  output [5:0]adc_upper_read_ref_lvl;
  output \pw_loop_reg[5] ;
  output \pw_loop[7]_i_9 ;
  output set_rst_loop_reg;
  output set_rst_loop_reg_0;
  output set_rst_loop_reg_1;
  output \misc_cnfg_bits_reg[55] ;
  output \misc_cnfg_bits_reg[55]_0 ;
  output \fsm_cmd_bits_reg[0] ;
  output \misc_cnfg_bits_reg[32] ;
  output [0:0]\counter_reg[1] ;
  output [0:0]\counter_reg[1]_0 ;
  output \misc_cnfg_bits_reg[54] ;
  output \misc_cnfg_bits_reg[32]_0 ;
  output \misc_cnfg_bits_reg[54]_0 ;
  output [1:0]\counter_reg[11] ;
  output \misc_cnfg_bits_reg[33]_1 ;
  output \misc_cnfg_bits_reg[33]_2 ;
  output [0:0]\counter_reg[11]_0 ;
  output [1:0]\counter_reg[11]_1 ;
  output [0:0]\counter_reg[11]_2 ;
  output \misc_cnfg_bits_reg[54]_1 ;
  output \misc_cnfg_bits_reg[54]_2 ;
  output \misc_cnfg_bits_reg[53] ;
  output \misc_cnfg_bits_reg[33]_3 ;
  output \misc_cnfg_bits_reg[33]_4 ;
  output \misc_cnfg_bits_reg[53]_0 ;
  output [1:0]\misc_cnfg_bits_reg[54]_3 ;
  output \misc_cnfg_bits_reg[54]_4 ;
  output \misc_cnfg_bits_reg[54]_5 ;
  output [0:0]\counter_reg[1]_1 ;
  output \misc_cnfg_bits_reg[9] ;
  output \fsm_cmd_bits_reg[1] ;
  output \fsm_cmd_bits_reg[0]_0 ;
  output \misc_cnfg_bits_reg[92] ;
  output \misc_cnfg_bits_reg[92]_0 ;
  output \misc_cnfg_bits_reg[97] ;
  output \misc_cnfg_bits_reg[96] ;
  output \misc_cnfg_bits_reg[100] ;
  output \misc_cnfg_bits_reg[96]_0 ;
  output \fsm_cmd_bits_reg[1]_0 ;
  output \misc_cnfg_bits_reg[103] ;
  output \misc_cnfg_bits_reg[98] ;
  output \misc_cnfg_bits_reg[101] ;
  output \misc_cnfg_bits_reg[95] ;
  output \misc_cnfg_bits_reg[70] ;
  output \misc_cnfg_bits_reg[69] ;
  output \misc_cnfg_bits_reg[72] ;
  output \misc_cnfg_bits_reg[71] ;
  output \misc_cnfg_bits_reg[65] ;
  output \misc_cnfg_bits_reg[64] ;
  output \misc_cnfg_bits_reg[67] ;
  output \misc_cnfg_bits_reg[63] ;
  output \misc_cnfg_bits_reg[68] ;
  output \misc_cnfg_bits_reg[66] ;
  output \misc_cnfg_bits_reg[94] ;
  output \misc_cnfg_bits_reg[93] ;
  output \misc_cnfg_bits_reg[82] ;
  output \misc_cnfg_bits_reg[81] ;
  output \misc_cnfg_bits_reg[100]_0 ;
  output \misc_cnfg_bits_reg[89] ;
  output \misc_cnfg_bits_reg[102] ;
  output \misc_cnfg_bits_reg[90] ;
  output \fsm_cmd_bits_reg[1]_1 ;
  output \misc_cnfg_bits_reg[75] ;
  output \misc_cnfg_bits_reg[76] ;
  output \misc_cnfg_bits_reg[83] ;
  output \misc_cnfg_bits_reg[84] ;
  output \misc_cnfg_bits_reg[61] ;
  output \misc_cnfg_bits_reg[59] ;
  output \misc_cnfg_bits_reg[62] ;
  output \misc_cnfg_bits_reg[60] ;
  output \misc_cnfg_bits_reg[80] ;
  output \misc_cnfg_bits_reg[79] ;
  output \misc_cnfg_bits_reg[56] ;
  output \misc_cnfg_bits_reg[74] ;
  output \misc_cnfg_bits_reg[73] ;
  output \misc_cnfg_bits_reg[91] ;
  output \misc_cnfg_bits_reg[99] ;
  output \misc_cnfg_bits_reg[58] ;
  output \misc_cnfg_bits_reg[57] ;
  output \misc_cnfg_bits_reg[88] ;
  output \misc_cnfg_bits_reg[87] ;
  output \misc_cnfg_bits_reg[77] ;
  output \misc_cnfg_bits_reg[78] ;
  output \misc_cnfg_bits_reg[86] ;
  output \misc_cnfg_bits_reg[85] ;
  output [2:0]\misc_cnfg_bits_reg[111] ;
  output [2:0]\misc_cnfg_bits_reg[135] ;
  output [2:0]\misc_cnfg_bits_reg[123] ;
  output \fsm_cmd_bits_reg[1]_2 ;
  output psel_reg;
  output miso;
  output [159:0]\pwdata_reg[159] ;
  input [147:0]\prdata_sr_reg[147] ;
  input [38:0]\prdata_sr_reg[158] ;
  input rst_n;
  input [47:0]\prdata_sr_reg[47] ;
  input \prdata_sr[0]_i_5 ;
  input [17:0]\prdata_sr[29]_i_4 ;
  input [47:0]\prdata_sr[47]_i_5 ;
  input [47:0]\prdata_sr[47]_i_5_0 ;
  input [47:0]\prdata_sr[47]_i_5_1 ;
  input [47:0]\prdata_sr[47]_i_5_2 ;
  input \prdata_sr[1]_i_2 ;
  input [3:0]\prdata_sr[3]_i_3 ;
  input \prdata_sr[2]_i_6 ;
  input \prdata_sr[3]_i_3_0 ;
  input \prdata_sr_reg[4] ;
  input \prdata_sr_reg[5] ;
  input \prdata_sr_reg[5]_0 ;
  input \prdata_sr_reg[5]_1 ;
  input \prdata_sr[5]_i_3 ;
  input \prdata_sr[6]_i_3 ;
  input \prdata_sr_reg[7] ;
  input \prdata_sr_reg[7]_0 ;
  input \prdata_sr[7]_i_3 ;
  input \prdata_sr_reg[8] ;
  input \prdata_sr_reg[8]_0 ;
  input \prdata_sr[8]_i_4 ;
  input \prdata_sr[9]_i_2 ;
  input \prdata_sr[10]_i_2 ;
  input \prdata_sr[10]_i_2_0 ;
  input \prdata_sr[11]_i_2 ;
  input \prdata_sr[11]_i_2_0 ;
  input \prdata_sr_reg[77] ;
  input \prdata_sr[12]_i_2 ;
  input \prdata_sr[13]_i_2 ;
  input \prdata_sr[13]_i_2_0 ;
  input \prdata_sr[14]_i_2 ;
  input \prdata_sr[14]_i_5 ;
  input \prdata_sr[15]_i_2 ;
  input \prdata_sr[15]_i_2_0 ;
  input \prdata_sr[16]_i_2 ;
  input \prdata_sr[16]_i_2_0 ;
  input \prdata_sr[17]_i_2 ;
  input \prdata_sr[17]_i_5 ;
  input \prdata_sr[18]_i_2 ;
  input \prdata_sr[18]_i_2_0 ;
  input \prdata_sr[19]_i_2 ;
  input \prdata_sr_reg[73] ;
  input \prdata_sr[20]_i_5 ;
  input \prdata_sr[21]_i_2 ;
  input \prdata_sr[22]_i_6 ;
  input \prdata_sr[23]_i_2 ;
  input \prdata_sr[24]_i_2 ;
  input \prdata_sr[25]_i_2 ;
  input \prdata_sr[25]_i_2_0 ;
  input \prdata_sr[26]_i_2 ;
  input \prdata_sr[26]_i_2_0 ;
  input \prdata_sr_reg[48] ;
  input [26:0]\prdata_sr_reg[72] ;
  input \prdata_sr[27]_i_4 ;
  input \prdata_sr[28]_i_2 ;
  input \prdata_sr[28]_i_2_0 ;
  input \prdata_sr[29]_i_4_0 ;
  input \prdata_sr[30]_i_2 ;
  input \prdata_sr[30]_i_2_0 ;
  input \prdata_sr[31]_i_2 ;
  input \prdata_sr[31]_i_2_0 ;
  input [14:0]di;
  input \prdata_sr[32]_i_2 ;
  input \prdata_sr[33]_i_2 ;
  input \prdata_sr[34]_i_2 ;
  input \prdata_sr[35]_i_2 ;
  input \prdata_sr[36]_i_2 ;
  input \prdata_sr[37]_i_2 ;
  input \prdata_sr[38]_i_2 ;
  input \prdata_sr[39]_i_2 ;
  input \prdata_sr[40]_i_2 ;
  input \prdata_sr[41]_i_2 ;
  input \prdata_sr[42]_i_2 ;
  input \prdata_sr_reg[43] ;
  input \prdata_sr[44]_i_2 ;
  input \prdata_sr[45]_i_2 ;
  input \prdata_sr[46]_i_2 ;
  input \prdata_sr[47]_i_2 ;
  input \prdata_sr_reg[83] ;
  input \prdata_sr_reg[83]_0 ;
  input [15:0]rram_addr;
  input mclk;
  input \prdata_sr_reg[103] ;
  input \prdata_sr_reg[103]_0 ;
  input \prdata_sr_reg[104] ;
  input \prdata_sr_reg[104]_0 ;
  input \prdata_sr_reg[105] ;
  input \prdata_sr_reg[105]_0 ;
  input \prdata_sr_reg[106] ;
  input \prdata_sr_reg[107] ;
  input \prdata_sr_reg[108] ;
  input \prdata_sr_reg[109] ;
  input \prdata_sr_reg[110] ;
  input \prdata_sr_reg[111] ;
  input \prdata_sr_reg[112] ;
  input \prdata_sr_reg[113] ;
  input \prdata_sr_reg[113]_0 ;
  input \prdata_sr_reg[114] ;
  input [2:0]\prdata_sr_reg[118] ;
  input \prdata_sr_reg[117] ;
  input \prdata_sr[0]_i_5_0 ;
  input \prdata_sr[1]_i_4 ;
  input \prdata_sr[3]_i_3_1 ;
  input \prdata_sr_reg[82]_i_8 ;
  input [159:0]\prdata_sr_reg[159]_i_8 ;
  input [159:0]\prdata_sr_reg[159]_i_8_0 ;
  input [159:0]\prdata_sr_reg[159]_i_8_1 ;
  input [159:0]\prdata_sr_reg[159]_i_8_2 ;
  input [159:0]\prdata_sr_reg[159]_i_8_3 ;
  input [159:0]\prdata_sr_reg[159]_i_8_4 ;
  input [159:0]\prdata_sr_reg[159]_i_8_5 ;
  input [159:0]\prdata_sr_reg[159]_i_8_6 ;
  input [159:0]\prdata_sr_reg[159]_i_7 ;
  input [159:0]\prdata_sr_reg[159]_i_7_0 ;
  input [159:0]\prdata_sr_reg[159]_i_7_1 ;
  input [159:0]\prdata_sr_reg[159]_i_7_2 ;
  input [159:0]\prdata_sr_reg[159]_i_7_3 ;
  input [159:0]\prdata_sr_reg[159]_i_7_4 ;
  input [159:0]\prdata_sr_reg[159]_i_7_5 ;
  input [159:0]\prdata_sr_reg[159]_i_7_6 ;
  input \prdata_sr[119]_i_2 ;
  input \prdata_sr[119]_i_2_0 ;
  input [7:0]\prdata_sr[126]_i_2 ;
  input [0:0]\prdata_sr[152]_i_3 ;
  input \prdata_sr[152]_i_3_0 ;
  input \prdata_sr[152]_i_3_1 ;
  input \prdata_sr[152]_i_3_2 ;
  input \prdata_sr[152]_i_3_3 ;
  input \attempts_counter[7]_i_4 ;
  input \attempts_counter[7]_i_4_0 ;
  input \attempts_counter[7]_i_4_1 ;
  input \attempts_counter[7]_i_4_2 ;
  input \attempts_counter[7]_i_4_3 ;
  input \attempts_counter_reg[0] ;
  input \attempts_counter_reg[0]_0 ;
  input \attempts_counter_reg[0]_1 ;
  input \attempts_counter_reg[0]_2 ;
  input \attempts_counter_reg[0]_3 ;
  input set_rst_loop;
  input [1:0]\prdata_sr[78]_i_4 ;
  input \prdata_sr[9]_i_8 ;
  input fsm_go_reg;
  input \prdata_sr[9]_i_8_0 ;
  input \rram_addr[15]_i_55 ;
  input \FSM_sequential_state_reg[2]_i_16 ;
  input \mask[46]_i_3 ;
  input [47:0]\read_data_bits[3]_23 ;
  input \mask[40]_i_3 ;
  input \mask[36]_i_3 ;
  input \mask[41]_i_3 ;
  input \mask[42]_i_3 ;
  input \mask[47]_i_9 ;
  input \mask[39]_i_3 ;
  input \mask[45]_i_3 ;
  input \mask[8]_i_2 ;
  input \mask[9]_i_2 ;
  input \mask[12]_i_2 ;
  input \mask[10]_i_2 ;
  input \mask[11]_i_2 ;
  input \mask[7]_i_2 ;
  input \mask[13]_i_2 ;
  input \mask[14]_i_2 ;
  input \mask[15]_i_2 ;
  input \mask[16]_i_2 ;
  input \mask[37]_i_3 ;
  input \mask[38]_i_3 ;
  input \mask[25]_i_2 ;
  input \mask[26]_i_2 ;
  input \mask[33]_i_3 ;
  input \mask[44]_i_3 ;
  input \mask[34]_i_3 ;
  input \mask[46]_i_3_0 ;
  input \mask[27]_i_2 ;
  input \mask[28]_i_2 ;
  input \mask[19]_i_2 ;
  input \mask[20]_i_2 ;
  input \mask[3]_i_2 ;
  input \mask[5]_i_2 ;
  input \mask[4]_i_2 ;
  input \mask[6]_i_2 ;
  input \mask[17]_i_2 ;
  input \mask[18]_i_2 ;
  input \mask[43]_i_3 ;
  input \mask[35]_i_3 ;
  input \mask[1]_i_2 ;
  input \mask[2]_i_2 ;
  input \mask[31]_i_2 ;
  input \mask[32]_i_3 ;
  input \mask[22]_i_2 ;
  input \mask[21]_i_2 ;
  input \mask[29]_i_2 ;
  input \mask[30]_i_2 ;
  input \mask[23]_i_2 ;
  input \mask[24]_i_2 ;
  input \mask[0]_i_2 ;
  input fsm_go_reg_0;
  input sclk;
  input \prdata_sr_reg[0] ;
  input mosi;
  input \prdata_sr_reg[152] ;
  input \prdata_sr_reg[152]_0 ;
  input \prdata_sr_reg[153] ;
  input \prdata_sr_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[2]_i_16 ;
  wire [1:0]Q;
  wire [5:0]adc_upper_read_ref_lvl;
  wire [1:0]apb_st_reg;
  wire assert_preset;
  wire \attempts_counter[7]_i_4 ;
  wire \attempts_counter[7]_i_4_0 ;
  wire \attempts_counter[7]_i_4_1 ;
  wire \attempts_counter[7]_i_4_2 ;
  wire \attempts_counter[7]_i_4_3 ;
  wire \attempts_counter_reg[0] ;
  wire \attempts_counter_reg[0]_0 ;
  wire \attempts_counter_reg[0]_1 ;
  wire \attempts_counter_reg[0]_2 ;
  wire \attempts_counter_reg[0]_3 ;
  wire [1:0]\counter_reg[11] ;
  wire [0:0]\counter_reg[11]_0 ;
  wire [1:0]\counter_reg[11]_1 ;
  wire [0:0]\counter_reg[11]_2 ;
  wire [0:0]\counter_reg[1] ;
  wire [0:0]\counter_reg[1]_0 ;
  wire [0:0]\counter_reg[1]_1 ;
  wire [14:0]di;
  wire \fsm_cmd_bits_reg[0] ;
  wire \fsm_cmd_bits_reg[0]_0 ;
  wire \fsm_cmd_bits_reg[1] ;
  wire \fsm_cmd_bits_reg[1]_0 ;
  wire \fsm_cmd_bits_reg[1]_1 ;
  wire \fsm_cmd_bits_reg[1]_2 ;
  wire fsm_go_reg;
  wire fsm_go_reg_0;
  wire \mask[0]_i_2 ;
  wire \mask[10]_i_2 ;
  wire \mask[11]_i_2 ;
  wire \mask[12]_i_2 ;
  wire \mask[13]_i_2 ;
  wire \mask[14]_i_2 ;
  wire \mask[15]_i_2 ;
  wire \mask[16]_i_2 ;
  wire \mask[17]_i_2 ;
  wire \mask[18]_i_2 ;
  wire \mask[19]_i_2 ;
  wire \mask[1]_i_2 ;
  wire \mask[20]_i_2 ;
  wire \mask[21]_i_2 ;
  wire \mask[22]_i_2 ;
  wire \mask[23]_i_2 ;
  wire \mask[24]_i_2 ;
  wire \mask[25]_i_2 ;
  wire \mask[26]_i_2 ;
  wire \mask[27]_i_2 ;
  wire \mask[28]_i_2 ;
  wire \mask[29]_i_2 ;
  wire \mask[2]_i_2 ;
  wire \mask[30]_i_2 ;
  wire \mask[31]_i_2 ;
  wire \mask[32]_i_3 ;
  wire \mask[33]_i_3 ;
  wire \mask[34]_i_3 ;
  wire \mask[35]_i_3 ;
  wire \mask[36]_i_3 ;
  wire \mask[37]_i_3 ;
  wire \mask[38]_i_3 ;
  wire \mask[39]_i_3 ;
  wire \mask[3]_i_2 ;
  wire \mask[40]_i_3 ;
  wire \mask[41]_i_3 ;
  wire \mask[42]_i_3 ;
  wire \mask[43]_i_3 ;
  wire \mask[44]_i_3 ;
  wire \mask[45]_i_3 ;
  wire \mask[46]_i_3 ;
  wire \mask[46]_i_3_0 ;
  wire \mask[47]_i_9 ;
  wire \mask[4]_i_2 ;
  wire \mask[5]_i_2 ;
  wire \mask[6]_i_2 ;
  wire \mask[7]_i_2 ;
  wire \mask[8]_i_2 ;
  wire \mask[9]_i_2 ;
  wire mclk;
  wire misc_cnfg_bits1;
  wire \misc_cnfg_bits_reg[100] ;
  wire \misc_cnfg_bits_reg[100]_0 ;
  wire \misc_cnfg_bits_reg[101] ;
  wire \misc_cnfg_bits_reg[102] ;
  wire \misc_cnfg_bits_reg[103] ;
  wire [2:0]\misc_cnfg_bits_reg[111] ;
  wire [2:0]\misc_cnfg_bits_reg[123] ;
  wire [2:0]\misc_cnfg_bits_reg[135] ;
  wire \misc_cnfg_bits_reg[26] ;
  wire \misc_cnfg_bits_reg[32] ;
  wire \misc_cnfg_bits_reg[32]_0 ;
  wire \misc_cnfg_bits_reg[33] ;
  wire \misc_cnfg_bits_reg[33]_0 ;
  wire \misc_cnfg_bits_reg[33]_1 ;
  wire \misc_cnfg_bits_reg[33]_2 ;
  wire \misc_cnfg_bits_reg[33]_3 ;
  wire \misc_cnfg_bits_reg[33]_4 ;
  wire \misc_cnfg_bits_reg[53] ;
  wire \misc_cnfg_bits_reg[53]_0 ;
  wire \misc_cnfg_bits_reg[54] ;
  wire \misc_cnfg_bits_reg[54]_0 ;
  wire \misc_cnfg_bits_reg[54]_1 ;
  wire \misc_cnfg_bits_reg[54]_2 ;
  wire [1:0]\misc_cnfg_bits_reg[54]_3 ;
  wire \misc_cnfg_bits_reg[54]_4 ;
  wire \misc_cnfg_bits_reg[54]_5 ;
  wire \misc_cnfg_bits_reg[55] ;
  wire \misc_cnfg_bits_reg[55]_0 ;
  wire \misc_cnfg_bits_reg[56] ;
  wire \misc_cnfg_bits_reg[57] ;
  wire \misc_cnfg_bits_reg[58] ;
  wire \misc_cnfg_bits_reg[59] ;
  wire \misc_cnfg_bits_reg[60] ;
  wire \misc_cnfg_bits_reg[61] ;
  wire \misc_cnfg_bits_reg[62] ;
  wire \misc_cnfg_bits_reg[63] ;
  wire \misc_cnfg_bits_reg[64] ;
  wire \misc_cnfg_bits_reg[65] ;
  wire \misc_cnfg_bits_reg[66] ;
  wire \misc_cnfg_bits_reg[67] ;
  wire \misc_cnfg_bits_reg[68] ;
  wire \misc_cnfg_bits_reg[69] ;
  wire \misc_cnfg_bits_reg[70] ;
  wire \misc_cnfg_bits_reg[71] ;
  wire \misc_cnfg_bits_reg[72] ;
  wire \misc_cnfg_bits_reg[73] ;
  wire \misc_cnfg_bits_reg[74] ;
  wire \misc_cnfg_bits_reg[75] ;
  wire \misc_cnfg_bits_reg[76] ;
  wire \misc_cnfg_bits_reg[77] ;
  wire \misc_cnfg_bits_reg[78] ;
  wire \misc_cnfg_bits_reg[79] ;
  wire \misc_cnfg_bits_reg[80] ;
  wire \misc_cnfg_bits_reg[81] ;
  wire \misc_cnfg_bits_reg[82] ;
  wire \misc_cnfg_bits_reg[83] ;
  wire \misc_cnfg_bits_reg[84] ;
  wire \misc_cnfg_bits_reg[85] ;
  wire \misc_cnfg_bits_reg[86] ;
  wire \misc_cnfg_bits_reg[87] ;
  wire \misc_cnfg_bits_reg[88] ;
  wire \misc_cnfg_bits_reg[89] ;
  wire \misc_cnfg_bits_reg[90] ;
  wire \misc_cnfg_bits_reg[91] ;
  wire \misc_cnfg_bits_reg[92] ;
  wire \misc_cnfg_bits_reg[92]_0 ;
  wire \misc_cnfg_bits_reg[93] ;
  wire \misc_cnfg_bits_reg[94] ;
  wire \misc_cnfg_bits_reg[95] ;
  wire \misc_cnfg_bits_reg[96] ;
  wire \misc_cnfg_bits_reg[96]_0 ;
  wire \misc_cnfg_bits_reg[97] ;
  wire \misc_cnfg_bits_reg[98] ;
  wire \misc_cnfg_bits_reg[99] ;
  wire \misc_cnfg_bits_reg[9] ;
  wire miso;
  wire mosi;
  wire \paddr_reg[0]_rep__3 ;
  wire \paddr_reg[0]_rep__4 ;
  wire \paddr_reg[0]_rep__4_0 ;
  wire [0:0]\paddr_reg[1] ;
  wire [0:0]\paddr_reg[1]_0 ;
  wire [0:0]\paddr_reg[1]_1 ;
  wire [0:0]\paddr_reg[1]_2 ;
  wire [0:0]\paddr_reg[1]_3 ;
  wire \paddr_reg[1]_rep__4 ;
  wire [0:0]\paddr_reg[2] ;
  wire [0:0]\paddr_reg[2]_0 ;
  wire \paddr_reg[2]_1 ;
  wire [0:0]\paddr_reg[2]_10 ;
  wire [0:0]\paddr_reg[2]_11 ;
  wire \paddr_reg[2]_2 ;
  wire \paddr_reg[2]_3 ;
  wire [0:0]\paddr_reg[2]_4 ;
  wire [0:0]\paddr_reg[2]_5 ;
  wire [0:0]\paddr_reg[2]_6 ;
  wire [0:0]\paddr_reg[2]_7 ;
  wire [0:0]\paddr_reg[2]_8 ;
  wire [0:0]\paddr_reg[2]_9 ;
  wire \paddr_reg[3]_rep ;
  wire \paddr_reg[3]_rep_0 ;
  wire [0:0]\paddr_reg[4]_rep__0 ;
  wire [0:0]\paddr_reg[4]_rep__0_0 ;
  wire [0:0]\paddr_reg[4]_rep__0_1 ;
  wire [0:0]\paddr_reg[4]_rep__0_2 ;
  wire [0:0]\paddr_reg[4]_rep__0_3 ;
  wire [0:0]\paddr_reg[4]_rep__0_4 ;
  wire penable;
  wire [0:0]penable_reg;
  wire \prdata_sr[0]_i_5 ;
  wire \prdata_sr[0]_i_5_0 ;
  wire \prdata_sr[10]_i_2 ;
  wire \prdata_sr[10]_i_2_0 ;
  wire \prdata_sr[119]_i_2 ;
  wire \prdata_sr[119]_i_2_0 ;
  wire \prdata_sr[11]_i_2 ;
  wire \prdata_sr[11]_i_2_0 ;
  wire [7:0]\prdata_sr[126]_i_2 ;
  wire \prdata_sr[12]_i_2 ;
  wire \prdata_sr[13]_i_2 ;
  wire \prdata_sr[13]_i_2_0 ;
  wire \prdata_sr[14]_i_2 ;
  wire \prdata_sr[14]_i_5 ;
  wire [0:0]\prdata_sr[152]_i_3 ;
  wire \prdata_sr[152]_i_3_0 ;
  wire \prdata_sr[152]_i_3_1 ;
  wire \prdata_sr[152]_i_3_2 ;
  wire \prdata_sr[152]_i_3_3 ;
  wire \prdata_sr[15]_i_2 ;
  wire \prdata_sr[15]_i_2_0 ;
  wire \prdata_sr[16]_i_2 ;
  wire \prdata_sr[16]_i_2_0 ;
  wire \prdata_sr[17]_i_2 ;
  wire \prdata_sr[17]_i_5 ;
  wire \prdata_sr[18]_i_2 ;
  wire \prdata_sr[18]_i_2_0 ;
  wire \prdata_sr[19]_i_2 ;
  wire \prdata_sr[1]_i_2 ;
  wire \prdata_sr[1]_i_4 ;
  wire \prdata_sr[20]_i_5 ;
  wire \prdata_sr[21]_i_2 ;
  wire \prdata_sr[22]_i_6 ;
  wire \prdata_sr[23]_i_2 ;
  wire \prdata_sr[24]_i_2 ;
  wire \prdata_sr[25]_i_2 ;
  wire \prdata_sr[25]_i_2_0 ;
  wire \prdata_sr[26]_i_2 ;
  wire \prdata_sr[26]_i_2_0 ;
  wire \prdata_sr[27]_i_4 ;
  wire \prdata_sr[28]_i_2 ;
  wire \prdata_sr[28]_i_2_0 ;
  wire [17:0]\prdata_sr[29]_i_4 ;
  wire \prdata_sr[29]_i_4_0 ;
  wire \prdata_sr[2]_i_6 ;
  wire \prdata_sr[30]_i_2 ;
  wire \prdata_sr[30]_i_2_0 ;
  wire \prdata_sr[31]_i_2 ;
  wire \prdata_sr[31]_i_2_0 ;
  wire \prdata_sr[32]_i_2 ;
  wire \prdata_sr[33]_i_2 ;
  wire \prdata_sr[34]_i_2 ;
  wire \prdata_sr[35]_i_2 ;
  wire \prdata_sr[36]_i_2 ;
  wire \prdata_sr[37]_i_2 ;
  wire \prdata_sr[38]_i_2 ;
  wire \prdata_sr[39]_i_2 ;
  wire [3:0]\prdata_sr[3]_i_3 ;
  wire \prdata_sr[3]_i_3_0 ;
  wire \prdata_sr[3]_i_3_1 ;
  wire \prdata_sr[40]_i_2 ;
  wire \prdata_sr[41]_i_2 ;
  wire \prdata_sr[42]_i_2 ;
  wire \prdata_sr[44]_i_2 ;
  wire \prdata_sr[45]_i_2 ;
  wire \prdata_sr[46]_i_2 ;
  wire \prdata_sr[47]_i_2 ;
  wire [47:0]\prdata_sr[47]_i_5 ;
  wire [47:0]\prdata_sr[47]_i_5_0 ;
  wire [47:0]\prdata_sr[47]_i_5_1 ;
  wire [47:0]\prdata_sr[47]_i_5_2 ;
  wire \prdata_sr[5]_i_3 ;
  wire \prdata_sr[6]_i_3 ;
  wire [1:0]\prdata_sr[78]_i_4 ;
  wire \prdata_sr[7]_i_3 ;
  wire \prdata_sr[8]_i_4 ;
  wire \prdata_sr[9]_i_2 ;
  wire \prdata_sr[9]_i_8 ;
  wire \prdata_sr[9]_i_8_0 ;
  wire \prdata_sr_reg[0] ;
  wire \prdata_sr_reg[0]_0 ;
  wire \prdata_sr_reg[103] ;
  wire \prdata_sr_reg[103]_0 ;
  wire \prdata_sr_reg[104] ;
  wire \prdata_sr_reg[104]_0 ;
  wire \prdata_sr_reg[105] ;
  wire \prdata_sr_reg[105]_0 ;
  wire \prdata_sr_reg[106] ;
  wire \prdata_sr_reg[107] ;
  wire \prdata_sr_reg[108] ;
  wire \prdata_sr_reg[109] ;
  wire \prdata_sr_reg[110] ;
  wire \prdata_sr_reg[111] ;
  wire \prdata_sr_reg[112] ;
  wire \prdata_sr_reg[113] ;
  wire \prdata_sr_reg[113]_0 ;
  wire \prdata_sr_reg[114] ;
  wire \prdata_sr_reg[117] ;
  wire [2:0]\prdata_sr_reg[118] ;
  wire [147:0]\prdata_sr_reg[147] ;
  wire \prdata_sr_reg[152] ;
  wire \prdata_sr_reg[152]_0 ;
  wire \prdata_sr_reg[153] ;
  wire [38:0]\prdata_sr_reg[158] ;
  wire [159:0]\prdata_sr_reg[159]_i_7 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_0 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_1 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_2 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_3 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_4 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_5 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_6 ;
  wire [159:0]\prdata_sr_reg[159]_i_8 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_0 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_1 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_2 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_3 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_4 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_5 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_6 ;
  wire \prdata_sr_reg[43] ;
  wire [47:0]\prdata_sr_reg[47] ;
  wire \prdata_sr_reg[48] ;
  wire \prdata_sr_reg[4] ;
  wire \prdata_sr_reg[5] ;
  wire \prdata_sr_reg[5]_0 ;
  wire \prdata_sr_reg[5]_1 ;
  wire [26:0]\prdata_sr_reg[72] ;
  wire \prdata_sr_reg[73] ;
  wire \prdata_sr_reg[77] ;
  wire \prdata_sr_reg[7] ;
  wire \prdata_sr_reg[7]_0 ;
  wire \prdata_sr_reg[82]_i_8 ;
  wire \prdata_sr_reg[83] ;
  wire \prdata_sr_reg[83]_0 ;
  wire \prdata_sr_reg[8] ;
  wire \prdata_sr_reg[8]_0 ;
  wire preset_n;
  wire preset_n_reg;
  wire psel_reg;
  wire \pw_loop[7]_i_9 ;
  wire \pw_loop_reg[5] ;
  wire [159:0]\pwdata_reg[159] ;
  wire pwrite;
  wire [2:0]\rangei_reg[3] ;
  wire [2:0]\rangei_reg[3]_0 ;
  wire [47:0]\read_data_bits[3]_23 ;
  wire [15:0]rram_addr;
  wire \rram_addr[15]_i_55 ;
  wire rst_n;
  wire sclk;
  wire set_rst_loop;
  wire set_rst_loop_reg;
  wire set_rst_loop_reg_0;
  wire set_rst_loop_reg_1;
  wire [1:0]spi_st;
  wire u_apb_fsm_n_10;
  wire u_apb_fsm_n_11;
  wire u_apb_fsm_n_8;
  wire u_apb_fsm_n_9;
  wire u_spi_fsm_n_11;
  wire u_spi_fsm_n_12;
  wire u_spi_fsm_n_13;
  wire u_spi_fsm_n_155;
  wire u_spi_fsm_n_156;
  wire u_spi_fsm_n_157;
  wire u_spi_fsm_n_20;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_itrx_apbm_fsm u_apb_fsm
       (.\FSM_onehot_apb_st[1]_i_4 (u_spi_fsm_n_157),
        .\FSM_onehot_apb_st_reg[0]_0 (u_apb_fsm_n_8),
        .\FSM_onehot_apb_st_reg[0]_1 (u_apb_fsm_n_11),
        .\FSM_onehot_apb_st_reg[0]_2 (u_spi_fsm_n_155),
        .\FSM_onehot_apb_st_reg[1]_0 (u_spi_fsm_n_12),
        .\FSM_onehot_apb_st_reg[2]_0 (u_apb_fsm_n_9),
        .Q(spi_st),
        .apb_st_reg(apb_st_reg),
        .assert_preset(assert_preset),
        .assert_preset_reg(u_apb_fsm_n_10),
        .fsm_go_reg(fsm_go_reg_0),
        .fsm_go_reg_0(\paddr_reg[4]_rep__0 ),
        .fsm_go_reg_1(fsm_go_reg),
        .misc_cnfg_bits1(misc_cnfg_bits1),
        .\misc_cnfg_bits_reg[0] (u_spi_fsm_n_20),
        .penable(penable),
        .penable_reg_0(penable_reg),
        .penable_reg_1(\prdata_sr_reg[0] ),
        .penable_reg_2(u_spi_fsm_n_13),
        .penable_reg_3(u_spi_fsm_n_156),
        .preset_n(preset_n),
        .preset_n_reg_0(preset_n_reg),
        .preset_n_reg_1(u_spi_fsm_n_11),
        .psel_reg_0(psel_reg),
        .pwrite(pwrite),
        .rst_n(rst_n),
        .sclk(sclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_itrx_apbm_spi_fsm u_spi_fsm
       (.E(E),
        .\FSM_onehot_apb_st_reg[0] (u_spi_fsm_n_12),
        .\FSM_onehot_apb_st_reg[0]_0 (u_apb_fsm_n_8),
        .\FSM_onehot_apb_st_reg[1] (u_spi_fsm_n_11),
        .\FSM_onehot_apb_st_reg[1]_0 (u_apb_fsm_n_10),
        .\FSM_onehot_apb_st_reg[1]_1 (u_apb_fsm_n_9),
        .\FSM_sequential_spi_st_reg[1]_0 (spi_st),
        .\FSM_sequential_spi_st_reg[1]_1 (u_apb_fsm_n_11),
        .\FSM_sequential_spi_st_reg[2]_0 (u_spi_fsm_n_157),
        .\FSM_sequential_state_reg[2]_i_16 (\FSM_sequential_state_reg[2]_i_16 ),
        .Q(Q),
        .adc_upper_read_ref_lvl(adc_upper_read_ref_lvl),
        .apb_st_reg(apb_st_reg),
        .assert_preset(assert_preset),
        .assert_preset_reg_0(u_spi_fsm_n_156),
        .\attempts_counter[7]_i_4 (\attempts_counter[7]_i_4 ),
        .\attempts_counter[7]_i_4_0 (\attempts_counter[7]_i_4_0 ),
        .\attempts_counter[7]_i_4_1 (\attempts_counter[7]_i_4_1 ),
        .\attempts_counter[7]_i_4_2 (\attempts_counter[7]_i_4_2 ),
        .\attempts_counter[7]_i_4_3 (\attempts_counter[7]_i_4_3 ),
        .\attempts_counter_reg[0] (\attempts_counter_reg[0] ),
        .\attempts_counter_reg[0]_0 (\attempts_counter_reg[0]_0 ),
        .\attempts_counter_reg[0]_1 (\attempts_counter_reg[0]_1 ),
        .\attempts_counter_reg[0]_2 (\attempts_counter_reg[0]_2 ),
        .\attempts_counter_reg[0]_3 (\attempts_counter_reg[0]_3 ),
        .\counter_reg[11] (\counter_reg[11] ),
        .\counter_reg[11]_0 (\counter_reg[11]_0 ),
        .\counter_reg[11]_1 (\counter_reg[11]_1 ),
        .\counter_reg[11]_2 (\counter_reg[11]_2 ),
        .\counter_reg[1] (\counter_reg[1] ),
        .\counter_reg[1]_0 (\counter_reg[1]_0 ),
        .\counter_reg[1]_1 (\counter_reg[1]_1 ),
        .di(di),
        .\fsm_cmd_bits_reg[0] (\fsm_cmd_bits_reg[0] ),
        .\fsm_cmd_bits_reg[0]_0 (\fsm_cmd_bits_reg[0]_0 ),
        .\fsm_cmd_bits_reg[1] (\fsm_cmd_bits_reg[1] ),
        .\fsm_cmd_bits_reg[1]_0 (\fsm_cmd_bits_reg[1]_0 ),
        .\fsm_cmd_bits_reg[1]_1 (\fsm_cmd_bits_reg[1]_1 ),
        .\fsm_cmd_bits_reg[1]_2 (\fsm_cmd_bits_reg[1]_2 ),
        .\mask[0]_i_2 (\mask[0]_i_2 ),
        .\mask[10]_i_2 (\mask[10]_i_2 ),
        .\mask[11]_i_2 (\mask[11]_i_2 ),
        .\mask[12]_i_2 (\mask[12]_i_2 ),
        .\mask[13]_i_2 (\mask[13]_i_2 ),
        .\mask[14]_i_2 (\mask[14]_i_2 ),
        .\mask[15]_i_2 (\mask[15]_i_2 ),
        .\mask[16]_i_2 (\mask[16]_i_2 ),
        .\mask[17]_i_2 (\mask[17]_i_2 ),
        .\mask[18]_i_2 (\mask[18]_i_2 ),
        .\mask[19]_i_2 (\mask[19]_i_2 ),
        .\mask[1]_i_2 (\mask[1]_i_2 ),
        .\mask[20]_i_2 (\mask[20]_i_2 ),
        .\mask[21]_i_2 (\mask[21]_i_2 ),
        .\mask[22]_i_2 (\mask[22]_i_2 ),
        .\mask[23]_i_2 (\mask[23]_i_2 ),
        .\mask[24]_i_2 (\mask[24]_i_2 ),
        .\mask[25]_i_2 (\mask[25]_i_2 ),
        .\mask[26]_i_2 (\mask[26]_i_2 ),
        .\mask[27]_i_2 (\mask[27]_i_2 ),
        .\mask[28]_i_2 (\mask[28]_i_2 ),
        .\mask[29]_i_2 (\mask[29]_i_2 ),
        .\mask[2]_i_2 (\mask[2]_i_2 ),
        .\mask[30]_i_2 (\mask[30]_i_2 ),
        .\mask[31]_i_2 (\mask[31]_i_2 ),
        .\mask[32]_i_3 (\mask[32]_i_3 ),
        .\mask[33]_i_3 (\mask[33]_i_3 ),
        .\mask[34]_i_3 (\mask[34]_i_3 ),
        .\mask[35]_i_3 (\mask[35]_i_3 ),
        .\mask[36]_i_3 (\mask[36]_i_3 ),
        .\mask[37]_i_3 (\mask[37]_i_3 ),
        .\mask[38]_i_3 (\mask[38]_i_3 ),
        .\mask[39]_i_3 (\mask[39]_i_3 ),
        .\mask[3]_i_2 (\mask[3]_i_2 ),
        .\mask[40]_i_3 (\mask[40]_i_3 ),
        .\mask[41]_i_3 (\mask[41]_i_3 ),
        .\mask[42]_i_3 (\mask[42]_i_3 ),
        .\mask[43]_i_3 (\mask[43]_i_3 ),
        .\mask[44]_i_3 (\mask[44]_i_3 ),
        .\mask[45]_i_3 (\mask[45]_i_3 ),
        .\mask[46]_i_3 (\mask[46]_i_3 ),
        .\mask[46]_i_3_0 (\mask[46]_i_3_0 ),
        .\mask[47]_i_9 (\mask[47]_i_9 ),
        .\mask[4]_i_2 (\mask[4]_i_2 ),
        .\mask[5]_i_2 (\mask[5]_i_2 ),
        .\mask[6]_i_2 (\mask[6]_i_2 ),
        .\mask[7]_i_2 (\mask[7]_i_2 ),
        .\mask[8]_i_2 (\mask[8]_i_2 ),
        .\mask[9]_i_2 (\mask[9]_i_2 ),
        .mclk(mclk),
        .misc_cnfg_bits1(misc_cnfg_bits1),
        .\misc_cnfg_bits_reg[100] (\misc_cnfg_bits_reg[100] ),
        .\misc_cnfg_bits_reg[100]_0 (\misc_cnfg_bits_reg[100]_0 ),
        .\misc_cnfg_bits_reg[101] (\misc_cnfg_bits_reg[101] ),
        .\misc_cnfg_bits_reg[102] (\misc_cnfg_bits_reg[102] ),
        .\misc_cnfg_bits_reg[103] (\misc_cnfg_bits_reg[103] ),
        .\misc_cnfg_bits_reg[111] (\misc_cnfg_bits_reg[111] ),
        .\misc_cnfg_bits_reg[123] (\misc_cnfg_bits_reg[123] ),
        .\misc_cnfg_bits_reg[135] (\misc_cnfg_bits_reg[135] ),
        .\misc_cnfg_bits_reg[26] (\misc_cnfg_bits_reg[26] ),
        .\misc_cnfg_bits_reg[32] (\misc_cnfg_bits_reg[32] ),
        .\misc_cnfg_bits_reg[32]_0 (\misc_cnfg_bits_reg[32]_0 ),
        .\misc_cnfg_bits_reg[33] (\misc_cnfg_bits_reg[33] ),
        .\misc_cnfg_bits_reg[33]_0 (\misc_cnfg_bits_reg[33]_0 ),
        .\misc_cnfg_bits_reg[33]_1 (\misc_cnfg_bits_reg[33]_1 ),
        .\misc_cnfg_bits_reg[33]_2 (\misc_cnfg_bits_reg[33]_2 ),
        .\misc_cnfg_bits_reg[33]_3 (\misc_cnfg_bits_reg[33]_3 ),
        .\misc_cnfg_bits_reg[33]_4 (\misc_cnfg_bits_reg[33]_4 ),
        .\misc_cnfg_bits_reg[53] (\misc_cnfg_bits_reg[53] ),
        .\misc_cnfg_bits_reg[53]_0 (\misc_cnfg_bits_reg[53]_0 ),
        .\misc_cnfg_bits_reg[54] (\misc_cnfg_bits_reg[54] ),
        .\misc_cnfg_bits_reg[54]_0 (\misc_cnfg_bits_reg[54]_0 ),
        .\misc_cnfg_bits_reg[54]_1 (\misc_cnfg_bits_reg[54]_1 ),
        .\misc_cnfg_bits_reg[54]_2 (\misc_cnfg_bits_reg[54]_2 ),
        .\misc_cnfg_bits_reg[54]_3 (\misc_cnfg_bits_reg[54]_3 ),
        .\misc_cnfg_bits_reg[54]_4 (\misc_cnfg_bits_reg[54]_4 ),
        .\misc_cnfg_bits_reg[54]_5 (\misc_cnfg_bits_reg[54]_5 ),
        .\misc_cnfg_bits_reg[55] (\misc_cnfg_bits_reg[55] ),
        .\misc_cnfg_bits_reg[55]_0 (\misc_cnfg_bits_reg[55]_0 ),
        .\misc_cnfg_bits_reg[56] (\misc_cnfg_bits_reg[56] ),
        .\misc_cnfg_bits_reg[57] (\misc_cnfg_bits_reg[57] ),
        .\misc_cnfg_bits_reg[58] (\misc_cnfg_bits_reg[58] ),
        .\misc_cnfg_bits_reg[59] (\misc_cnfg_bits_reg[59] ),
        .\misc_cnfg_bits_reg[60] (\misc_cnfg_bits_reg[60] ),
        .\misc_cnfg_bits_reg[61] (\misc_cnfg_bits_reg[61] ),
        .\misc_cnfg_bits_reg[62] (\misc_cnfg_bits_reg[62] ),
        .\misc_cnfg_bits_reg[63] (\misc_cnfg_bits_reg[63] ),
        .\misc_cnfg_bits_reg[64] (\misc_cnfg_bits_reg[64] ),
        .\misc_cnfg_bits_reg[65] (\misc_cnfg_bits_reg[65] ),
        .\misc_cnfg_bits_reg[66] (\misc_cnfg_bits_reg[66] ),
        .\misc_cnfg_bits_reg[67] (\misc_cnfg_bits_reg[67] ),
        .\misc_cnfg_bits_reg[68] (\misc_cnfg_bits_reg[68] ),
        .\misc_cnfg_bits_reg[69] (\misc_cnfg_bits_reg[69] ),
        .\misc_cnfg_bits_reg[70] (\misc_cnfg_bits_reg[70] ),
        .\misc_cnfg_bits_reg[71] (\misc_cnfg_bits_reg[71] ),
        .\misc_cnfg_bits_reg[72] (\misc_cnfg_bits_reg[72] ),
        .\misc_cnfg_bits_reg[73] (\misc_cnfg_bits_reg[73] ),
        .\misc_cnfg_bits_reg[74] (\misc_cnfg_bits_reg[74] ),
        .\misc_cnfg_bits_reg[75] (\misc_cnfg_bits_reg[75] ),
        .\misc_cnfg_bits_reg[76] (\misc_cnfg_bits_reg[76] ),
        .\misc_cnfg_bits_reg[77] (\misc_cnfg_bits_reg[77] ),
        .\misc_cnfg_bits_reg[78] (\misc_cnfg_bits_reg[78] ),
        .\misc_cnfg_bits_reg[79] (\misc_cnfg_bits_reg[79] ),
        .\misc_cnfg_bits_reg[80] (\misc_cnfg_bits_reg[80] ),
        .\misc_cnfg_bits_reg[81] (\misc_cnfg_bits_reg[81] ),
        .\misc_cnfg_bits_reg[82] (\misc_cnfg_bits_reg[82] ),
        .\misc_cnfg_bits_reg[83] (\misc_cnfg_bits_reg[83] ),
        .\misc_cnfg_bits_reg[84] (\misc_cnfg_bits_reg[84] ),
        .\misc_cnfg_bits_reg[85] (\misc_cnfg_bits_reg[85] ),
        .\misc_cnfg_bits_reg[86] (\misc_cnfg_bits_reg[86] ),
        .\misc_cnfg_bits_reg[87] (\misc_cnfg_bits_reg[87] ),
        .\misc_cnfg_bits_reg[88] (\misc_cnfg_bits_reg[88] ),
        .\misc_cnfg_bits_reg[89] (\misc_cnfg_bits_reg[89] ),
        .\misc_cnfg_bits_reg[90] (\misc_cnfg_bits_reg[90] ),
        .\misc_cnfg_bits_reg[91] (\misc_cnfg_bits_reg[91] ),
        .\misc_cnfg_bits_reg[92] (\misc_cnfg_bits_reg[92] ),
        .\misc_cnfg_bits_reg[92]_0 (\misc_cnfg_bits_reg[92]_0 ),
        .\misc_cnfg_bits_reg[93] (\misc_cnfg_bits_reg[93] ),
        .\misc_cnfg_bits_reg[94] (\misc_cnfg_bits_reg[94] ),
        .\misc_cnfg_bits_reg[95] (\misc_cnfg_bits_reg[95] ),
        .\misc_cnfg_bits_reg[96] (\misc_cnfg_bits_reg[96] ),
        .\misc_cnfg_bits_reg[96]_0 (\misc_cnfg_bits_reg[96]_0 ),
        .\misc_cnfg_bits_reg[97] (\misc_cnfg_bits_reg[97] ),
        .\misc_cnfg_bits_reg[98] (\misc_cnfg_bits_reg[98] ),
        .\misc_cnfg_bits_reg[99] (\misc_cnfg_bits_reg[99] ),
        .\misc_cnfg_bits_reg[9] (\misc_cnfg_bits_reg[9] ),
        .miso(miso),
        .mosi(mosi),
        .\paddr_reg[0]_rep__3_0 (\paddr_reg[0]_rep__3 ),
        .\paddr_reg[0]_rep__4_0 (\paddr_reg[0]_rep__4 ),
        .\paddr_reg[0]_rep__4_1 (\paddr_reg[0]_rep__4_0 ),
        .\paddr_reg[1]_0 (\paddr_reg[1] ),
        .\paddr_reg[1]_1 (\paddr_reg[1]_0 ),
        .\paddr_reg[1]_2 (\paddr_reg[1]_1 ),
        .\paddr_reg[1]_3 (\paddr_reg[1]_2 ),
        .\paddr_reg[1]_4 (\paddr_reg[1]_3 ),
        .\paddr_reg[1]_rep__4_0 (\paddr_reg[1]_rep__4 ),
        .\paddr_reg[2]_0 (\paddr_reg[2] ),
        .\paddr_reg[2]_1 (\paddr_reg[2]_0 ),
        .\paddr_reg[2]_10 (\paddr_reg[2]_9 ),
        .\paddr_reg[2]_11 (\paddr_reg[2]_10 ),
        .\paddr_reg[2]_12 (\paddr_reg[2]_11 ),
        .\paddr_reg[2]_2 (\paddr_reg[2]_1 ),
        .\paddr_reg[2]_3 (\paddr_reg[2]_2 ),
        .\paddr_reg[2]_4 (\paddr_reg[2]_3 ),
        .\paddr_reg[2]_5 (\paddr_reg[2]_4 ),
        .\paddr_reg[2]_6 (\paddr_reg[2]_5 ),
        .\paddr_reg[2]_7 (\paddr_reg[2]_6 ),
        .\paddr_reg[2]_8 (\paddr_reg[2]_7 ),
        .\paddr_reg[2]_9 (\paddr_reg[2]_8 ),
        .\paddr_reg[3]_rep_0 (\paddr_reg[3]_rep ),
        .\paddr_reg[3]_rep_1 (\paddr_reg[3]_rep_0 ),
        .\paddr_reg[4]_rep__0_0 (u_spi_fsm_n_20),
        .\paddr_reg[4]_rep__0_1 (\paddr_reg[4]_rep__0 ),
        .\paddr_reg[4]_rep__0_2 (\paddr_reg[4]_rep__0_0 ),
        .\paddr_reg[4]_rep__0_3 (\paddr_reg[4]_rep__0_1 ),
        .\paddr_reg[4]_rep__0_4 (\paddr_reg[4]_rep__0_2 ),
        .\paddr_reg[4]_rep__0_5 (\paddr_reg[4]_rep__0_3 ),
        .\paddr_reg[4]_rep__0_6 (\paddr_reg[4]_rep__0_4 ),
        .penable(penable),
        .penable_reg(u_spi_fsm_n_155),
        .\prdata_sr[0]_i_5_0 (\prdata_sr[0]_i_5 ),
        .\prdata_sr[0]_i_5_1 (\prdata_sr[0]_i_5_0 ),
        .\prdata_sr[10]_i_2_0 (\prdata_sr[10]_i_2 ),
        .\prdata_sr[10]_i_2_1 (\prdata_sr[10]_i_2_0 ),
        .\prdata_sr[119]_i_2_0 (\prdata_sr[119]_i_2 ),
        .\prdata_sr[119]_i_2_1 (\prdata_sr[119]_i_2_0 ),
        .\prdata_sr[11]_i_2_0 (\prdata_sr[11]_i_2 ),
        .\prdata_sr[11]_i_2_1 (\prdata_sr[11]_i_2_0 ),
        .\prdata_sr[126]_i_2_0 (\prdata_sr[126]_i_2 ),
        .\prdata_sr[12]_i_2_0 (\prdata_sr[12]_i_2 ),
        .\prdata_sr[13]_i_2_0 (\prdata_sr[13]_i_2 ),
        .\prdata_sr[13]_i_2_1 (\prdata_sr[13]_i_2_0 ),
        .\prdata_sr[14]_i_2_0 (\prdata_sr[14]_i_2 ),
        .\prdata_sr[14]_i_5 (\prdata_sr[14]_i_5 ),
        .\prdata_sr[152]_i_3 (\prdata_sr[152]_i_3 ),
        .\prdata_sr[152]_i_3_0 (\prdata_sr[152]_i_3_0 ),
        .\prdata_sr[152]_i_3_1 (\prdata_sr[152]_i_3_1 ),
        .\prdata_sr[152]_i_3_2 (\prdata_sr[152]_i_3_2 ),
        .\prdata_sr[152]_i_3_3 (\prdata_sr[152]_i_3_3 ),
        .\prdata_sr[15]_i_2_0 (\prdata_sr[15]_i_2 ),
        .\prdata_sr[15]_i_2_1 (\prdata_sr[15]_i_2_0 ),
        .\prdata_sr[16]_i_2_0 (\prdata_sr[16]_i_2 ),
        .\prdata_sr[16]_i_2_1 (\prdata_sr[16]_i_2_0 ),
        .\prdata_sr[17]_i_2_0 (\prdata_sr[17]_i_2 ),
        .\prdata_sr[17]_i_5 (\prdata_sr[17]_i_5 ),
        .\prdata_sr[18]_i_2_0 (\prdata_sr[18]_i_2 ),
        .\prdata_sr[18]_i_2_1 (\prdata_sr[18]_i_2_0 ),
        .\prdata_sr[19]_i_2_0 (\prdata_sr[19]_i_2 ),
        .\prdata_sr[1]_i_2_0 (\prdata_sr[1]_i_2 ),
        .\prdata_sr[1]_i_4_0 (\prdata_sr[1]_i_4 ),
        .\prdata_sr[20]_i_5_0 (\prdata_sr[20]_i_5 ),
        .\prdata_sr[21]_i_2_0 (\prdata_sr[21]_i_2 ),
        .\prdata_sr[22]_i_6_0 (\prdata_sr[22]_i_6 ),
        .\prdata_sr[23]_i_2_0 (\prdata_sr[23]_i_2 ),
        .\prdata_sr[24]_i_2_0 (\prdata_sr[24]_i_2 ),
        .\prdata_sr[25]_i_2_0 (\prdata_sr[25]_i_2 ),
        .\prdata_sr[25]_i_2_1 (\prdata_sr[25]_i_2_0 ),
        .\prdata_sr[26]_i_2_0 (\prdata_sr[26]_i_2 ),
        .\prdata_sr[26]_i_2_1 (\prdata_sr[26]_i_2_0 ),
        .\prdata_sr[27]_i_4_0 (\prdata_sr[27]_i_4 ),
        .\prdata_sr[28]_i_2_0 (\prdata_sr[28]_i_2 ),
        .\prdata_sr[28]_i_2_1 (\prdata_sr[28]_i_2_0 ),
        .\prdata_sr[29]_i_4_0 (\prdata_sr[29]_i_4 ),
        .\prdata_sr[29]_i_4_1 (\prdata_sr[29]_i_4_0 ),
        .\prdata_sr[2]_i_6_0 (\prdata_sr[2]_i_6 ),
        .\prdata_sr[30]_i_2_0 (\prdata_sr[30]_i_2 ),
        .\prdata_sr[30]_i_2_1 (\prdata_sr[30]_i_2_0 ),
        .\prdata_sr[31]_i_2_0 (\prdata_sr[31]_i_2 ),
        .\prdata_sr[31]_i_2_1 (\prdata_sr[31]_i_2_0 ),
        .\prdata_sr[32]_i_2_0 (\prdata_sr[32]_i_2 ),
        .\prdata_sr[33]_i_2_0 (\prdata_sr[33]_i_2 ),
        .\prdata_sr[34]_i_2_0 (\prdata_sr[34]_i_2 ),
        .\prdata_sr[35]_i_2_0 (\prdata_sr[35]_i_2 ),
        .\prdata_sr[36]_i_2_0 (\prdata_sr[36]_i_2 ),
        .\prdata_sr[37]_i_2_0 (\prdata_sr[37]_i_2 ),
        .\prdata_sr[38]_i_2_0 (\prdata_sr[38]_i_2 ),
        .\prdata_sr[39]_i_2_0 (\prdata_sr[39]_i_2 ),
        .\prdata_sr[3]_i_3_0 (\prdata_sr[3]_i_3 ),
        .\prdata_sr[3]_i_3_1 (\prdata_sr[3]_i_3_0 ),
        .\prdata_sr[3]_i_3_2 (\prdata_sr[3]_i_3_1 ),
        .\prdata_sr[40]_i_2_0 (\prdata_sr[40]_i_2 ),
        .\prdata_sr[41]_i_2_0 (\prdata_sr[41]_i_2 ),
        .\prdata_sr[42]_i_2_0 (\prdata_sr[42]_i_2 ),
        .\prdata_sr[44]_i_2_0 (\prdata_sr[44]_i_2 ),
        .\prdata_sr[45]_i_2_0 (\prdata_sr[45]_i_2 ),
        .\prdata_sr[46]_i_2_0 (\prdata_sr[46]_i_2 ),
        .\prdata_sr[47]_i_2_0 (\prdata_sr[47]_i_2 ),
        .\prdata_sr[47]_i_5_0 (\prdata_sr[47]_i_5 ),
        .\prdata_sr[47]_i_5_1 (\prdata_sr[47]_i_5_0 ),
        .\prdata_sr[47]_i_5_2 (\prdata_sr[47]_i_5_1 ),
        .\prdata_sr[47]_i_5_3 (\prdata_sr[47]_i_5_2 ),
        .\prdata_sr[5]_i_3_0 (\prdata_sr[5]_i_3 ),
        .\prdata_sr[6]_i_3_0 (\prdata_sr[6]_i_3 ),
        .\prdata_sr[78]_i_4 (\prdata_sr[78]_i_4 ),
        .\prdata_sr[7]_i_3_0 (\prdata_sr[7]_i_3 ),
        .\prdata_sr[8]_i_24 (fsm_go_reg),
        .\prdata_sr[8]_i_4_0 (\prdata_sr[8]_i_4 ),
        .\prdata_sr[9]_i_2_0 (\prdata_sr[9]_i_2 ),
        .\prdata_sr[9]_i_8 (\prdata_sr[9]_i_8 ),
        .\prdata_sr[9]_i_8_0 (\prdata_sr[9]_i_8_0 ),
        .\prdata_sr_reg[0]_0 (\prdata_sr_reg[0] ),
        .\prdata_sr_reg[0]_1 (\prdata_sr_reg[0]_0 ),
        .\prdata_sr_reg[103]_0 (\prdata_sr_reg[103] ),
        .\prdata_sr_reg[103]_1 (\prdata_sr_reg[103]_0 ),
        .\prdata_sr_reg[104]_0 (\prdata_sr_reg[104] ),
        .\prdata_sr_reg[104]_1 (\prdata_sr_reg[104]_0 ),
        .\prdata_sr_reg[105]_0 (\prdata_sr_reg[105] ),
        .\prdata_sr_reg[105]_1 (\prdata_sr_reg[105]_0 ),
        .\prdata_sr_reg[106]_0 (\prdata_sr_reg[106] ),
        .\prdata_sr_reg[107]_0 (\prdata_sr_reg[107] ),
        .\prdata_sr_reg[108]_0 (\prdata_sr_reg[108] ),
        .\prdata_sr_reg[109]_0 (\prdata_sr_reg[109] ),
        .\prdata_sr_reg[110]_0 (\prdata_sr_reg[110] ),
        .\prdata_sr_reg[111]_0 (\prdata_sr_reg[111] ),
        .\prdata_sr_reg[112]_0 (\prdata_sr_reg[112] ),
        .\prdata_sr_reg[113]_0 (\prdata_sr_reg[113] ),
        .\prdata_sr_reg[113]_1 (\prdata_sr_reg[113]_0 ),
        .\prdata_sr_reg[114]_0 (\prdata_sr_reg[114] ),
        .\prdata_sr_reg[117]_0 (\prdata_sr_reg[117] ),
        .\prdata_sr_reg[118]_0 (\prdata_sr_reg[118] ),
        .\prdata_sr_reg[147]_0 (\prdata_sr_reg[147] ),
        .\prdata_sr_reg[152]_0 (\prdata_sr_reg[152] ),
        .\prdata_sr_reg[152]_1 (\prdata_sr_reg[152]_0 ),
        .\prdata_sr_reg[153]_0 (\prdata_sr_reg[153] ),
        .\prdata_sr_reg[158]_0 (\prdata_sr_reg[158] ),
        .\prdata_sr_reg[159]_i_7_0 (\prdata_sr_reg[159]_i_7 ),
        .\prdata_sr_reg[159]_i_7_1 (\prdata_sr_reg[159]_i_7_0 ),
        .\prdata_sr_reg[159]_i_7_2 (\prdata_sr_reg[159]_i_7_1 ),
        .\prdata_sr_reg[159]_i_7_3 (\prdata_sr_reg[159]_i_7_2 ),
        .\prdata_sr_reg[159]_i_7_4 (\prdata_sr_reg[159]_i_7_3 ),
        .\prdata_sr_reg[159]_i_7_5 (\prdata_sr_reg[159]_i_7_4 ),
        .\prdata_sr_reg[159]_i_7_6 (\prdata_sr_reg[159]_i_7_5 ),
        .\prdata_sr_reg[159]_i_7_7 (\prdata_sr_reg[159]_i_7_6 ),
        .\prdata_sr_reg[159]_i_8_0 (\prdata_sr_reg[159]_i_8 ),
        .\prdata_sr_reg[159]_i_8_1 (\prdata_sr_reg[159]_i_8_0 ),
        .\prdata_sr_reg[159]_i_8_2 (\prdata_sr_reg[159]_i_8_1 ),
        .\prdata_sr_reg[159]_i_8_3 (\prdata_sr_reg[159]_i_8_2 ),
        .\prdata_sr_reg[159]_i_8_4 (\prdata_sr_reg[159]_i_8_3 ),
        .\prdata_sr_reg[159]_i_8_5 (\prdata_sr_reg[159]_i_8_4 ),
        .\prdata_sr_reg[159]_i_8_6 (\prdata_sr_reg[159]_i_8_5 ),
        .\prdata_sr_reg[159]_i_8_7 (\prdata_sr_reg[159]_i_8_6 ),
        .\prdata_sr_reg[43]_0 (\prdata_sr_reg[43] ),
        .\prdata_sr_reg[47]_0 (\prdata_sr_reg[47] ),
        .\prdata_sr_reg[48]_0 (\prdata_sr_reg[48] ),
        .\prdata_sr_reg[4]_0 (\prdata_sr_reg[4] ),
        .\prdata_sr_reg[5]_0 (\prdata_sr_reg[5] ),
        .\prdata_sr_reg[5]_1 (\prdata_sr_reg[5]_0 ),
        .\prdata_sr_reg[5]_2 (\prdata_sr_reg[5]_1 ),
        .\prdata_sr_reg[72]_0 (\prdata_sr_reg[72] ),
        .\prdata_sr_reg[73]_0 (\prdata_sr_reg[73] ),
        .\prdata_sr_reg[77]_0 (\prdata_sr_reg[77] ),
        .\prdata_sr_reg[7]_0 (\prdata_sr_reg[7] ),
        .\prdata_sr_reg[7]_1 (\prdata_sr_reg[7]_0 ),
        .\prdata_sr_reg[82]_i_8_0 (\prdata_sr_reg[82]_i_8 ),
        .\prdata_sr_reg[83]_0 (\prdata_sr_reg[83] ),
        .\prdata_sr_reg[83]_1 (\prdata_sr_reg[83]_0 ),
        .\prdata_sr_reg[8]_0 (\prdata_sr_reg[8] ),
        .\prdata_sr_reg[8]_1 (\prdata_sr_reg[8]_0 ),
        .preset_n(preset_n),
        .\pw_loop[7]_i_9 (\pw_loop[7]_i_9 ),
        .\pw_loop_reg[5] (\pw_loop_reg[5] ),
        .\pwdata_reg[159]_0 (\pwdata_reg[159] ),
        .pwrite(pwrite),
        .pwrite_reg_0(u_spi_fsm_n_13),
        .\rangei_reg[3] (\rangei_reg[3] ),
        .\rangei_reg[3]_0 (\rangei_reg[3]_0 ),
        .\read_data_bits[3]_23 (\read_data_bits[3]_23 ),
        .rram_addr(rram_addr),
        .\rram_addr[15]_i_55_0 (\rram_addr[15]_i_55 ),
        .sclk(sclk),
        .set_rst_loop(set_rst_loop),
        .set_rst_loop_reg(set_rst_loop_reg),
        .set_rst_loop_reg_0(set_rst_loop_reg_0),
        .set_rst_loop_reg_1(set_rst_loop_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_itrx_apbm_spi_fsm
   (pwrite,
    assert_preset,
    E,
    Q,
    \paddr_reg[1]_0 ,
    \paddr_reg[2]_0 ,
    \paddr_reg[2]_1 ,
    \misc_cnfg_bits_reg[33] ,
    \misc_cnfg_bits_reg[26] ,
    \misc_cnfg_bits_reg[33]_0 ,
    \FSM_onehot_apb_st_reg[1] ,
    \FSM_onehot_apb_st_reg[0] ,
    pwrite_reg_0,
    \FSM_sequential_spi_st_reg[1]_0 ,
    \paddr_reg[2]_2 ,
    \paddr_reg[3]_rep_0 ,
    \paddr_reg[1]_rep__4_0 ,
    \paddr_reg[0]_rep__3_0 ,
    \paddr_reg[4]_rep__0_0 ,
    \paddr_reg[3]_rep_1 ,
    \paddr_reg[0]_rep__4_0 ,
    \paddr_reg[0]_rep__4_1 ,
    \paddr_reg[2]_3 ,
    \paddr_reg[2]_4 ,
    \paddr_reg[2]_5 ,
    \paddr_reg[2]_6 ,
    \paddr_reg[1]_1 ,
    \paddr_reg[4]_rep__0_1 ,
    \paddr_reg[2]_7 ,
    \paddr_reg[2]_8 ,
    \paddr_reg[4]_rep__0_2 ,
    \paddr_reg[4]_rep__0_3 ,
    \paddr_reg[1]_2 ,
    \paddr_reg[1]_3 ,
    \paddr_reg[1]_4 ,
    \paddr_reg[4]_rep__0_4 ,
    \paddr_reg[2]_9 ,
    \paddr_reg[2]_10 ,
    \paddr_reg[2]_11 ,
    \paddr_reg[2]_12 ,
    \paddr_reg[4]_rep__0_5 ,
    \paddr_reg[4]_rep__0_6 ,
    \rangei_reg[3] ,
    \rangei_reg[3]_0 ,
    adc_upper_read_ref_lvl,
    \pw_loop_reg[5] ,
    \pw_loop[7]_i_9 ,
    set_rst_loop_reg,
    set_rst_loop_reg_0,
    set_rst_loop_reg_1,
    \misc_cnfg_bits_reg[55] ,
    \misc_cnfg_bits_reg[55]_0 ,
    \fsm_cmd_bits_reg[0] ,
    \misc_cnfg_bits_reg[32] ,
    \counter_reg[1] ,
    \counter_reg[1]_0 ,
    \misc_cnfg_bits_reg[54] ,
    \misc_cnfg_bits_reg[32]_0 ,
    \misc_cnfg_bits_reg[54]_0 ,
    \counter_reg[11] ,
    \misc_cnfg_bits_reg[33]_1 ,
    \misc_cnfg_bits_reg[33]_2 ,
    \counter_reg[11]_0 ,
    \counter_reg[11]_1 ,
    \counter_reg[11]_2 ,
    \misc_cnfg_bits_reg[54]_1 ,
    \misc_cnfg_bits_reg[54]_2 ,
    \misc_cnfg_bits_reg[53] ,
    \misc_cnfg_bits_reg[33]_3 ,
    \misc_cnfg_bits_reg[33]_4 ,
    \misc_cnfg_bits_reg[53]_0 ,
    \misc_cnfg_bits_reg[54]_3 ,
    \misc_cnfg_bits_reg[54]_4 ,
    \misc_cnfg_bits_reg[54]_5 ,
    \counter_reg[1]_1 ,
    \misc_cnfg_bits_reg[9] ,
    \fsm_cmd_bits_reg[1] ,
    \fsm_cmd_bits_reg[0]_0 ,
    \misc_cnfg_bits_reg[92] ,
    \misc_cnfg_bits_reg[92]_0 ,
    \misc_cnfg_bits_reg[97] ,
    \misc_cnfg_bits_reg[96] ,
    \misc_cnfg_bits_reg[100] ,
    \misc_cnfg_bits_reg[96]_0 ,
    \fsm_cmd_bits_reg[1]_0 ,
    \misc_cnfg_bits_reg[103] ,
    \misc_cnfg_bits_reg[98] ,
    \misc_cnfg_bits_reg[101] ,
    \misc_cnfg_bits_reg[95] ,
    \misc_cnfg_bits_reg[70] ,
    \misc_cnfg_bits_reg[69] ,
    \misc_cnfg_bits_reg[72] ,
    \misc_cnfg_bits_reg[71] ,
    \misc_cnfg_bits_reg[65] ,
    \misc_cnfg_bits_reg[64] ,
    \misc_cnfg_bits_reg[67] ,
    \misc_cnfg_bits_reg[63] ,
    \misc_cnfg_bits_reg[68] ,
    \misc_cnfg_bits_reg[66] ,
    \misc_cnfg_bits_reg[94] ,
    \misc_cnfg_bits_reg[93] ,
    \misc_cnfg_bits_reg[82] ,
    \misc_cnfg_bits_reg[81] ,
    \misc_cnfg_bits_reg[100]_0 ,
    \misc_cnfg_bits_reg[89] ,
    \misc_cnfg_bits_reg[102] ,
    \misc_cnfg_bits_reg[90] ,
    \fsm_cmd_bits_reg[1]_1 ,
    \misc_cnfg_bits_reg[75] ,
    \misc_cnfg_bits_reg[76] ,
    \misc_cnfg_bits_reg[83] ,
    \misc_cnfg_bits_reg[84] ,
    \misc_cnfg_bits_reg[61] ,
    \misc_cnfg_bits_reg[59] ,
    \misc_cnfg_bits_reg[62] ,
    \misc_cnfg_bits_reg[60] ,
    \misc_cnfg_bits_reg[80] ,
    \misc_cnfg_bits_reg[79] ,
    \misc_cnfg_bits_reg[56] ,
    \misc_cnfg_bits_reg[74] ,
    \misc_cnfg_bits_reg[73] ,
    \misc_cnfg_bits_reg[91] ,
    \misc_cnfg_bits_reg[99] ,
    \misc_cnfg_bits_reg[58] ,
    \misc_cnfg_bits_reg[57] ,
    \misc_cnfg_bits_reg[88] ,
    \misc_cnfg_bits_reg[87] ,
    \misc_cnfg_bits_reg[77] ,
    \misc_cnfg_bits_reg[78] ,
    \misc_cnfg_bits_reg[86] ,
    \misc_cnfg_bits_reg[85] ,
    \misc_cnfg_bits_reg[111] ,
    \misc_cnfg_bits_reg[135] ,
    \misc_cnfg_bits_reg[123] ,
    \fsm_cmd_bits_reg[1]_2 ,
    penable_reg,
    assert_preset_reg_0,
    \FSM_sequential_spi_st_reg[2]_0 ,
    miso,
    \pwdata_reg[159]_0 ,
    sclk,
    \prdata_sr_reg[0]_0 ,
    mosi,
    misc_cnfg_bits1,
    \prdata_sr_reg[147]_0 ,
    \prdata_sr_reg[158]_0 ,
    apb_st_reg,
    \FSM_onehot_apb_st_reg[0]_0 ,
    \prdata_sr_reg[47]_0 ,
    \prdata_sr[0]_i_5_0 ,
    \prdata_sr[29]_i_4_0 ,
    \prdata_sr[47]_i_5_0 ,
    \prdata_sr[47]_i_5_1 ,
    \prdata_sr[47]_i_5_2 ,
    \prdata_sr[47]_i_5_3 ,
    \prdata_sr[1]_i_2_0 ,
    \prdata_sr[3]_i_3_0 ,
    \prdata_sr[2]_i_6_0 ,
    \prdata_sr[3]_i_3_1 ,
    \prdata_sr_reg[4]_0 ,
    \prdata_sr_reg[5]_0 ,
    \prdata_sr_reg[5]_1 ,
    \prdata_sr_reg[5]_2 ,
    \prdata_sr[5]_i_3_0 ,
    \prdata_sr[6]_i_3_0 ,
    \prdata_sr_reg[7]_0 ,
    \prdata_sr_reg[7]_1 ,
    \prdata_sr[7]_i_3_0 ,
    \prdata_sr_reg[8]_0 ,
    \prdata_sr_reg[8]_1 ,
    \prdata_sr[8]_i_4_0 ,
    \prdata_sr[9]_i_2_0 ,
    \prdata_sr[10]_i_2_0 ,
    \prdata_sr[10]_i_2_1 ,
    \prdata_sr[11]_i_2_0 ,
    \prdata_sr[11]_i_2_1 ,
    \prdata_sr_reg[77]_0 ,
    \prdata_sr[12]_i_2_0 ,
    \prdata_sr[13]_i_2_0 ,
    \prdata_sr[13]_i_2_1 ,
    \prdata_sr[14]_i_2_0 ,
    \prdata_sr[14]_i_5 ,
    \prdata_sr[15]_i_2_0 ,
    \prdata_sr[15]_i_2_1 ,
    \prdata_sr[16]_i_2_0 ,
    \prdata_sr[16]_i_2_1 ,
    \prdata_sr[17]_i_2_0 ,
    \prdata_sr[17]_i_5 ,
    \prdata_sr[18]_i_2_0 ,
    \prdata_sr[18]_i_2_1 ,
    \prdata_sr[19]_i_2_0 ,
    \prdata_sr_reg[73]_0 ,
    \prdata_sr[20]_i_5_0 ,
    \prdata_sr[21]_i_2_0 ,
    \prdata_sr[22]_i_6_0 ,
    \prdata_sr[23]_i_2_0 ,
    \prdata_sr[24]_i_2_0 ,
    \prdata_sr[25]_i_2_0 ,
    \prdata_sr[25]_i_2_1 ,
    \prdata_sr[26]_i_2_0 ,
    \prdata_sr[26]_i_2_1 ,
    \prdata_sr_reg[48]_0 ,
    \prdata_sr_reg[72]_0 ,
    \prdata_sr[27]_i_4_0 ,
    \prdata_sr[28]_i_2_0 ,
    \prdata_sr[28]_i_2_1 ,
    \prdata_sr[29]_i_4_1 ,
    \prdata_sr[30]_i_2_0 ,
    \prdata_sr[30]_i_2_1 ,
    \prdata_sr[31]_i_2_0 ,
    \prdata_sr[31]_i_2_1 ,
    di,
    \prdata_sr[32]_i_2_0 ,
    \prdata_sr[33]_i_2_0 ,
    \prdata_sr[34]_i_2_0 ,
    \prdata_sr[35]_i_2_0 ,
    \prdata_sr[36]_i_2_0 ,
    \prdata_sr[37]_i_2_0 ,
    \prdata_sr[38]_i_2_0 ,
    \prdata_sr[39]_i_2_0 ,
    \prdata_sr[40]_i_2_0 ,
    \prdata_sr[41]_i_2_0 ,
    \prdata_sr[42]_i_2_0 ,
    \prdata_sr_reg[43]_0 ,
    \prdata_sr[44]_i_2_0 ,
    \prdata_sr[45]_i_2_0 ,
    \prdata_sr[46]_i_2_0 ,
    \prdata_sr[47]_i_2_0 ,
    \prdata_sr_reg[83]_0 ,
    \prdata_sr_reg[83]_1 ,
    rram_addr,
    mclk,
    \prdata_sr_reg[103]_0 ,
    \prdata_sr_reg[103]_1 ,
    \prdata_sr_reg[104]_0 ,
    \prdata_sr_reg[104]_1 ,
    \prdata_sr_reg[105]_0 ,
    \prdata_sr_reg[105]_1 ,
    \prdata_sr_reg[106]_0 ,
    \prdata_sr_reg[107]_0 ,
    \prdata_sr_reg[108]_0 ,
    \prdata_sr_reg[109]_0 ,
    \prdata_sr_reg[110]_0 ,
    \prdata_sr_reg[111]_0 ,
    \prdata_sr_reg[112]_0 ,
    \prdata_sr_reg[113]_0 ,
    \prdata_sr_reg[113]_1 ,
    \prdata_sr_reg[114]_0 ,
    \prdata_sr_reg[118]_0 ,
    \prdata_sr_reg[117]_0 ,
    \prdata_sr[0]_i_5_1 ,
    \prdata_sr[1]_i_4_0 ,
    \prdata_sr[3]_i_3_2 ,
    \prdata_sr_reg[82]_i_8_0 ,
    \prdata_sr_reg[159]_i_8_0 ,
    \prdata_sr_reg[159]_i_8_1 ,
    \prdata_sr_reg[159]_i_8_2 ,
    \prdata_sr_reg[159]_i_8_3 ,
    \prdata_sr_reg[159]_i_8_4 ,
    \prdata_sr_reg[159]_i_8_5 ,
    \prdata_sr_reg[159]_i_8_6 ,
    \prdata_sr_reg[159]_i_8_7 ,
    \prdata_sr_reg[159]_i_7_0 ,
    \prdata_sr_reg[159]_i_7_1 ,
    \prdata_sr_reg[159]_i_7_2 ,
    \prdata_sr_reg[159]_i_7_3 ,
    \prdata_sr_reg[159]_i_7_4 ,
    \prdata_sr_reg[159]_i_7_5 ,
    \prdata_sr_reg[159]_i_7_6 ,
    \prdata_sr_reg[159]_i_7_7 ,
    \prdata_sr[119]_i_2_0 ,
    \prdata_sr[119]_i_2_1 ,
    \prdata_sr[126]_i_2_0 ,
    \prdata_sr[152]_i_3 ,
    \prdata_sr[152]_i_3_0 ,
    \prdata_sr[152]_i_3_1 ,
    \prdata_sr[152]_i_3_2 ,
    \prdata_sr[152]_i_3_3 ,
    \attempts_counter[7]_i_4 ,
    \attempts_counter[7]_i_4_0 ,
    \attempts_counter[7]_i_4_1 ,
    \attempts_counter[7]_i_4_2 ,
    \attempts_counter[7]_i_4_3 ,
    \attempts_counter_reg[0] ,
    \attempts_counter_reg[0]_0 ,
    \attempts_counter_reg[0]_1 ,
    \attempts_counter_reg[0]_2 ,
    \attempts_counter_reg[0]_3 ,
    set_rst_loop,
    \prdata_sr[78]_i_4 ,
    \prdata_sr[9]_i_8 ,
    \prdata_sr[8]_i_24 ,
    \prdata_sr[9]_i_8_0 ,
    \rram_addr[15]_i_55_0 ,
    \FSM_sequential_state_reg[2]_i_16 ,
    \mask[46]_i_3 ,
    \read_data_bits[3]_23 ,
    \mask[40]_i_3 ,
    \mask[36]_i_3 ,
    \mask[41]_i_3 ,
    \mask[42]_i_3 ,
    \mask[47]_i_9 ,
    \mask[39]_i_3 ,
    \mask[45]_i_3 ,
    \mask[8]_i_2 ,
    \mask[9]_i_2 ,
    \mask[12]_i_2 ,
    \mask[10]_i_2 ,
    \mask[11]_i_2 ,
    \mask[7]_i_2 ,
    \mask[13]_i_2 ,
    \mask[14]_i_2 ,
    \mask[15]_i_2 ,
    \mask[16]_i_2 ,
    \mask[37]_i_3 ,
    \mask[38]_i_3 ,
    \mask[25]_i_2 ,
    \mask[26]_i_2 ,
    \mask[33]_i_3 ,
    \mask[44]_i_3 ,
    \mask[34]_i_3 ,
    \mask[46]_i_3_0 ,
    \mask[27]_i_2 ,
    \mask[28]_i_2 ,
    \mask[19]_i_2 ,
    \mask[20]_i_2 ,
    \mask[3]_i_2 ,
    \mask[5]_i_2 ,
    \mask[4]_i_2 ,
    \mask[6]_i_2 ,
    \mask[17]_i_2 ,
    \mask[18]_i_2 ,
    \mask[43]_i_3 ,
    \mask[35]_i_3 ,
    \mask[1]_i_2 ,
    \mask[2]_i_2 ,
    \mask[31]_i_2 ,
    \mask[32]_i_3 ,
    \mask[22]_i_2 ,
    \mask[21]_i_2 ,
    \mask[29]_i_2 ,
    \mask[30]_i_2 ,
    \mask[23]_i_2 ,
    \mask[24]_i_2 ,
    \mask[0]_i_2 ,
    penable,
    \FSM_sequential_spi_st_reg[1]_1 ,
    \FSM_onehot_apb_st_reg[1]_0 ,
    \FSM_onehot_apb_st_reg[1]_1 ,
    preset_n,
    \prdata_sr_reg[152]_0 ,
    \prdata_sr_reg[152]_1 ,
    \prdata_sr_reg[153]_0 ,
    \prdata_sr_reg[0]_1 );
  output pwrite;
  output assert_preset;
  output [0:0]E;
  output [1:0]Q;
  output [0:0]\paddr_reg[1]_0 ;
  output [0:0]\paddr_reg[2]_0 ;
  output [0:0]\paddr_reg[2]_1 ;
  output \misc_cnfg_bits_reg[33] ;
  output \misc_cnfg_bits_reg[26] ;
  output \misc_cnfg_bits_reg[33]_0 ;
  output \FSM_onehot_apb_st_reg[1] ;
  output \FSM_onehot_apb_st_reg[0] ;
  output pwrite_reg_0;
  output [1:0]\FSM_sequential_spi_st_reg[1]_0 ;
  output \paddr_reg[2]_2 ;
  output \paddr_reg[3]_rep_0 ;
  output \paddr_reg[1]_rep__4_0 ;
  output \paddr_reg[0]_rep__3_0 ;
  output \paddr_reg[4]_rep__0_0 ;
  output \paddr_reg[3]_rep_1 ;
  output \paddr_reg[0]_rep__4_0 ;
  output \paddr_reg[0]_rep__4_1 ;
  output \paddr_reg[2]_3 ;
  output \paddr_reg[2]_4 ;
  output [0:0]\paddr_reg[2]_5 ;
  output [0:0]\paddr_reg[2]_6 ;
  output [0:0]\paddr_reg[1]_1 ;
  output [0:0]\paddr_reg[4]_rep__0_1 ;
  output [0:0]\paddr_reg[2]_7 ;
  output [0:0]\paddr_reg[2]_8 ;
  output [0:0]\paddr_reg[4]_rep__0_2 ;
  output [0:0]\paddr_reg[4]_rep__0_3 ;
  output [0:0]\paddr_reg[1]_2 ;
  output [0:0]\paddr_reg[1]_3 ;
  output [0:0]\paddr_reg[1]_4 ;
  output [0:0]\paddr_reg[4]_rep__0_4 ;
  output [0:0]\paddr_reg[2]_9 ;
  output [0:0]\paddr_reg[2]_10 ;
  output [0:0]\paddr_reg[2]_11 ;
  output [0:0]\paddr_reg[2]_12 ;
  output [0:0]\paddr_reg[4]_rep__0_5 ;
  output [0:0]\paddr_reg[4]_rep__0_6 ;
  output [2:0]\rangei_reg[3] ;
  output [2:0]\rangei_reg[3]_0 ;
  output [5:0]adc_upper_read_ref_lvl;
  output \pw_loop_reg[5] ;
  output \pw_loop[7]_i_9 ;
  output set_rst_loop_reg;
  output set_rst_loop_reg_0;
  output set_rst_loop_reg_1;
  output \misc_cnfg_bits_reg[55] ;
  output \misc_cnfg_bits_reg[55]_0 ;
  output \fsm_cmd_bits_reg[0] ;
  output \misc_cnfg_bits_reg[32] ;
  output [0:0]\counter_reg[1] ;
  output [0:0]\counter_reg[1]_0 ;
  output \misc_cnfg_bits_reg[54] ;
  output \misc_cnfg_bits_reg[32]_0 ;
  output \misc_cnfg_bits_reg[54]_0 ;
  output [1:0]\counter_reg[11] ;
  output \misc_cnfg_bits_reg[33]_1 ;
  output \misc_cnfg_bits_reg[33]_2 ;
  output [0:0]\counter_reg[11]_0 ;
  output [1:0]\counter_reg[11]_1 ;
  output [0:0]\counter_reg[11]_2 ;
  output \misc_cnfg_bits_reg[54]_1 ;
  output \misc_cnfg_bits_reg[54]_2 ;
  output \misc_cnfg_bits_reg[53] ;
  output \misc_cnfg_bits_reg[33]_3 ;
  output \misc_cnfg_bits_reg[33]_4 ;
  output \misc_cnfg_bits_reg[53]_0 ;
  output [1:0]\misc_cnfg_bits_reg[54]_3 ;
  output \misc_cnfg_bits_reg[54]_4 ;
  output \misc_cnfg_bits_reg[54]_5 ;
  output [0:0]\counter_reg[1]_1 ;
  output \misc_cnfg_bits_reg[9] ;
  output \fsm_cmd_bits_reg[1] ;
  output \fsm_cmd_bits_reg[0]_0 ;
  output \misc_cnfg_bits_reg[92] ;
  output \misc_cnfg_bits_reg[92]_0 ;
  output \misc_cnfg_bits_reg[97] ;
  output \misc_cnfg_bits_reg[96] ;
  output \misc_cnfg_bits_reg[100] ;
  output \misc_cnfg_bits_reg[96]_0 ;
  output \fsm_cmd_bits_reg[1]_0 ;
  output \misc_cnfg_bits_reg[103] ;
  output \misc_cnfg_bits_reg[98] ;
  output \misc_cnfg_bits_reg[101] ;
  output \misc_cnfg_bits_reg[95] ;
  output \misc_cnfg_bits_reg[70] ;
  output \misc_cnfg_bits_reg[69] ;
  output \misc_cnfg_bits_reg[72] ;
  output \misc_cnfg_bits_reg[71] ;
  output \misc_cnfg_bits_reg[65] ;
  output \misc_cnfg_bits_reg[64] ;
  output \misc_cnfg_bits_reg[67] ;
  output \misc_cnfg_bits_reg[63] ;
  output \misc_cnfg_bits_reg[68] ;
  output \misc_cnfg_bits_reg[66] ;
  output \misc_cnfg_bits_reg[94] ;
  output \misc_cnfg_bits_reg[93] ;
  output \misc_cnfg_bits_reg[82] ;
  output \misc_cnfg_bits_reg[81] ;
  output \misc_cnfg_bits_reg[100]_0 ;
  output \misc_cnfg_bits_reg[89] ;
  output \misc_cnfg_bits_reg[102] ;
  output \misc_cnfg_bits_reg[90] ;
  output \fsm_cmd_bits_reg[1]_1 ;
  output \misc_cnfg_bits_reg[75] ;
  output \misc_cnfg_bits_reg[76] ;
  output \misc_cnfg_bits_reg[83] ;
  output \misc_cnfg_bits_reg[84] ;
  output \misc_cnfg_bits_reg[61] ;
  output \misc_cnfg_bits_reg[59] ;
  output \misc_cnfg_bits_reg[62] ;
  output \misc_cnfg_bits_reg[60] ;
  output \misc_cnfg_bits_reg[80] ;
  output \misc_cnfg_bits_reg[79] ;
  output \misc_cnfg_bits_reg[56] ;
  output \misc_cnfg_bits_reg[74] ;
  output \misc_cnfg_bits_reg[73] ;
  output \misc_cnfg_bits_reg[91] ;
  output \misc_cnfg_bits_reg[99] ;
  output \misc_cnfg_bits_reg[58] ;
  output \misc_cnfg_bits_reg[57] ;
  output \misc_cnfg_bits_reg[88] ;
  output \misc_cnfg_bits_reg[87] ;
  output \misc_cnfg_bits_reg[77] ;
  output \misc_cnfg_bits_reg[78] ;
  output \misc_cnfg_bits_reg[86] ;
  output \misc_cnfg_bits_reg[85] ;
  output [2:0]\misc_cnfg_bits_reg[111] ;
  output [2:0]\misc_cnfg_bits_reg[135] ;
  output [2:0]\misc_cnfg_bits_reg[123] ;
  output \fsm_cmd_bits_reg[1]_2 ;
  output penable_reg;
  output assert_preset_reg_0;
  output \FSM_sequential_spi_st_reg[2]_0 ;
  output miso;
  output [159:0]\pwdata_reg[159]_0 ;
  input sclk;
  input \prdata_sr_reg[0]_0 ;
  input mosi;
  input misc_cnfg_bits1;
  input [147:0]\prdata_sr_reg[147]_0 ;
  input [38:0]\prdata_sr_reg[158]_0 ;
  input [1:0]apb_st_reg;
  input \FSM_onehot_apb_st_reg[0]_0 ;
  input [47:0]\prdata_sr_reg[47]_0 ;
  input \prdata_sr[0]_i_5_0 ;
  input [17:0]\prdata_sr[29]_i_4_0 ;
  input [47:0]\prdata_sr[47]_i_5_0 ;
  input [47:0]\prdata_sr[47]_i_5_1 ;
  input [47:0]\prdata_sr[47]_i_5_2 ;
  input [47:0]\prdata_sr[47]_i_5_3 ;
  input \prdata_sr[1]_i_2_0 ;
  input [3:0]\prdata_sr[3]_i_3_0 ;
  input \prdata_sr[2]_i_6_0 ;
  input \prdata_sr[3]_i_3_1 ;
  input \prdata_sr_reg[4]_0 ;
  input \prdata_sr_reg[5]_0 ;
  input \prdata_sr_reg[5]_1 ;
  input \prdata_sr_reg[5]_2 ;
  input \prdata_sr[5]_i_3_0 ;
  input \prdata_sr[6]_i_3_0 ;
  input \prdata_sr_reg[7]_0 ;
  input \prdata_sr_reg[7]_1 ;
  input \prdata_sr[7]_i_3_0 ;
  input \prdata_sr_reg[8]_0 ;
  input \prdata_sr_reg[8]_1 ;
  input \prdata_sr[8]_i_4_0 ;
  input \prdata_sr[9]_i_2_0 ;
  input \prdata_sr[10]_i_2_0 ;
  input \prdata_sr[10]_i_2_1 ;
  input \prdata_sr[11]_i_2_0 ;
  input \prdata_sr[11]_i_2_1 ;
  input \prdata_sr_reg[77]_0 ;
  input \prdata_sr[12]_i_2_0 ;
  input \prdata_sr[13]_i_2_0 ;
  input \prdata_sr[13]_i_2_1 ;
  input \prdata_sr[14]_i_2_0 ;
  input \prdata_sr[14]_i_5 ;
  input \prdata_sr[15]_i_2_0 ;
  input \prdata_sr[15]_i_2_1 ;
  input \prdata_sr[16]_i_2_0 ;
  input \prdata_sr[16]_i_2_1 ;
  input \prdata_sr[17]_i_2_0 ;
  input \prdata_sr[17]_i_5 ;
  input \prdata_sr[18]_i_2_0 ;
  input \prdata_sr[18]_i_2_1 ;
  input \prdata_sr[19]_i_2_0 ;
  input \prdata_sr_reg[73]_0 ;
  input \prdata_sr[20]_i_5_0 ;
  input \prdata_sr[21]_i_2_0 ;
  input \prdata_sr[22]_i_6_0 ;
  input \prdata_sr[23]_i_2_0 ;
  input \prdata_sr[24]_i_2_0 ;
  input \prdata_sr[25]_i_2_0 ;
  input \prdata_sr[25]_i_2_1 ;
  input \prdata_sr[26]_i_2_0 ;
  input \prdata_sr[26]_i_2_1 ;
  input \prdata_sr_reg[48]_0 ;
  input [26:0]\prdata_sr_reg[72]_0 ;
  input \prdata_sr[27]_i_4_0 ;
  input \prdata_sr[28]_i_2_0 ;
  input \prdata_sr[28]_i_2_1 ;
  input \prdata_sr[29]_i_4_1 ;
  input \prdata_sr[30]_i_2_0 ;
  input \prdata_sr[30]_i_2_1 ;
  input \prdata_sr[31]_i_2_0 ;
  input \prdata_sr[31]_i_2_1 ;
  input [14:0]di;
  input \prdata_sr[32]_i_2_0 ;
  input \prdata_sr[33]_i_2_0 ;
  input \prdata_sr[34]_i_2_0 ;
  input \prdata_sr[35]_i_2_0 ;
  input \prdata_sr[36]_i_2_0 ;
  input \prdata_sr[37]_i_2_0 ;
  input \prdata_sr[38]_i_2_0 ;
  input \prdata_sr[39]_i_2_0 ;
  input \prdata_sr[40]_i_2_0 ;
  input \prdata_sr[41]_i_2_0 ;
  input \prdata_sr[42]_i_2_0 ;
  input \prdata_sr_reg[43]_0 ;
  input \prdata_sr[44]_i_2_0 ;
  input \prdata_sr[45]_i_2_0 ;
  input \prdata_sr[46]_i_2_0 ;
  input \prdata_sr[47]_i_2_0 ;
  input \prdata_sr_reg[83]_0 ;
  input \prdata_sr_reg[83]_1 ;
  input [15:0]rram_addr;
  input mclk;
  input \prdata_sr_reg[103]_0 ;
  input \prdata_sr_reg[103]_1 ;
  input \prdata_sr_reg[104]_0 ;
  input \prdata_sr_reg[104]_1 ;
  input \prdata_sr_reg[105]_0 ;
  input \prdata_sr_reg[105]_1 ;
  input \prdata_sr_reg[106]_0 ;
  input \prdata_sr_reg[107]_0 ;
  input \prdata_sr_reg[108]_0 ;
  input \prdata_sr_reg[109]_0 ;
  input \prdata_sr_reg[110]_0 ;
  input \prdata_sr_reg[111]_0 ;
  input \prdata_sr_reg[112]_0 ;
  input \prdata_sr_reg[113]_0 ;
  input \prdata_sr_reg[113]_1 ;
  input \prdata_sr_reg[114]_0 ;
  input [2:0]\prdata_sr_reg[118]_0 ;
  input \prdata_sr_reg[117]_0 ;
  input \prdata_sr[0]_i_5_1 ;
  input \prdata_sr[1]_i_4_0 ;
  input \prdata_sr[3]_i_3_2 ;
  input \prdata_sr_reg[82]_i_8_0 ;
  input [159:0]\prdata_sr_reg[159]_i_8_0 ;
  input [159:0]\prdata_sr_reg[159]_i_8_1 ;
  input [159:0]\prdata_sr_reg[159]_i_8_2 ;
  input [159:0]\prdata_sr_reg[159]_i_8_3 ;
  input [159:0]\prdata_sr_reg[159]_i_8_4 ;
  input [159:0]\prdata_sr_reg[159]_i_8_5 ;
  input [159:0]\prdata_sr_reg[159]_i_8_6 ;
  input [159:0]\prdata_sr_reg[159]_i_8_7 ;
  input [159:0]\prdata_sr_reg[159]_i_7_0 ;
  input [159:0]\prdata_sr_reg[159]_i_7_1 ;
  input [159:0]\prdata_sr_reg[159]_i_7_2 ;
  input [159:0]\prdata_sr_reg[159]_i_7_3 ;
  input [159:0]\prdata_sr_reg[159]_i_7_4 ;
  input [159:0]\prdata_sr_reg[159]_i_7_5 ;
  input [159:0]\prdata_sr_reg[159]_i_7_6 ;
  input [159:0]\prdata_sr_reg[159]_i_7_7 ;
  input \prdata_sr[119]_i_2_0 ;
  input \prdata_sr[119]_i_2_1 ;
  input [7:0]\prdata_sr[126]_i_2_0 ;
  input [0:0]\prdata_sr[152]_i_3 ;
  input \prdata_sr[152]_i_3_0 ;
  input \prdata_sr[152]_i_3_1 ;
  input \prdata_sr[152]_i_3_2 ;
  input \prdata_sr[152]_i_3_3 ;
  input \attempts_counter[7]_i_4 ;
  input \attempts_counter[7]_i_4_0 ;
  input \attempts_counter[7]_i_4_1 ;
  input \attempts_counter[7]_i_4_2 ;
  input \attempts_counter[7]_i_4_3 ;
  input \attempts_counter_reg[0] ;
  input \attempts_counter_reg[0]_0 ;
  input \attempts_counter_reg[0]_1 ;
  input \attempts_counter_reg[0]_2 ;
  input \attempts_counter_reg[0]_3 ;
  input set_rst_loop;
  input [1:0]\prdata_sr[78]_i_4 ;
  input \prdata_sr[9]_i_8 ;
  input \prdata_sr[8]_i_24 ;
  input \prdata_sr[9]_i_8_0 ;
  input \rram_addr[15]_i_55_0 ;
  input \FSM_sequential_state_reg[2]_i_16 ;
  input \mask[46]_i_3 ;
  input [47:0]\read_data_bits[3]_23 ;
  input \mask[40]_i_3 ;
  input \mask[36]_i_3 ;
  input \mask[41]_i_3 ;
  input \mask[42]_i_3 ;
  input \mask[47]_i_9 ;
  input \mask[39]_i_3 ;
  input \mask[45]_i_3 ;
  input \mask[8]_i_2 ;
  input \mask[9]_i_2 ;
  input \mask[12]_i_2 ;
  input \mask[10]_i_2 ;
  input \mask[11]_i_2 ;
  input \mask[7]_i_2 ;
  input \mask[13]_i_2 ;
  input \mask[14]_i_2 ;
  input \mask[15]_i_2 ;
  input \mask[16]_i_2 ;
  input \mask[37]_i_3 ;
  input \mask[38]_i_3 ;
  input \mask[25]_i_2 ;
  input \mask[26]_i_2 ;
  input \mask[33]_i_3 ;
  input \mask[44]_i_3 ;
  input \mask[34]_i_3 ;
  input \mask[46]_i_3_0 ;
  input \mask[27]_i_2 ;
  input \mask[28]_i_2 ;
  input \mask[19]_i_2 ;
  input \mask[20]_i_2 ;
  input \mask[3]_i_2 ;
  input \mask[5]_i_2 ;
  input \mask[4]_i_2 ;
  input \mask[6]_i_2 ;
  input \mask[17]_i_2 ;
  input \mask[18]_i_2 ;
  input \mask[43]_i_3 ;
  input \mask[35]_i_3 ;
  input \mask[1]_i_2 ;
  input \mask[2]_i_2 ;
  input \mask[31]_i_2 ;
  input \mask[32]_i_3 ;
  input \mask[22]_i_2 ;
  input \mask[21]_i_2 ;
  input \mask[29]_i_2 ;
  input \mask[30]_i_2 ;
  input \mask[23]_i_2 ;
  input \mask[24]_i_2 ;
  input \mask[0]_i_2 ;
  input penable;
  input \FSM_sequential_spi_st_reg[1]_1 ;
  input \FSM_onehot_apb_st_reg[1]_0 ;
  input \FSM_onehot_apb_st_reg[1]_1 ;
  input preset_n;
  input \prdata_sr_reg[152]_0 ;
  input \prdata_sr_reg[152]_1 ;
  input \prdata_sr_reg[153]_0 ;
  input \prdata_sr_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_onehot_apb_st[0]_i_2_n_0 ;
  wire \FSM_onehot_apb_st[1]_i_2_n_0 ;
  wire \FSM_onehot_apb_st[1]_i_4_n_0 ;
  wire \FSM_onehot_apb_st_reg[0] ;
  wire \FSM_onehot_apb_st_reg[0]_0 ;
  wire \FSM_onehot_apb_st_reg[1] ;
  wire \FSM_onehot_apb_st_reg[1]_0 ;
  wire \FSM_onehot_apb_st_reg[1]_1 ;
  wire \FSM_sequential_spi_st[0]_i_2_n_0 ;
  wire \FSM_sequential_spi_st[1]_i_2_n_0 ;
  wire \FSM_sequential_spi_st[1]_i_3_n_0 ;
  wire \FSM_sequential_spi_st[2]_i_2_n_0 ;
  wire \FSM_sequential_spi_st[2]_i_3_n_0 ;
  wire [1:0]\FSM_sequential_spi_st_reg[1]_0 ;
  wire \FSM_sequential_spi_st_reg[1]_1 ;
  wire \FSM_sequential_spi_st_reg[2]_0 ;
  wire \FSM_sequential_state[2]_i_12_n_0 ;
  wire \FSM_sequential_state[2]_i_13_n_0 ;
  wire \FSM_sequential_state[2]_i_24_n_0 ;
  wire \FSM_sequential_state[2]_i_25_n_0 ;
  wire \FSM_sequential_state[2]_i_26_n_0 ;
  wire \FSM_sequential_state[2]_i_27_n_0 ;
  wire \FSM_sequential_state[2]_i_37_n_0 ;
  wire \FSM_sequential_state[2]_i_38_n_0 ;
  wire \FSM_sequential_state[2]_i_41_n_0 ;
  wire \FSM_sequential_state[2]_i_46_n_0 ;
  wire \FSM_sequential_state[2]_i_47_n_0 ;
  wire \FSM_sequential_state[2]_i_48_n_0 ;
  wire \FSM_sequential_state[2]_i_49_n_0 ;
  wire \FSM_sequential_state[2]_i_56_n_0 ;
  wire \FSM_sequential_state[2]_i_57_n_0 ;
  wire \FSM_sequential_state[2]_i_59_n_0 ;
  wire \FSM_sequential_state[2]_i_60_n_0 ;
  wire \FSM_sequential_state[2]_i_61_n_0 ;
  wire \FSM_sequential_state[2]_i_62_n_0 ;
  wire \FSM_sequential_state[2]_i_63_n_0 ;
  wire \FSM_sequential_state[2]_i_64_n_0 ;
  wire \FSM_sequential_state[2]_i_65_n_0 ;
  wire \FSM_sequential_state[2]_i_66_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_16 ;
  wire [1:0]Q;
  wire [5:0]adc_clamp_ref_lvl;
  wire [5:0]adc_lower_write_ref_lvl;
  wire [3:0]adc_read_dac_lvl;
  wire [5:0]adc_upper_read_ref_lvl;
  wire [5:0]adc_upper_write_ref_lvl;
  wire [2:0]addr_bit_ctr;
  wire \addr_bit_ctr[0]_i_1_n_0 ;
  wire \addr_bit_ctr[1]_i_1_n_0 ;
  wire \addr_bit_ctr[2]_i_1_n_0 ;
  wire [1:0]apb_st_reg;
  wire assert_preset;
  wire assert_preset_d;
  wire assert_preset_i_3_n_0;
  wire assert_preset_i_4_n_0;
  wire assert_preset_reg_0;
  wire \attempts_counter[7]_i_4 ;
  wire \attempts_counter[7]_i_4_0 ;
  wire \attempts_counter[7]_i_4_1 ;
  wire \attempts_counter[7]_i_4_2 ;
  wire \attempts_counter[7]_i_4_3 ;
  wire \attempts_counter_reg[0] ;
  wire \attempts_counter_reg[0]_0 ;
  wire \attempts_counter_reg[0]_1 ;
  wire \attempts_counter_reg[0]_2 ;
  wire \attempts_counter_reg[0]_3 ;
  wire [1:0]\counter_reg[11] ;
  wire [0:0]\counter_reg[11]_0 ;
  wire [1:0]\counter_reg[11]_1 ;
  wire [0:0]\counter_reg[11]_2 ;
  wire [0:0]\counter_reg[1] ;
  wire [0:0]\counter_reg[1]_0 ;
  wire [0:0]\counter_reg[1]_1 ;
  wire [0:0]data_bit_ctr0;
  wire \data_bit_ctr[1]_i_1_n_0 ;
  wire \data_bit_ctr[2]_i_1_n_0 ;
  wire \data_bit_ctr[3]_i_1_n_0 ;
  wire \data_bit_ctr[4]_i_1_n_0 ;
  wire \data_bit_ctr[5]_i_1_n_0 ;
  wire \data_bit_ctr[6]_i_1_n_0 ;
  wire \data_bit_ctr[7]_i_2_n_0 ;
  wire \data_bit_ctr[7]_i_3_n_0 ;
  wire data_bit_ctr_d;
  wire [7:0]data_bit_ctr_reg;
  wire [14:0]di;
  wire \fsm_cmd_bits_reg[0] ;
  wire \fsm_cmd_bits_reg[0]_0 ;
  wire \fsm_cmd_bits_reg[1] ;
  wire \fsm_cmd_bits_reg[1]_0 ;
  wire \fsm_cmd_bits_reg[1]_1 ;
  wire \fsm_cmd_bits_reg[1]_2 ;
  wire \mask[0]_i_2 ;
  wire \mask[10]_i_2 ;
  wire \mask[11]_i_2 ;
  wire \mask[12]_i_2 ;
  wire \mask[13]_i_2 ;
  wire \mask[14]_i_2 ;
  wire \mask[15]_i_2 ;
  wire \mask[16]_i_2 ;
  wire \mask[17]_i_2 ;
  wire \mask[18]_i_2 ;
  wire \mask[19]_i_2 ;
  wire \mask[1]_i_2 ;
  wire \mask[20]_i_2 ;
  wire \mask[21]_i_2 ;
  wire \mask[22]_i_2 ;
  wire \mask[23]_i_2 ;
  wire \mask[24]_i_2 ;
  wire \mask[25]_i_2 ;
  wire \mask[26]_i_2 ;
  wire \mask[27]_i_2 ;
  wire \mask[28]_i_2 ;
  wire \mask[29]_i_2 ;
  wire \mask[2]_i_2 ;
  wire \mask[30]_i_2 ;
  wire \mask[31]_i_2 ;
  wire \mask[32]_i_3 ;
  wire \mask[33]_i_3 ;
  wire \mask[34]_i_3 ;
  wire \mask[35]_i_3 ;
  wire \mask[36]_i_3 ;
  wire \mask[37]_i_3 ;
  wire \mask[38]_i_3 ;
  wire \mask[39]_i_3 ;
  wire \mask[3]_i_2 ;
  wire \mask[40]_i_3 ;
  wire \mask[41]_i_3 ;
  wire \mask[42]_i_3 ;
  wire \mask[43]_i_3 ;
  wire \mask[44]_i_3 ;
  wire \mask[45]_i_3 ;
  wire \mask[46]_i_3 ;
  wire \mask[46]_i_3_0 ;
  wire \mask[47]_i_9 ;
  wire \mask[4]_i_2 ;
  wire \mask[5]_i_2 ;
  wire \mask[6]_i_2 ;
  wire \mask[7]_i_2 ;
  wire \mask[8]_i_2 ;
  wire \mask[9]_i_2 ;
  wire mclk;
  wire misc_cnfg_bits1;
  wire \misc_cnfg_bits_reg[100] ;
  wire \misc_cnfg_bits_reg[100]_0 ;
  wire \misc_cnfg_bits_reg[101] ;
  wire \misc_cnfg_bits_reg[102] ;
  wire \misc_cnfg_bits_reg[103] ;
  wire [2:0]\misc_cnfg_bits_reg[111] ;
  wire [2:0]\misc_cnfg_bits_reg[123] ;
  wire [2:0]\misc_cnfg_bits_reg[135] ;
  wire \misc_cnfg_bits_reg[26] ;
  wire \misc_cnfg_bits_reg[32] ;
  wire \misc_cnfg_bits_reg[32]_0 ;
  wire \misc_cnfg_bits_reg[33] ;
  wire \misc_cnfg_bits_reg[33]_0 ;
  wire \misc_cnfg_bits_reg[33]_1 ;
  wire \misc_cnfg_bits_reg[33]_2 ;
  wire \misc_cnfg_bits_reg[33]_3 ;
  wire \misc_cnfg_bits_reg[33]_4 ;
  wire \misc_cnfg_bits_reg[53] ;
  wire \misc_cnfg_bits_reg[53]_0 ;
  wire \misc_cnfg_bits_reg[54] ;
  wire \misc_cnfg_bits_reg[54]_0 ;
  wire \misc_cnfg_bits_reg[54]_1 ;
  wire \misc_cnfg_bits_reg[54]_2 ;
  wire [1:0]\misc_cnfg_bits_reg[54]_3 ;
  wire \misc_cnfg_bits_reg[54]_4 ;
  wire \misc_cnfg_bits_reg[54]_5 ;
  wire \misc_cnfg_bits_reg[55] ;
  wire \misc_cnfg_bits_reg[55]_0 ;
  wire \misc_cnfg_bits_reg[56] ;
  wire \misc_cnfg_bits_reg[57] ;
  wire \misc_cnfg_bits_reg[58] ;
  wire \misc_cnfg_bits_reg[59] ;
  wire \misc_cnfg_bits_reg[60] ;
  wire \misc_cnfg_bits_reg[61] ;
  wire \misc_cnfg_bits_reg[62] ;
  wire \misc_cnfg_bits_reg[63] ;
  wire \misc_cnfg_bits_reg[64] ;
  wire \misc_cnfg_bits_reg[65] ;
  wire \misc_cnfg_bits_reg[66] ;
  wire \misc_cnfg_bits_reg[67] ;
  wire \misc_cnfg_bits_reg[68] ;
  wire \misc_cnfg_bits_reg[69] ;
  wire \misc_cnfg_bits_reg[70] ;
  wire \misc_cnfg_bits_reg[71] ;
  wire \misc_cnfg_bits_reg[72] ;
  wire \misc_cnfg_bits_reg[73] ;
  wire \misc_cnfg_bits_reg[74] ;
  wire \misc_cnfg_bits_reg[75] ;
  wire \misc_cnfg_bits_reg[76] ;
  wire \misc_cnfg_bits_reg[77] ;
  wire \misc_cnfg_bits_reg[78] ;
  wire \misc_cnfg_bits_reg[79] ;
  wire \misc_cnfg_bits_reg[80] ;
  wire \misc_cnfg_bits_reg[81] ;
  wire \misc_cnfg_bits_reg[82] ;
  wire \misc_cnfg_bits_reg[83] ;
  wire \misc_cnfg_bits_reg[84] ;
  wire \misc_cnfg_bits_reg[85] ;
  wire \misc_cnfg_bits_reg[86] ;
  wire \misc_cnfg_bits_reg[87] ;
  wire \misc_cnfg_bits_reg[88] ;
  wire \misc_cnfg_bits_reg[89] ;
  wire \misc_cnfg_bits_reg[90] ;
  wire \misc_cnfg_bits_reg[91] ;
  wire \misc_cnfg_bits_reg[92] ;
  wire \misc_cnfg_bits_reg[92]_0 ;
  wire \misc_cnfg_bits_reg[93] ;
  wire \misc_cnfg_bits_reg[94] ;
  wire \misc_cnfg_bits_reg[95] ;
  wire \misc_cnfg_bits_reg[96] ;
  wire \misc_cnfg_bits_reg[96]_0 ;
  wire \misc_cnfg_bits_reg[97] ;
  wire \misc_cnfg_bits_reg[98] ;
  wire \misc_cnfg_bits_reg[99] ;
  wire \misc_cnfg_bits_reg[9] ;
  wire miso;
  wire mosi;
  wire mosi_ne;
  wire paddr_d;
  wire \paddr_reg[0]_rep__0_n_0 ;
  wire \paddr_reg[0]_rep__1_n_0 ;
  wire \paddr_reg[0]_rep__2_n_0 ;
  wire \paddr_reg[0]_rep__3_0 ;
  wire \paddr_reg[0]_rep__4_0 ;
  wire \paddr_reg[0]_rep__4_1 ;
  wire \paddr_reg[0]_rep__5_n_0 ;
  wire \paddr_reg[0]_rep_n_0 ;
  wire [0:0]\paddr_reg[1]_0 ;
  wire [0:0]\paddr_reg[1]_1 ;
  wire [0:0]\paddr_reg[1]_2 ;
  wire [0:0]\paddr_reg[1]_3 ;
  wire [0:0]\paddr_reg[1]_4 ;
  wire \paddr_reg[1]_rep__0_n_0 ;
  wire \paddr_reg[1]_rep__1_n_0 ;
  wire \paddr_reg[1]_rep__2_n_0 ;
  wire \paddr_reg[1]_rep__3_n_0 ;
  wire \paddr_reg[1]_rep__4_0 ;
  wire \paddr_reg[1]_rep__5_n_0 ;
  wire \paddr_reg[1]_rep_n_0 ;
  wire [0:0]\paddr_reg[2]_0 ;
  wire [0:0]\paddr_reg[2]_1 ;
  wire [0:0]\paddr_reg[2]_10 ;
  wire [0:0]\paddr_reg[2]_11 ;
  wire [0:0]\paddr_reg[2]_12 ;
  wire \paddr_reg[2]_2 ;
  wire \paddr_reg[2]_3 ;
  wire \paddr_reg[2]_4 ;
  wire [0:0]\paddr_reg[2]_5 ;
  wire [0:0]\paddr_reg[2]_6 ;
  wire [0:0]\paddr_reg[2]_7 ;
  wire [0:0]\paddr_reg[2]_8 ;
  wire [0:0]\paddr_reg[2]_9 ;
  wire \paddr_reg[2]_rep__0_n_0 ;
  wire \paddr_reg[2]_rep_n_0 ;
  wire \paddr_reg[3]_rep_0 ;
  wire \paddr_reg[3]_rep_1 ;
  wire \paddr_reg[3]_rep_n_0 ;
  wire \paddr_reg[4]_rep__0_0 ;
  wire [0:0]\paddr_reg[4]_rep__0_1 ;
  wire [0:0]\paddr_reg[4]_rep__0_2 ;
  wire [0:0]\paddr_reg[4]_rep__0_3 ;
  wire [0:0]\paddr_reg[4]_rep__0_4 ;
  wire [0:0]\paddr_reg[4]_rep__0_5 ;
  wire [0:0]\paddr_reg[4]_rep__0_6 ;
  wire \paddr_reg[4]_rep__0_n_0 ;
  wire \paddr_reg[4]_rep_n_0 ;
  wire \paddr_reg_n_0_[2] ;
  wire \paddr_reg_n_0_[3] ;
  wire \paddr_reg_n_0_[4] ;
  wire penable;
  wire penable_reg;
  wire [158:0]prdata_sr;
  wire \prdata_sr[0]_i_10_n_0 ;
  wire \prdata_sr[0]_i_11_n_0 ;
  wire \prdata_sr[0]_i_12_n_0 ;
  wire \prdata_sr[0]_i_13_n_0 ;
  wire \prdata_sr[0]_i_14_n_0 ;
  wire \prdata_sr[0]_i_2_n_0 ;
  wire \prdata_sr[0]_i_5_0 ;
  wire \prdata_sr[0]_i_5_1 ;
  wire \prdata_sr[0]_i_5_n_0 ;
  wire \prdata_sr[0]_i_8_n_0 ;
  wire \prdata_sr[0]_i_9_n_0 ;
  wire \prdata_sr[100]_i_2_n_0 ;
  wire \prdata_sr[100]_i_6_n_0 ;
  wire \prdata_sr[100]_i_7_n_0 ;
  wire \prdata_sr[100]_i_8_n_0 ;
  wire \prdata_sr[100]_i_9_n_0 ;
  wire \prdata_sr[101]_i_10_n_0 ;
  wire \prdata_sr[101]_i_2_n_0 ;
  wire \prdata_sr[101]_i_7_n_0 ;
  wire \prdata_sr[101]_i_8_n_0 ;
  wire \prdata_sr[101]_i_9_n_0 ;
  wire \prdata_sr[102]_i_2_n_0 ;
  wire \prdata_sr[102]_i_6_n_0 ;
  wire \prdata_sr[102]_i_7_n_0 ;
  wire \prdata_sr[102]_i_8_n_0 ;
  wire \prdata_sr[102]_i_9_n_0 ;
  wire \prdata_sr[103]_i_10_n_0 ;
  wire \prdata_sr[103]_i_2_n_0 ;
  wire \prdata_sr[103]_i_7_n_0 ;
  wire \prdata_sr[103]_i_8_n_0 ;
  wire \prdata_sr[103]_i_9_n_0 ;
  wire \prdata_sr[104]_i_10_n_0 ;
  wire \prdata_sr[104]_i_11_n_0 ;
  wire \prdata_sr[104]_i_12_n_0 ;
  wire \prdata_sr[104]_i_13_n_0 ;
  wire \prdata_sr[104]_i_2_n_0 ;
  wire \prdata_sr[105]_i_10_n_0 ;
  wire \prdata_sr[105]_i_11_n_0 ;
  wire \prdata_sr[105]_i_2_n_0 ;
  wire \prdata_sr[105]_i_8_n_0 ;
  wire \prdata_sr[105]_i_9_n_0 ;
  wire \prdata_sr[106]_i_10_n_0 ;
  wire \prdata_sr[106]_i_11_n_0 ;
  wire \prdata_sr[106]_i_2_n_0 ;
  wire \prdata_sr[106]_i_8_n_0 ;
  wire \prdata_sr[106]_i_9_n_0 ;
  wire \prdata_sr[107]_i_10_n_0 ;
  wire \prdata_sr[107]_i_11_n_0 ;
  wire \prdata_sr[107]_i_2_n_0 ;
  wire \prdata_sr[107]_i_8_n_0 ;
  wire \prdata_sr[107]_i_9_n_0 ;
  wire \prdata_sr[108]_i_10_n_0 ;
  wire \prdata_sr[108]_i_11_n_0 ;
  wire \prdata_sr[108]_i_2_n_0 ;
  wire \prdata_sr[108]_i_8_n_0 ;
  wire \prdata_sr[108]_i_9_n_0 ;
  wire \prdata_sr[109]_i_10_n_0 ;
  wire \prdata_sr[109]_i_11_n_0 ;
  wire \prdata_sr[109]_i_2_n_0 ;
  wire \prdata_sr[109]_i_8_n_0 ;
  wire \prdata_sr[109]_i_9_n_0 ;
  wire \prdata_sr[10]_i_10_n_0 ;
  wire \prdata_sr[10]_i_11_n_0 ;
  wire \prdata_sr[10]_i_12_n_0 ;
  wire \prdata_sr[10]_i_13_n_0 ;
  wire \prdata_sr[10]_i_2_0 ;
  wire \prdata_sr[10]_i_2_1 ;
  wire \prdata_sr[10]_i_2_n_0 ;
  wire \prdata_sr[10]_i_4_n_0 ;
  wire \prdata_sr[10]_i_9_n_0 ;
  wire \prdata_sr[110]_i_10_n_0 ;
  wire \prdata_sr[110]_i_11_n_0 ;
  wire \prdata_sr[110]_i_2_n_0 ;
  wire \prdata_sr[110]_i_8_n_0 ;
  wire \prdata_sr[110]_i_9_n_0 ;
  wire \prdata_sr[111]_i_10_n_0 ;
  wire \prdata_sr[111]_i_11_n_0 ;
  wire \prdata_sr[111]_i_2_n_0 ;
  wire \prdata_sr[111]_i_8_n_0 ;
  wire \prdata_sr[111]_i_9_n_0 ;
  wire \prdata_sr[112]_i_10_n_0 ;
  wire \prdata_sr[112]_i_11_n_0 ;
  wire \prdata_sr[112]_i_12_n_0 ;
  wire \prdata_sr[112]_i_2_n_0 ;
  wire \prdata_sr[112]_i_9_n_0 ;
  wire \prdata_sr[113]_i_10_n_0 ;
  wire \prdata_sr[113]_i_11_n_0 ;
  wire \prdata_sr[113]_i_12_n_0 ;
  wire \prdata_sr[113]_i_2_n_0 ;
  wire \prdata_sr[113]_i_9_n_0 ;
  wire \prdata_sr[114]_i_10_n_0 ;
  wire \prdata_sr[114]_i_11_n_0 ;
  wire \prdata_sr[114]_i_2_n_0 ;
  wire \prdata_sr[114]_i_8_n_0 ;
  wire \prdata_sr[114]_i_9_n_0 ;
  wire \prdata_sr[115]_i_2_n_0 ;
  wire \prdata_sr[115]_i_6_n_0 ;
  wire \prdata_sr[115]_i_7_n_0 ;
  wire \prdata_sr[115]_i_8_n_0 ;
  wire \prdata_sr[115]_i_9_n_0 ;
  wire \prdata_sr[116]_i_2_n_0 ;
  wire \prdata_sr[116]_i_6_n_0 ;
  wire \prdata_sr[116]_i_7_n_0 ;
  wire \prdata_sr[116]_i_8_n_0 ;
  wire \prdata_sr[116]_i_9_n_0 ;
  wire \prdata_sr[117]_i_2_n_0 ;
  wire \prdata_sr[117]_i_6_n_0 ;
  wire \prdata_sr[117]_i_7_n_0 ;
  wire \prdata_sr[117]_i_8_n_0 ;
  wire \prdata_sr[117]_i_9_n_0 ;
  wire \prdata_sr[118]_i_2_n_0 ;
  wire \prdata_sr[118]_i_6_n_0 ;
  wire \prdata_sr[118]_i_7_n_0 ;
  wire \prdata_sr[118]_i_8_n_0 ;
  wire \prdata_sr[118]_i_9_n_0 ;
  wire \prdata_sr[119]_i_10_n_0 ;
  wire \prdata_sr[119]_i_11_n_0 ;
  wire \prdata_sr[119]_i_12_n_0 ;
  wire \prdata_sr[119]_i_2_0 ;
  wire \prdata_sr[119]_i_2_1 ;
  wire \prdata_sr[119]_i_2_n_0 ;
  wire \prdata_sr[119]_i_3_n_0 ;
  wire \prdata_sr[119]_i_5_n_0 ;
  wire \prdata_sr[119]_i_6_n_0 ;
  wire \prdata_sr[119]_i_9_n_0 ;
  wire \prdata_sr[11]_i_10_n_0 ;
  wire \prdata_sr[11]_i_11_n_0 ;
  wire \prdata_sr[11]_i_12_n_0 ;
  wire \prdata_sr[11]_i_13_n_0 ;
  wire \prdata_sr[11]_i_2_0 ;
  wire \prdata_sr[11]_i_2_1 ;
  wire \prdata_sr[11]_i_2_n_0 ;
  wire \prdata_sr[11]_i_4_n_0 ;
  wire \prdata_sr[11]_i_9_n_0 ;
  wire \prdata_sr[120]_i_10_n_0 ;
  wire \prdata_sr[120]_i_11_n_0 ;
  wire \prdata_sr[120]_i_12_n_0 ;
  wire \prdata_sr[120]_i_2_n_0 ;
  wire \prdata_sr[120]_i_3_n_0 ;
  wire \prdata_sr[120]_i_5_n_0 ;
  wire \prdata_sr[120]_i_6_n_0 ;
  wire \prdata_sr[120]_i_9_n_0 ;
  wire \prdata_sr[121]_i_10_n_0 ;
  wire \prdata_sr[121]_i_11_n_0 ;
  wire \prdata_sr[121]_i_12_n_0 ;
  wire \prdata_sr[121]_i_2_n_0 ;
  wire \prdata_sr[121]_i_3_n_0 ;
  wire \prdata_sr[121]_i_5_n_0 ;
  wire \prdata_sr[121]_i_6_n_0 ;
  wire \prdata_sr[121]_i_9_n_0 ;
  wire \prdata_sr[122]_i_10_n_0 ;
  wire \prdata_sr[122]_i_11_n_0 ;
  wire \prdata_sr[122]_i_12_n_0 ;
  wire \prdata_sr[122]_i_2_n_0 ;
  wire \prdata_sr[122]_i_3_n_0 ;
  wire \prdata_sr[122]_i_5_n_0 ;
  wire \prdata_sr[122]_i_6_n_0 ;
  wire \prdata_sr[122]_i_9_n_0 ;
  wire \prdata_sr[123]_i_10_n_0 ;
  wire \prdata_sr[123]_i_11_n_0 ;
  wire \prdata_sr[123]_i_12_n_0 ;
  wire \prdata_sr[123]_i_2_n_0 ;
  wire \prdata_sr[123]_i_3_n_0 ;
  wire \prdata_sr[123]_i_5_n_0 ;
  wire \prdata_sr[123]_i_6_n_0 ;
  wire \prdata_sr[123]_i_9_n_0 ;
  wire \prdata_sr[124]_i_10_n_0 ;
  wire \prdata_sr[124]_i_11_n_0 ;
  wire \prdata_sr[124]_i_12_n_0 ;
  wire \prdata_sr[124]_i_2_n_0 ;
  wire \prdata_sr[124]_i_3_n_0 ;
  wire \prdata_sr[124]_i_5_n_0 ;
  wire \prdata_sr[124]_i_6_n_0 ;
  wire \prdata_sr[124]_i_9_n_0 ;
  wire \prdata_sr[125]_i_10_n_0 ;
  wire \prdata_sr[125]_i_11_n_0 ;
  wire \prdata_sr[125]_i_12_n_0 ;
  wire \prdata_sr[125]_i_2_n_0 ;
  wire \prdata_sr[125]_i_3_n_0 ;
  wire \prdata_sr[125]_i_5_n_0 ;
  wire \prdata_sr[125]_i_6_n_0 ;
  wire \prdata_sr[125]_i_9_n_0 ;
  wire \prdata_sr[126]_i_11_n_0 ;
  wire \prdata_sr[126]_i_12_n_0 ;
  wire \prdata_sr[126]_i_13_n_0 ;
  wire \prdata_sr[126]_i_14_n_0 ;
  wire [7:0]\prdata_sr[126]_i_2_0 ;
  wire \prdata_sr[126]_i_2_n_0 ;
  wire \prdata_sr[126]_i_3_n_0 ;
  wire \prdata_sr[126]_i_5_n_0 ;
  wire \prdata_sr[126]_i_8_n_0 ;
  wire \prdata_sr[127]_i_2_n_0 ;
  wire \prdata_sr[127]_i_6_n_0 ;
  wire \prdata_sr[127]_i_7_n_0 ;
  wire \prdata_sr[127]_i_8_n_0 ;
  wire \prdata_sr[127]_i_9_n_0 ;
  wire \prdata_sr[128]_i_2_n_0 ;
  wire \prdata_sr[128]_i_6_n_0 ;
  wire \prdata_sr[128]_i_7_n_0 ;
  wire \prdata_sr[128]_i_8_n_0 ;
  wire \prdata_sr[128]_i_9_n_0 ;
  wire \prdata_sr[129]_i_2_n_0 ;
  wire \prdata_sr[129]_i_6_n_0 ;
  wire \prdata_sr[129]_i_7_n_0 ;
  wire \prdata_sr[129]_i_8_n_0 ;
  wire \prdata_sr[129]_i_9_n_0 ;
  wire \prdata_sr[12]_i_10_n_0 ;
  wire \prdata_sr[12]_i_11_n_0 ;
  wire \prdata_sr[12]_i_12_n_0 ;
  wire \prdata_sr[12]_i_13_n_0 ;
  wire \prdata_sr[12]_i_2_0 ;
  wire \prdata_sr[12]_i_2_n_0 ;
  wire \prdata_sr[12]_i_4_n_0 ;
  wire \prdata_sr[12]_i_7_n_0 ;
  wire \prdata_sr[12]_i_9_n_0 ;
  wire \prdata_sr[130]_i_2_n_0 ;
  wire \prdata_sr[130]_i_6_n_0 ;
  wire \prdata_sr[130]_i_7_n_0 ;
  wire \prdata_sr[130]_i_8_n_0 ;
  wire \prdata_sr[130]_i_9_n_0 ;
  wire \prdata_sr[131]_i_2_n_0 ;
  wire \prdata_sr[131]_i_6_n_0 ;
  wire \prdata_sr[131]_i_7_n_0 ;
  wire \prdata_sr[131]_i_8_n_0 ;
  wire \prdata_sr[131]_i_9_n_0 ;
  wire \prdata_sr[132]_i_2_n_0 ;
  wire \prdata_sr[132]_i_6_n_0 ;
  wire \prdata_sr[132]_i_7_n_0 ;
  wire \prdata_sr[132]_i_8_n_0 ;
  wire \prdata_sr[132]_i_9_n_0 ;
  wire \prdata_sr[133]_i_2_n_0 ;
  wire \prdata_sr[133]_i_6_n_0 ;
  wire \prdata_sr[133]_i_7_n_0 ;
  wire \prdata_sr[133]_i_8_n_0 ;
  wire \prdata_sr[133]_i_9_n_0 ;
  wire \prdata_sr[134]_i_2_n_0 ;
  wire \prdata_sr[134]_i_6_n_0 ;
  wire \prdata_sr[134]_i_7_n_0 ;
  wire \prdata_sr[134]_i_8_n_0 ;
  wire \prdata_sr[134]_i_9_n_0 ;
  wire \prdata_sr[135]_i_2_n_0 ;
  wire \prdata_sr[135]_i_6_n_0 ;
  wire \prdata_sr[135]_i_7_n_0 ;
  wire \prdata_sr[135]_i_8_n_0 ;
  wire \prdata_sr[135]_i_9_n_0 ;
  wire \prdata_sr[136]_i_2_n_0 ;
  wire \prdata_sr[136]_i_6_n_0 ;
  wire \prdata_sr[136]_i_7_n_0 ;
  wire \prdata_sr[136]_i_8_n_0 ;
  wire \prdata_sr[136]_i_9_n_0 ;
  wire \prdata_sr[137]_i_2_n_0 ;
  wire \prdata_sr[137]_i_6_n_0 ;
  wire \prdata_sr[137]_i_7_n_0 ;
  wire \prdata_sr[137]_i_8_n_0 ;
  wire \prdata_sr[137]_i_9_n_0 ;
  wire \prdata_sr[138]_i_2_n_0 ;
  wire \prdata_sr[138]_i_6_n_0 ;
  wire \prdata_sr[138]_i_7_n_0 ;
  wire \prdata_sr[138]_i_8_n_0 ;
  wire \prdata_sr[138]_i_9_n_0 ;
  wire \prdata_sr[139]_i_2_n_0 ;
  wire \prdata_sr[139]_i_6_n_0 ;
  wire \prdata_sr[139]_i_7_n_0 ;
  wire \prdata_sr[139]_i_8_n_0 ;
  wire \prdata_sr[139]_i_9_n_0 ;
  wire \prdata_sr[13]_i_10_n_0 ;
  wire \prdata_sr[13]_i_11_n_0 ;
  wire \prdata_sr[13]_i_12_n_0 ;
  wire \prdata_sr[13]_i_13_n_0 ;
  wire \prdata_sr[13]_i_2_0 ;
  wire \prdata_sr[13]_i_2_1 ;
  wire \prdata_sr[13]_i_2_n_0 ;
  wire \prdata_sr[13]_i_4_n_0 ;
  wire \prdata_sr[13]_i_9_n_0 ;
  wire \prdata_sr[140]_i_2_n_0 ;
  wire \prdata_sr[140]_i_6_n_0 ;
  wire \prdata_sr[140]_i_7_n_0 ;
  wire \prdata_sr[140]_i_8_n_0 ;
  wire \prdata_sr[140]_i_9_n_0 ;
  wire \prdata_sr[141]_i_2_n_0 ;
  wire \prdata_sr[141]_i_6_n_0 ;
  wire \prdata_sr[141]_i_7_n_0 ;
  wire \prdata_sr[141]_i_8_n_0 ;
  wire \prdata_sr[141]_i_9_n_0 ;
  wire \prdata_sr[142]_i_2_n_0 ;
  wire \prdata_sr[142]_i_6_n_0 ;
  wire \prdata_sr[142]_i_7_n_0 ;
  wire \prdata_sr[142]_i_8_n_0 ;
  wire \prdata_sr[142]_i_9_n_0 ;
  wire \prdata_sr[143]_i_2_n_0 ;
  wire \prdata_sr[143]_i_6_n_0 ;
  wire \prdata_sr[143]_i_7_n_0 ;
  wire \prdata_sr[143]_i_8_n_0 ;
  wire \prdata_sr[143]_i_9_n_0 ;
  wire \prdata_sr[144]_i_2_n_0 ;
  wire \prdata_sr[144]_i_6_n_0 ;
  wire \prdata_sr[144]_i_7_n_0 ;
  wire \prdata_sr[144]_i_8_n_0 ;
  wire \prdata_sr[144]_i_9_n_0 ;
  wire \prdata_sr[145]_i_2_n_0 ;
  wire \prdata_sr[145]_i_6_n_0 ;
  wire \prdata_sr[145]_i_7_n_0 ;
  wire \prdata_sr[145]_i_8_n_0 ;
  wire \prdata_sr[145]_i_9_n_0 ;
  wire \prdata_sr[146]_i_2_n_0 ;
  wire \prdata_sr[146]_i_6_n_0 ;
  wire \prdata_sr[146]_i_7_n_0 ;
  wire \prdata_sr[146]_i_8_n_0 ;
  wire \prdata_sr[146]_i_9_n_0 ;
  wire \prdata_sr[147]_i_10_n_0 ;
  wire \prdata_sr[147]_i_2_n_0 ;
  wire \prdata_sr[147]_i_7_n_0 ;
  wire \prdata_sr[147]_i_8_n_0 ;
  wire \prdata_sr[147]_i_9_n_0 ;
  wire \prdata_sr[148]_i_2_n_0 ;
  wire \prdata_sr[148]_i_4_n_0 ;
  wire \prdata_sr[148]_i_5_n_0 ;
  wire \prdata_sr[148]_i_6_n_0 ;
  wire \prdata_sr[148]_i_7_n_0 ;
  wire \prdata_sr[149]_i_2_n_0 ;
  wire \prdata_sr[149]_i_4_n_0 ;
  wire \prdata_sr[149]_i_5_n_0 ;
  wire \prdata_sr[149]_i_6_n_0 ;
  wire \prdata_sr[149]_i_7_n_0 ;
  wire \prdata_sr[14]_i_11_n_0 ;
  wire \prdata_sr[14]_i_12_n_0 ;
  wire \prdata_sr[14]_i_13_n_0 ;
  wire \prdata_sr[14]_i_14_n_0 ;
  wire \prdata_sr[14]_i_2_0 ;
  wire \prdata_sr[14]_i_2_n_0 ;
  wire \prdata_sr[14]_i_3_n_0 ;
  wire \prdata_sr[14]_i_5 ;
  wire \prdata_sr[14]_i_6_n_0 ;
  wire \prdata_sr[150]_i_10_n_0 ;
  wire \prdata_sr[150]_i_15_n_0 ;
  wire \prdata_sr[150]_i_16_n_0 ;
  wire \prdata_sr[150]_i_3_n_0 ;
  wire \prdata_sr[150]_i_9_n_0 ;
  wire \prdata_sr[151]_i_10_n_0 ;
  wire \prdata_sr[151]_i_13_n_0 ;
  wire \prdata_sr[151]_i_14_n_0 ;
  wire \prdata_sr[151]_i_3_n_0 ;
  wire \prdata_sr[151]_i_9_n_0 ;
  wire \prdata_sr[152]_i_10_n_0 ;
  wire \prdata_sr[152]_i_11_n_0 ;
  wire \prdata_sr[152]_i_21_n_0 ;
  wire \prdata_sr[152]_i_22_n_0 ;
  wire \prdata_sr[152]_i_2_n_0 ;
  wire [0:0]\prdata_sr[152]_i_3 ;
  wire \prdata_sr[152]_i_3_0 ;
  wire \prdata_sr[152]_i_3_1 ;
  wire \prdata_sr[152]_i_3_2 ;
  wire \prdata_sr[152]_i_3_3 ;
  wire \prdata_sr[152]_i_5_n_0 ;
  wire \prdata_sr[153]_i_3_n_0 ;
  wire \prdata_sr[153]_i_6_n_0 ;
  wire \prdata_sr[153]_i_7_n_0 ;
  wire \prdata_sr[153]_i_8_n_0 ;
  wire \prdata_sr[153]_i_9_n_0 ;
  wire \prdata_sr[154]_i_2_n_0 ;
  wire \prdata_sr[154]_i_4_n_0 ;
  wire \prdata_sr[154]_i_5_n_0 ;
  wire \prdata_sr[154]_i_6_n_0 ;
  wire \prdata_sr[154]_i_7_n_0 ;
  wire \prdata_sr[155]_i_2_n_0 ;
  wire \prdata_sr[155]_i_4_n_0 ;
  wire \prdata_sr[155]_i_5_n_0 ;
  wire \prdata_sr[155]_i_6_n_0 ;
  wire \prdata_sr[155]_i_7_n_0 ;
  wire \prdata_sr[156]_i_2_n_0 ;
  wire \prdata_sr[156]_i_4_n_0 ;
  wire \prdata_sr[156]_i_5_n_0 ;
  wire \prdata_sr[156]_i_6_n_0 ;
  wire \prdata_sr[156]_i_7_n_0 ;
  wire \prdata_sr[157]_i_3_n_0 ;
  wire \prdata_sr[157]_i_5_n_0 ;
  wire \prdata_sr[157]_i_6_n_0 ;
  wire \prdata_sr[157]_i_7_n_0 ;
  wire \prdata_sr[157]_i_8_n_0 ;
  wire \prdata_sr[158]_i_2_n_0 ;
  wire \prdata_sr[158]_i_6_n_0 ;
  wire \prdata_sr[158]_i_7_n_0 ;
  wire \prdata_sr[158]_i_8_n_0 ;
  wire \prdata_sr[158]_i_9_n_0 ;
  wire \prdata_sr[159]_i_10_n_0 ;
  wire \prdata_sr[159]_i_11_n_0 ;
  wire \prdata_sr[159]_i_12_n_0 ;
  wire \prdata_sr[159]_i_4_n_0 ;
  wire \prdata_sr[159]_i_6_n_0 ;
  wire \prdata_sr[159]_i_9_n_0 ;
  wire \prdata_sr[15]_i_10_n_0 ;
  wire \prdata_sr[15]_i_11_n_0 ;
  wire \prdata_sr[15]_i_12_n_0 ;
  wire \prdata_sr[15]_i_13_n_0 ;
  wire \prdata_sr[15]_i_2_0 ;
  wire \prdata_sr[15]_i_2_1 ;
  wire \prdata_sr[15]_i_2_n_0 ;
  wire \prdata_sr[15]_i_4_n_0 ;
  wire \prdata_sr[15]_i_9_n_0 ;
  wire \prdata_sr[16]_i_10_n_0 ;
  wire \prdata_sr[16]_i_11_n_0 ;
  wire \prdata_sr[16]_i_12_n_0 ;
  wire \prdata_sr[16]_i_13_n_0 ;
  wire \prdata_sr[16]_i_2_0 ;
  wire \prdata_sr[16]_i_2_1 ;
  wire \prdata_sr[16]_i_2_n_0 ;
  wire \prdata_sr[16]_i_4_n_0 ;
  wire \prdata_sr[16]_i_9_n_0 ;
  wire \prdata_sr[17]_i_11_n_0 ;
  wire \prdata_sr[17]_i_12_n_0 ;
  wire \prdata_sr[17]_i_13_n_0 ;
  wire \prdata_sr[17]_i_14_n_0 ;
  wire \prdata_sr[17]_i_2_0 ;
  wire \prdata_sr[17]_i_2_n_0 ;
  wire \prdata_sr[17]_i_3_n_0 ;
  wire \prdata_sr[17]_i_5 ;
  wire \prdata_sr[17]_i_6_n_0 ;
  wire \prdata_sr[18]_i_10_n_0 ;
  wire \prdata_sr[18]_i_11_n_0 ;
  wire \prdata_sr[18]_i_12_n_0 ;
  wire \prdata_sr[18]_i_13_n_0 ;
  wire \prdata_sr[18]_i_2_0 ;
  wire \prdata_sr[18]_i_2_1 ;
  wire \prdata_sr[18]_i_2_n_0 ;
  wire \prdata_sr[18]_i_4_n_0 ;
  wire \prdata_sr[18]_i_9_n_0 ;
  wire \prdata_sr[19]_i_10_n_0 ;
  wire \prdata_sr[19]_i_11_n_0 ;
  wire \prdata_sr[19]_i_12_n_0 ;
  wire \prdata_sr[19]_i_13_n_0 ;
  wire \prdata_sr[19]_i_17_n_0 ;
  wire \prdata_sr[19]_i_18_n_0 ;
  wire \prdata_sr[19]_i_19_n_0 ;
  wire \prdata_sr[19]_i_20_n_0 ;
  wire \prdata_sr[19]_i_2_0 ;
  wire \prdata_sr[19]_i_2_n_0 ;
  wire \prdata_sr[19]_i_4_n_0 ;
  wire \prdata_sr[19]_i_7_n_0 ;
  wire \prdata_sr[19]_i_9_n_0 ;
  wire \prdata_sr[1]_i_10_n_0 ;
  wire \prdata_sr[1]_i_11_n_0 ;
  wire \prdata_sr[1]_i_12_n_0 ;
  wire \prdata_sr[1]_i_13_n_0 ;
  wire \prdata_sr[1]_i_2_0 ;
  wire \prdata_sr[1]_i_2_n_0 ;
  wire \prdata_sr[1]_i_4_0 ;
  wire \prdata_sr[1]_i_4_n_0 ;
  wire \prdata_sr[1]_i_7_n_0 ;
  wire \prdata_sr[1]_i_9_n_0 ;
  wire \prdata_sr[20]_i_11_n_0 ;
  wire \prdata_sr[20]_i_12_n_0 ;
  wire \prdata_sr[20]_i_13_n_0 ;
  wire \prdata_sr[20]_i_14_n_0 ;
  wire \prdata_sr[20]_i_18_n_0 ;
  wire \prdata_sr[20]_i_19_n_0 ;
  wire \prdata_sr[20]_i_20_n_0 ;
  wire \prdata_sr[20]_i_21_n_0 ;
  wire \prdata_sr[20]_i_2_n_0 ;
  wire \prdata_sr[20]_i_3_n_0 ;
  wire \prdata_sr[20]_i_5_0 ;
  wire \prdata_sr[20]_i_5_n_0 ;
  wire \prdata_sr[20]_i_6_n_0 ;
  wire \prdata_sr[20]_i_9_n_0 ;
  wire \prdata_sr[21]_i_10_n_0 ;
  wire \prdata_sr[21]_i_11_n_0 ;
  wire \prdata_sr[21]_i_12_n_0 ;
  wire \prdata_sr[21]_i_13_n_0 ;
  wire \prdata_sr[21]_i_17_n_0 ;
  wire \prdata_sr[21]_i_18_n_0 ;
  wire \prdata_sr[21]_i_19_n_0 ;
  wire \prdata_sr[21]_i_20_n_0 ;
  wire \prdata_sr[21]_i_2_0 ;
  wire \prdata_sr[21]_i_2_n_0 ;
  wire \prdata_sr[21]_i_4_n_0 ;
  wire \prdata_sr[21]_i_7_n_0 ;
  wire \prdata_sr[21]_i_9_n_0 ;
  wire \prdata_sr[22]_i_10_n_0 ;
  wire \prdata_sr[22]_i_12_n_0 ;
  wire \prdata_sr[22]_i_13_n_0 ;
  wire \prdata_sr[22]_i_14_n_0 ;
  wire \prdata_sr[22]_i_15_n_0 ;
  wire \prdata_sr[22]_i_19_n_0 ;
  wire \prdata_sr[22]_i_20_n_0 ;
  wire \prdata_sr[22]_i_21_n_0 ;
  wire \prdata_sr[22]_i_22_n_0 ;
  wire \prdata_sr[22]_i_2_n_0 ;
  wire \prdata_sr[22]_i_3_n_0 ;
  wire \prdata_sr[22]_i_4_n_0 ;
  wire \prdata_sr[22]_i_6_0 ;
  wire \prdata_sr[22]_i_6_n_0 ;
  wire \prdata_sr[22]_i_7_n_0 ;
  wire \prdata_sr[23]_i_10_n_0 ;
  wire \prdata_sr[23]_i_11_n_0 ;
  wire \prdata_sr[23]_i_12_n_0 ;
  wire \prdata_sr[23]_i_13_n_0 ;
  wire \prdata_sr[23]_i_17_n_0 ;
  wire \prdata_sr[23]_i_18_n_0 ;
  wire \prdata_sr[23]_i_19_n_0 ;
  wire \prdata_sr[23]_i_20_n_0 ;
  wire \prdata_sr[23]_i_2_0 ;
  wire \prdata_sr[23]_i_2_n_0 ;
  wire \prdata_sr[23]_i_4_n_0 ;
  wire \prdata_sr[23]_i_7_n_0 ;
  wire \prdata_sr[23]_i_9_n_0 ;
  wire \prdata_sr[24]_i_10_n_0 ;
  wire \prdata_sr[24]_i_11_n_0 ;
  wire \prdata_sr[24]_i_12_n_0 ;
  wire \prdata_sr[24]_i_13_n_0 ;
  wire \prdata_sr[24]_i_17_n_0 ;
  wire \prdata_sr[24]_i_18_n_0 ;
  wire \prdata_sr[24]_i_19_n_0 ;
  wire \prdata_sr[24]_i_20_n_0 ;
  wire \prdata_sr[24]_i_2_0 ;
  wire \prdata_sr[24]_i_2_n_0 ;
  wire \prdata_sr[24]_i_4_n_0 ;
  wire \prdata_sr[24]_i_7_n_0 ;
  wire \prdata_sr[24]_i_9_n_0 ;
  wire \prdata_sr[25]_i_10_n_0 ;
  wire \prdata_sr[25]_i_11_n_0 ;
  wire \prdata_sr[25]_i_12_n_0 ;
  wire \prdata_sr[25]_i_13_n_0 ;
  wire \prdata_sr[25]_i_2_0 ;
  wire \prdata_sr[25]_i_2_1 ;
  wire \prdata_sr[25]_i_2_n_0 ;
  wire \prdata_sr[25]_i_4_n_0 ;
  wire \prdata_sr[25]_i_9_n_0 ;
  wire \prdata_sr[26]_i_10_n_0 ;
  wire \prdata_sr[26]_i_11_n_0 ;
  wire \prdata_sr[26]_i_12_n_0 ;
  wire \prdata_sr[26]_i_13_n_0 ;
  wire \prdata_sr[26]_i_2_0 ;
  wire \prdata_sr[26]_i_2_1 ;
  wire \prdata_sr[26]_i_2_n_0 ;
  wire \prdata_sr[26]_i_4_n_0 ;
  wire \prdata_sr[26]_i_9_n_0 ;
  wire \prdata_sr[27]_i_10_n_0 ;
  wire \prdata_sr[27]_i_11_n_0 ;
  wire \prdata_sr[27]_i_12_n_0 ;
  wire \prdata_sr[27]_i_2_n_0 ;
  wire \prdata_sr[27]_i_4_0 ;
  wire \prdata_sr[27]_i_4_n_0 ;
  wire \prdata_sr[27]_i_7_n_0 ;
  wire \prdata_sr[27]_i_8_n_0 ;
  wire \prdata_sr[27]_i_9_n_0 ;
  wire \prdata_sr[28]_i_10_n_0 ;
  wire \prdata_sr[28]_i_11_n_0 ;
  wire \prdata_sr[28]_i_12_n_0 ;
  wire \prdata_sr[28]_i_13_n_0 ;
  wire \prdata_sr[28]_i_2_0 ;
  wire \prdata_sr[28]_i_2_1 ;
  wire \prdata_sr[28]_i_2_n_0 ;
  wire \prdata_sr[28]_i_4_n_0 ;
  wire \prdata_sr[28]_i_9_n_0 ;
  wire \prdata_sr[29]_i_10_n_0 ;
  wire \prdata_sr[29]_i_11_n_0 ;
  wire \prdata_sr[29]_i_12_n_0 ;
  wire \prdata_sr[29]_i_2_n_0 ;
  wire [17:0]\prdata_sr[29]_i_4_0 ;
  wire \prdata_sr[29]_i_4_1 ;
  wire \prdata_sr[29]_i_4_n_0 ;
  wire \prdata_sr[29]_i_7_n_0 ;
  wire \prdata_sr[29]_i_8_n_0 ;
  wire \prdata_sr[29]_i_9_n_0 ;
  wire \prdata_sr[2]_i_10_n_0 ;
  wire \prdata_sr[2]_i_11_n_0 ;
  wire \prdata_sr[2]_i_12_n_0 ;
  wire \prdata_sr[2]_i_13_n_0 ;
  wire \prdata_sr[2]_i_2_n_0 ;
  wire \prdata_sr[2]_i_3_n_0 ;
  wire \prdata_sr[2]_i_5_n_0 ;
  wire \prdata_sr[2]_i_6_0 ;
  wire \prdata_sr[2]_i_6_n_0 ;
  wire \prdata_sr[2]_i_9_n_0 ;
  wire \prdata_sr[30]_i_10_n_0 ;
  wire \prdata_sr[30]_i_11_n_0 ;
  wire \prdata_sr[30]_i_12_n_0 ;
  wire \prdata_sr[30]_i_13_n_0 ;
  wire \prdata_sr[30]_i_2_0 ;
  wire \prdata_sr[30]_i_2_1 ;
  wire \prdata_sr[30]_i_2_n_0 ;
  wire \prdata_sr[30]_i_4_n_0 ;
  wire \prdata_sr[30]_i_9_n_0 ;
  wire \prdata_sr[31]_i_10_n_0 ;
  wire \prdata_sr[31]_i_11_n_0 ;
  wire \prdata_sr[31]_i_12_n_0 ;
  wire \prdata_sr[31]_i_13_n_0 ;
  wire \prdata_sr[31]_i_2_0 ;
  wire \prdata_sr[31]_i_2_1 ;
  wire \prdata_sr[31]_i_2_n_0 ;
  wire \prdata_sr[31]_i_4_n_0 ;
  wire \prdata_sr[31]_i_9_n_0 ;
  wire \prdata_sr[32]_i_10_n_0 ;
  wire \prdata_sr[32]_i_11_n_0 ;
  wire \prdata_sr[32]_i_12_n_0 ;
  wire \prdata_sr[32]_i_2_0 ;
  wire \prdata_sr[32]_i_2_n_0 ;
  wire \prdata_sr[32]_i_4_n_0 ;
  wire \prdata_sr[32]_i_7_n_0 ;
  wire \prdata_sr[32]_i_9_n_0 ;
  wire \prdata_sr[33]_i_10_n_0 ;
  wire \prdata_sr[33]_i_11_n_0 ;
  wire \prdata_sr[33]_i_12_n_0 ;
  wire \prdata_sr[33]_i_2_0 ;
  wire \prdata_sr[33]_i_2_n_0 ;
  wire \prdata_sr[33]_i_4_n_0 ;
  wire \prdata_sr[33]_i_7_n_0 ;
  wire \prdata_sr[33]_i_9_n_0 ;
  wire \prdata_sr[34]_i_10_n_0 ;
  wire \prdata_sr[34]_i_11_n_0 ;
  wire \prdata_sr[34]_i_12_n_0 ;
  wire \prdata_sr[34]_i_2_0 ;
  wire \prdata_sr[34]_i_2_n_0 ;
  wire \prdata_sr[34]_i_4_n_0 ;
  wire \prdata_sr[34]_i_7_n_0 ;
  wire \prdata_sr[34]_i_9_n_0 ;
  wire \prdata_sr[35]_i_10_n_0 ;
  wire \prdata_sr[35]_i_11_n_0 ;
  wire \prdata_sr[35]_i_12_n_0 ;
  wire \prdata_sr[35]_i_2_0 ;
  wire \prdata_sr[35]_i_2_n_0 ;
  wire \prdata_sr[35]_i_4_n_0 ;
  wire \prdata_sr[35]_i_7_n_0 ;
  wire \prdata_sr[35]_i_9_n_0 ;
  wire \prdata_sr[36]_i_10_n_0 ;
  wire \prdata_sr[36]_i_11_n_0 ;
  wire \prdata_sr[36]_i_12_n_0 ;
  wire \prdata_sr[36]_i_2_0 ;
  wire \prdata_sr[36]_i_2_n_0 ;
  wire \prdata_sr[36]_i_4_n_0 ;
  wire \prdata_sr[36]_i_7_n_0 ;
  wire \prdata_sr[36]_i_9_n_0 ;
  wire \prdata_sr[37]_i_10_n_0 ;
  wire \prdata_sr[37]_i_11_n_0 ;
  wire \prdata_sr[37]_i_12_n_0 ;
  wire \prdata_sr[37]_i_2_0 ;
  wire \prdata_sr[37]_i_2_n_0 ;
  wire \prdata_sr[37]_i_4_n_0 ;
  wire \prdata_sr[37]_i_7_n_0 ;
  wire \prdata_sr[37]_i_9_n_0 ;
  wire \prdata_sr[38]_i_10_n_0 ;
  wire \prdata_sr[38]_i_11_n_0 ;
  wire \prdata_sr[38]_i_12_n_0 ;
  wire \prdata_sr[38]_i_2_0 ;
  wire \prdata_sr[38]_i_2_n_0 ;
  wire \prdata_sr[38]_i_4_n_0 ;
  wire \prdata_sr[38]_i_7_n_0 ;
  wire \prdata_sr[38]_i_9_n_0 ;
  wire \prdata_sr[39]_i_10_n_0 ;
  wire \prdata_sr[39]_i_11_n_0 ;
  wire \prdata_sr[39]_i_12_n_0 ;
  wire \prdata_sr[39]_i_2_0 ;
  wire \prdata_sr[39]_i_2_n_0 ;
  wire \prdata_sr[39]_i_4_n_0 ;
  wire \prdata_sr[39]_i_7_n_0 ;
  wire \prdata_sr[39]_i_9_n_0 ;
  wire \prdata_sr[3]_i_11_n_0 ;
  wire \prdata_sr[3]_i_12_n_0 ;
  wire \prdata_sr[3]_i_13_n_0 ;
  wire \prdata_sr[3]_i_14_n_0 ;
  wire \prdata_sr[3]_i_2_n_0 ;
  wire [3:0]\prdata_sr[3]_i_3_0 ;
  wire \prdata_sr[3]_i_3_1 ;
  wire \prdata_sr[3]_i_3_2 ;
  wire \prdata_sr[3]_i_3_n_0 ;
  wire \prdata_sr[3]_i_5_n_0 ;
  wire \prdata_sr[3]_i_6_n_0 ;
  wire \prdata_sr[3]_i_7_n_0 ;
  wire \prdata_sr[40]_i_10_n_0 ;
  wire \prdata_sr[40]_i_11_n_0 ;
  wire \prdata_sr[40]_i_12_n_0 ;
  wire \prdata_sr[40]_i_2_0 ;
  wire \prdata_sr[40]_i_2_n_0 ;
  wire \prdata_sr[40]_i_4_n_0 ;
  wire \prdata_sr[40]_i_7_n_0 ;
  wire \prdata_sr[40]_i_9_n_0 ;
  wire \prdata_sr[41]_i_10_n_0 ;
  wire \prdata_sr[41]_i_11_n_0 ;
  wire \prdata_sr[41]_i_12_n_0 ;
  wire \prdata_sr[41]_i_2_0 ;
  wire \prdata_sr[41]_i_2_n_0 ;
  wire \prdata_sr[41]_i_4_n_0 ;
  wire \prdata_sr[41]_i_7_n_0 ;
  wire \prdata_sr[41]_i_9_n_0 ;
  wire \prdata_sr[42]_i_10_n_0 ;
  wire \prdata_sr[42]_i_11_n_0 ;
  wire \prdata_sr[42]_i_12_n_0 ;
  wire \prdata_sr[42]_i_2_0 ;
  wire \prdata_sr[42]_i_2_n_0 ;
  wire \prdata_sr[42]_i_4_n_0 ;
  wire \prdata_sr[42]_i_7_n_0 ;
  wire \prdata_sr[42]_i_9_n_0 ;
  wire \prdata_sr[43]_i_11_n_0 ;
  wire \prdata_sr[43]_i_12_n_0 ;
  wire \prdata_sr[43]_i_13_n_0 ;
  wire \prdata_sr[43]_i_14_n_0 ;
  wire \prdata_sr[43]_i_2_n_0 ;
  wire \prdata_sr[43]_i_4_n_0 ;
  wire \prdata_sr[43]_i_5_n_0 ;
  wire \prdata_sr[43]_i_6_n_0 ;
  wire \prdata_sr[44]_i_10_n_0 ;
  wire \prdata_sr[44]_i_11_n_0 ;
  wire \prdata_sr[44]_i_12_n_0 ;
  wire \prdata_sr[44]_i_2_0 ;
  wire \prdata_sr[44]_i_2_n_0 ;
  wire \prdata_sr[44]_i_4_n_0 ;
  wire \prdata_sr[44]_i_7_n_0 ;
  wire \prdata_sr[44]_i_9_n_0 ;
  wire \prdata_sr[45]_i_10_n_0 ;
  wire \prdata_sr[45]_i_11_n_0 ;
  wire \prdata_sr[45]_i_12_n_0 ;
  wire \prdata_sr[45]_i_2_0 ;
  wire \prdata_sr[45]_i_2_n_0 ;
  wire \prdata_sr[45]_i_4_n_0 ;
  wire \prdata_sr[45]_i_7_n_0 ;
  wire \prdata_sr[45]_i_9_n_0 ;
  wire \prdata_sr[46]_i_10_n_0 ;
  wire \prdata_sr[46]_i_11_n_0 ;
  wire \prdata_sr[46]_i_12_n_0 ;
  wire \prdata_sr[46]_i_2_0 ;
  wire \prdata_sr[46]_i_2_n_0 ;
  wire \prdata_sr[46]_i_4_n_0 ;
  wire \prdata_sr[46]_i_7_n_0 ;
  wire \prdata_sr[46]_i_9_n_0 ;
  wire \prdata_sr[47]_i_11_n_0 ;
  wire \prdata_sr[47]_i_12_n_0 ;
  wire \prdata_sr[47]_i_13_n_0 ;
  wire \prdata_sr[47]_i_14_n_0 ;
  wire \prdata_sr[47]_i_2_0 ;
  wire \prdata_sr[47]_i_2_n_0 ;
  wire \prdata_sr[47]_i_4_n_0 ;
  wire [47:0]\prdata_sr[47]_i_5_0 ;
  wire [47:0]\prdata_sr[47]_i_5_1 ;
  wire [47:0]\prdata_sr[47]_i_5_2 ;
  wire [47:0]\prdata_sr[47]_i_5_3 ;
  wire \prdata_sr[47]_i_5_n_0 ;
  wire \prdata_sr[47]_i_8_n_0 ;
  wire \prdata_sr[48]_i_2_n_0 ;
  wire \prdata_sr[48]_i_6_n_0 ;
  wire \prdata_sr[48]_i_7_n_0 ;
  wire \prdata_sr[48]_i_8_n_0 ;
  wire \prdata_sr[48]_i_9_n_0 ;
  wire \prdata_sr[49]_i_2_n_0 ;
  wire \prdata_sr[49]_i_6_n_0 ;
  wire \prdata_sr[49]_i_7_n_0 ;
  wire \prdata_sr[49]_i_8_n_0 ;
  wire \prdata_sr[49]_i_9_n_0 ;
  wire \prdata_sr[4]_i_11_n_0 ;
  wire \prdata_sr[4]_i_12_n_0 ;
  wire \prdata_sr[4]_i_13_n_0 ;
  wire \prdata_sr[4]_i_14_n_0 ;
  wire \prdata_sr[4]_i_2_n_0 ;
  wire \prdata_sr[4]_i_4_n_0 ;
  wire \prdata_sr[4]_i_6_n_0 ;
  wire \prdata_sr[50]_i_2_n_0 ;
  wire \prdata_sr[50]_i_6_n_0 ;
  wire \prdata_sr[50]_i_7_n_0 ;
  wire \prdata_sr[50]_i_8_n_0 ;
  wire \prdata_sr[50]_i_9_n_0 ;
  wire \prdata_sr[51]_i_2_n_0 ;
  wire \prdata_sr[51]_i_6_n_0 ;
  wire \prdata_sr[51]_i_7_n_0 ;
  wire \prdata_sr[51]_i_8_n_0 ;
  wire \prdata_sr[51]_i_9_n_0 ;
  wire \prdata_sr[52]_i_2_n_0 ;
  wire \prdata_sr[52]_i_6_n_0 ;
  wire \prdata_sr[52]_i_7_n_0 ;
  wire \prdata_sr[52]_i_8_n_0 ;
  wire \prdata_sr[52]_i_9_n_0 ;
  wire \prdata_sr[53]_i_2_n_0 ;
  wire \prdata_sr[53]_i_6_n_0 ;
  wire \prdata_sr[53]_i_7_n_0 ;
  wire \prdata_sr[53]_i_8_n_0 ;
  wire \prdata_sr[53]_i_9_n_0 ;
  wire \prdata_sr[54]_i_2_n_0 ;
  wire \prdata_sr[54]_i_6_n_0 ;
  wire \prdata_sr[54]_i_7_n_0 ;
  wire \prdata_sr[54]_i_8_n_0 ;
  wire \prdata_sr[54]_i_9_n_0 ;
  wire \prdata_sr[55]_i_2_n_0 ;
  wire \prdata_sr[55]_i_6_n_0 ;
  wire \prdata_sr[55]_i_7_n_0 ;
  wire \prdata_sr[55]_i_8_n_0 ;
  wire \prdata_sr[55]_i_9_n_0 ;
  wire \prdata_sr[56]_i_2_n_0 ;
  wire \prdata_sr[56]_i_6_n_0 ;
  wire \prdata_sr[56]_i_7_n_0 ;
  wire \prdata_sr[56]_i_8_n_0 ;
  wire \prdata_sr[56]_i_9_n_0 ;
  wire \prdata_sr[57]_i_2_n_0 ;
  wire \prdata_sr[57]_i_6_n_0 ;
  wire \prdata_sr[57]_i_7_n_0 ;
  wire \prdata_sr[57]_i_8_n_0 ;
  wire \prdata_sr[57]_i_9_n_0 ;
  wire \prdata_sr[58]_i_2_n_0 ;
  wire \prdata_sr[58]_i_6_n_0 ;
  wire \prdata_sr[58]_i_7_n_0 ;
  wire \prdata_sr[58]_i_8_n_0 ;
  wire \prdata_sr[58]_i_9_n_0 ;
  wire \prdata_sr[59]_i_2_n_0 ;
  wire \prdata_sr[59]_i_6_n_0 ;
  wire \prdata_sr[59]_i_7_n_0 ;
  wire \prdata_sr[59]_i_8_n_0 ;
  wire \prdata_sr[59]_i_9_n_0 ;
  wire \prdata_sr[5]_i_12_n_0 ;
  wire \prdata_sr[5]_i_13_n_0 ;
  wire \prdata_sr[5]_i_14_n_0 ;
  wire \prdata_sr[5]_i_16_n_0 ;
  wire \prdata_sr[5]_i_22_n_0 ;
  wire \prdata_sr[5]_i_23_n_0 ;
  wire \prdata_sr[5]_i_2_n_0 ;
  wire \prdata_sr[5]_i_3_0 ;
  wire \prdata_sr[5]_i_3_n_0 ;
  wire \prdata_sr[5]_i_4_n_0 ;
  wire \prdata_sr[5]_i_5_n_0 ;
  wire \prdata_sr[5]_i_6_n_0 ;
  wire \prdata_sr[5]_i_7_n_0 ;
  wire \prdata_sr[5]_i_8_n_0 ;
  wire \prdata_sr[60]_i_2_n_0 ;
  wire \prdata_sr[60]_i_6_n_0 ;
  wire \prdata_sr[60]_i_7_n_0 ;
  wire \prdata_sr[60]_i_8_n_0 ;
  wire \prdata_sr[60]_i_9_n_0 ;
  wire \prdata_sr[61]_i_2_n_0 ;
  wire \prdata_sr[61]_i_6_n_0 ;
  wire \prdata_sr[61]_i_7_n_0 ;
  wire \prdata_sr[61]_i_8_n_0 ;
  wire \prdata_sr[61]_i_9_n_0 ;
  wire \prdata_sr[62]_i_2_n_0 ;
  wire \prdata_sr[62]_i_6_n_0 ;
  wire \prdata_sr[62]_i_7_n_0 ;
  wire \prdata_sr[62]_i_8_n_0 ;
  wire \prdata_sr[62]_i_9_n_0 ;
  wire \prdata_sr[63]_i_2_n_0 ;
  wire \prdata_sr[63]_i_6_n_0 ;
  wire \prdata_sr[63]_i_7_n_0 ;
  wire \prdata_sr[63]_i_8_n_0 ;
  wire \prdata_sr[63]_i_9_n_0 ;
  wire \prdata_sr[64]_i_2_n_0 ;
  wire \prdata_sr[64]_i_6_n_0 ;
  wire \prdata_sr[64]_i_7_n_0 ;
  wire \prdata_sr[64]_i_8_n_0 ;
  wire \prdata_sr[64]_i_9_n_0 ;
  wire \prdata_sr[65]_i_2_n_0 ;
  wire \prdata_sr[65]_i_6_n_0 ;
  wire \prdata_sr[65]_i_7_n_0 ;
  wire \prdata_sr[65]_i_8_n_0 ;
  wire \prdata_sr[65]_i_9_n_0 ;
  wire \prdata_sr[66]_i_2_n_0 ;
  wire \prdata_sr[66]_i_6_n_0 ;
  wire \prdata_sr[66]_i_7_n_0 ;
  wire \prdata_sr[66]_i_8_n_0 ;
  wire \prdata_sr[66]_i_9_n_0 ;
  wire \prdata_sr[67]_i_2_n_0 ;
  wire \prdata_sr[67]_i_6_n_0 ;
  wire \prdata_sr[67]_i_7_n_0 ;
  wire \prdata_sr[67]_i_8_n_0 ;
  wire \prdata_sr[67]_i_9_n_0 ;
  wire \prdata_sr[68]_i_2_n_0 ;
  wire \prdata_sr[68]_i_6_n_0 ;
  wire \prdata_sr[68]_i_7_n_0 ;
  wire \prdata_sr[68]_i_8_n_0 ;
  wire \prdata_sr[68]_i_9_n_0 ;
  wire \prdata_sr[69]_i_2_n_0 ;
  wire \prdata_sr[69]_i_6_n_0 ;
  wire \prdata_sr[69]_i_7_n_0 ;
  wire \prdata_sr[69]_i_8_n_0 ;
  wire \prdata_sr[69]_i_9_n_0 ;
  wire \prdata_sr[6]_i_10_n_0 ;
  wire \prdata_sr[6]_i_11_n_0 ;
  wire \prdata_sr[6]_i_12_n_0 ;
  wire \prdata_sr[6]_i_13_n_0 ;
  wire \prdata_sr[6]_i_14_n_0 ;
  wire \prdata_sr[6]_i_2_n_0 ;
  wire \prdata_sr[6]_i_3_0 ;
  wire \prdata_sr[6]_i_3_n_0 ;
  wire \prdata_sr[6]_i_5_n_0 ;
  wire \prdata_sr[6]_i_6_n_0 ;
  wire \prdata_sr[6]_i_7_n_0 ;
  wire \prdata_sr[6]_i_8_n_0 ;
  wire \prdata_sr[70]_i_2_n_0 ;
  wire \prdata_sr[70]_i_6_n_0 ;
  wire \prdata_sr[70]_i_7_n_0 ;
  wire \prdata_sr[70]_i_8_n_0 ;
  wire \prdata_sr[70]_i_9_n_0 ;
  wire \prdata_sr[71]_i_2_n_0 ;
  wire \prdata_sr[71]_i_6_n_0 ;
  wire \prdata_sr[71]_i_7_n_0 ;
  wire \prdata_sr[71]_i_8_n_0 ;
  wire \prdata_sr[71]_i_9_n_0 ;
  wire \prdata_sr[72]_i_2_n_0 ;
  wire \prdata_sr[72]_i_6_n_0 ;
  wire \prdata_sr[72]_i_7_n_0 ;
  wire \prdata_sr[72]_i_8_n_0 ;
  wire \prdata_sr[72]_i_9_n_0 ;
  wire \prdata_sr[73]_i_10_n_0 ;
  wire \prdata_sr[73]_i_11_n_0 ;
  wire \prdata_sr[73]_i_12_n_0 ;
  wire \prdata_sr[73]_i_13_n_0 ;
  wire \prdata_sr[73]_i_14_n_0 ;
  wire \prdata_sr[73]_i_15_n_0 ;
  wire \prdata_sr[73]_i_16_n_0 ;
  wire \prdata_sr[73]_i_2_n_0 ;
  wire \prdata_sr[73]_i_9_n_0 ;
  wire \prdata_sr[74]_i_10_n_0 ;
  wire \prdata_sr[74]_i_11_n_0 ;
  wire \prdata_sr[74]_i_12_n_0 ;
  wire \prdata_sr[74]_i_13_n_0 ;
  wire \prdata_sr[74]_i_14_n_0 ;
  wire \prdata_sr[74]_i_15_n_0 ;
  wire \prdata_sr[74]_i_16_n_0 ;
  wire \prdata_sr[74]_i_2_n_0 ;
  wire \prdata_sr[74]_i_9_n_0 ;
  wire \prdata_sr[75]_i_10_n_0 ;
  wire \prdata_sr[75]_i_11_n_0 ;
  wire \prdata_sr[75]_i_12_n_0 ;
  wire \prdata_sr[75]_i_13_n_0 ;
  wire \prdata_sr[75]_i_14_n_0 ;
  wire \prdata_sr[75]_i_15_n_0 ;
  wire \prdata_sr[75]_i_16_n_0 ;
  wire \prdata_sr[75]_i_2_n_0 ;
  wire \prdata_sr[75]_i_9_n_0 ;
  wire \prdata_sr[76]_i_10_n_0 ;
  wire \prdata_sr[76]_i_11_n_0 ;
  wire \prdata_sr[76]_i_12_n_0 ;
  wire \prdata_sr[76]_i_13_n_0 ;
  wire \prdata_sr[76]_i_14_n_0 ;
  wire \prdata_sr[76]_i_15_n_0 ;
  wire \prdata_sr[76]_i_16_n_0 ;
  wire \prdata_sr[76]_i_17_n_0 ;
  wire \prdata_sr[76]_i_2_n_0 ;
  wire \prdata_sr[77]_i_10_n_0 ;
  wire \prdata_sr[77]_i_11_n_0 ;
  wire \prdata_sr[77]_i_2_n_0 ;
  wire \prdata_sr[77]_i_8_n_0 ;
  wire \prdata_sr[77]_i_9_n_0 ;
  wire \prdata_sr[78]_i_10_n_0 ;
  wire \prdata_sr[78]_i_11_n_0 ;
  wire \prdata_sr[78]_i_12_n_0 ;
  wire \prdata_sr[78]_i_17_n_0 ;
  wire \prdata_sr[78]_i_18_n_0 ;
  wire \prdata_sr[78]_i_19_n_0 ;
  wire \prdata_sr[78]_i_20_n_0 ;
  wire \prdata_sr[78]_i_25_n_0 ;
  wire \prdata_sr[78]_i_26_n_0 ;
  wire \prdata_sr[78]_i_27_n_0 ;
  wire \prdata_sr[78]_i_28_n_0 ;
  wire \prdata_sr[78]_i_29_n_0 ;
  wire \prdata_sr[78]_i_2_n_0 ;
  wire \prdata_sr[78]_i_30_n_0 ;
  wire \prdata_sr[78]_i_31_n_0 ;
  wire \prdata_sr[78]_i_32_n_0 ;
  wire [1:0]\prdata_sr[78]_i_4 ;
  wire \prdata_sr[78]_i_9_n_0 ;
  wire \prdata_sr[79]_i_10_n_0 ;
  wire \prdata_sr[79]_i_11_n_0 ;
  wire \prdata_sr[79]_i_12_n_0 ;
  wire \prdata_sr[79]_i_17_n_0 ;
  wire \prdata_sr[79]_i_18_n_0 ;
  wire \prdata_sr[79]_i_19_n_0 ;
  wire \prdata_sr[79]_i_20_n_0 ;
  wire \prdata_sr[79]_i_25_n_0 ;
  wire \prdata_sr[79]_i_26_n_0 ;
  wire \prdata_sr[79]_i_27_n_0 ;
  wire \prdata_sr[79]_i_28_n_0 ;
  wire \prdata_sr[79]_i_29_n_0 ;
  wire \prdata_sr[79]_i_2_n_0 ;
  wire \prdata_sr[79]_i_30_n_0 ;
  wire \prdata_sr[79]_i_31_n_0 ;
  wire \prdata_sr[79]_i_32_n_0 ;
  wire \prdata_sr[79]_i_9_n_0 ;
  wire \prdata_sr[7]_i_10_n_0 ;
  wire \prdata_sr[7]_i_11_n_0 ;
  wire \prdata_sr[7]_i_13_n_0 ;
  wire \prdata_sr[7]_i_14_n_0 ;
  wire \prdata_sr[7]_i_19_n_0 ;
  wire \prdata_sr[7]_i_20_n_0 ;
  wire \prdata_sr[7]_i_21_n_0 ;
  wire \prdata_sr[7]_i_2_n_0 ;
  wire \prdata_sr[7]_i_3_0 ;
  wire \prdata_sr[7]_i_3_n_0 ;
  wire \prdata_sr[7]_i_4_n_0 ;
  wire \prdata_sr[7]_i_5_n_0 ;
  wire \prdata_sr[7]_i_6_n_0 ;
  wire \prdata_sr[7]_i_7_n_0 ;
  wire \prdata_sr[80]_i_10_n_0 ;
  wire \prdata_sr[80]_i_11_n_0 ;
  wire \prdata_sr[80]_i_12_n_0 ;
  wire \prdata_sr[80]_i_17_n_0 ;
  wire \prdata_sr[80]_i_18_n_0 ;
  wire \prdata_sr[80]_i_19_n_0 ;
  wire \prdata_sr[80]_i_20_n_0 ;
  wire \prdata_sr[80]_i_25_n_0 ;
  wire \prdata_sr[80]_i_26_n_0 ;
  wire \prdata_sr[80]_i_27_n_0 ;
  wire \prdata_sr[80]_i_28_n_0 ;
  wire \prdata_sr[80]_i_29_n_0 ;
  wire \prdata_sr[80]_i_2_n_0 ;
  wire \prdata_sr[80]_i_30_n_0 ;
  wire \prdata_sr[80]_i_31_n_0 ;
  wire \prdata_sr[80]_i_32_n_0 ;
  wire \prdata_sr[80]_i_9_n_0 ;
  wire \prdata_sr[81]_i_10_n_0 ;
  wire \prdata_sr[81]_i_11_n_0 ;
  wire \prdata_sr[81]_i_12_n_0 ;
  wire \prdata_sr[81]_i_17_n_0 ;
  wire \prdata_sr[81]_i_18_n_0 ;
  wire \prdata_sr[81]_i_19_n_0 ;
  wire \prdata_sr[81]_i_20_n_0 ;
  wire \prdata_sr[81]_i_25_n_0 ;
  wire \prdata_sr[81]_i_26_n_0 ;
  wire \prdata_sr[81]_i_27_n_0 ;
  wire \prdata_sr[81]_i_28_n_0 ;
  wire \prdata_sr[81]_i_29_n_0 ;
  wire \prdata_sr[81]_i_2_n_0 ;
  wire \prdata_sr[81]_i_30_n_0 ;
  wire \prdata_sr[81]_i_31_n_0 ;
  wire \prdata_sr[81]_i_32_n_0 ;
  wire \prdata_sr[81]_i_9_n_0 ;
  wire \prdata_sr[82]_i_10_n_0 ;
  wire \prdata_sr[82]_i_11_n_0 ;
  wire \prdata_sr[82]_i_12_n_0 ;
  wire \prdata_sr[82]_i_13_n_0 ;
  wire \prdata_sr[82]_i_18_n_0 ;
  wire \prdata_sr[82]_i_19_n_0 ;
  wire \prdata_sr[82]_i_20_n_0 ;
  wire \prdata_sr[82]_i_21_n_0 ;
  wire \prdata_sr[82]_i_26_n_0 ;
  wire \prdata_sr[82]_i_27_n_0 ;
  wire \prdata_sr[82]_i_28_n_0 ;
  wire \prdata_sr[82]_i_29_n_0 ;
  wire \prdata_sr[82]_i_2_n_0 ;
  wire \prdata_sr[82]_i_30_n_0 ;
  wire \prdata_sr[82]_i_31_n_0 ;
  wire \prdata_sr[82]_i_32_n_0 ;
  wire \prdata_sr[82]_i_33_n_0 ;
  wire \prdata_sr[83]_i_12_n_0 ;
  wire \prdata_sr[83]_i_13_n_0 ;
  wire \prdata_sr[83]_i_14_n_0 ;
  wire \prdata_sr[83]_i_15_n_0 ;
  wire \prdata_sr[83]_i_20_n_0 ;
  wire \prdata_sr[83]_i_21_n_0 ;
  wire \prdata_sr[83]_i_22_n_0 ;
  wire \prdata_sr[83]_i_23_n_0 ;
  wire \prdata_sr[83]_i_28_n_0 ;
  wire \prdata_sr[83]_i_29_n_0 ;
  wire \prdata_sr[83]_i_2_n_0 ;
  wire \prdata_sr[83]_i_30_n_0 ;
  wire \prdata_sr[83]_i_31_n_0 ;
  wire \prdata_sr[83]_i_32_n_0 ;
  wire \prdata_sr[83]_i_33_n_0 ;
  wire \prdata_sr[83]_i_34_n_0 ;
  wire \prdata_sr[83]_i_35_n_0 ;
  wire \prdata_sr[84]_i_2_n_0 ;
  wire \prdata_sr[84]_i_6_n_0 ;
  wire \prdata_sr[84]_i_7_n_0 ;
  wire \prdata_sr[84]_i_8_n_0 ;
  wire \prdata_sr[84]_i_9_n_0 ;
  wire \prdata_sr[85]_i_2_n_0 ;
  wire \prdata_sr[85]_i_6_n_0 ;
  wire \prdata_sr[85]_i_7_n_0 ;
  wire \prdata_sr[85]_i_8_n_0 ;
  wire \prdata_sr[85]_i_9_n_0 ;
  wire \prdata_sr[86]_i_2_n_0 ;
  wire \prdata_sr[86]_i_6_n_0 ;
  wire \prdata_sr[86]_i_7_n_0 ;
  wire \prdata_sr[86]_i_8_n_0 ;
  wire \prdata_sr[86]_i_9_n_0 ;
  wire \prdata_sr[87]_i_2_n_0 ;
  wire \prdata_sr[87]_i_6_n_0 ;
  wire \prdata_sr[87]_i_7_n_0 ;
  wire \prdata_sr[87]_i_8_n_0 ;
  wire \prdata_sr[87]_i_9_n_0 ;
  wire \prdata_sr[88]_i_2_n_0 ;
  wire \prdata_sr[88]_i_6_n_0 ;
  wire \prdata_sr[88]_i_7_n_0 ;
  wire \prdata_sr[88]_i_8_n_0 ;
  wire \prdata_sr[88]_i_9_n_0 ;
  wire \prdata_sr[89]_i_2_n_0 ;
  wire \prdata_sr[89]_i_6_n_0 ;
  wire \prdata_sr[89]_i_7_n_0 ;
  wire \prdata_sr[89]_i_8_n_0 ;
  wire \prdata_sr[89]_i_9_n_0 ;
  wire \prdata_sr[8]_i_10_n_0 ;
  wire \prdata_sr[8]_i_13_n_0 ;
  wire \prdata_sr[8]_i_14_n_0 ;
  wire \prdata_sr[8]_i_15_n_0 ;
  wire \prdata_sr[8]_i_16_n_0 ;
  wire \prdata_sr[8]_i_18_n_0 ;
  wire \prdata_sr[8]_i_24 ;
  wire \prdata_sr[8]_i_26_n_0 ;
  wire \prdata_sr[8]_i_2_n_0 ;
  wire \prdata_sr[8]_i_3_n_0 ;
  wire \prdata_sr[8]_i_4_0 ;
  wire \prdata_sr[8]_i_4_n_0 ;
  wire \prdata_sr[8]_i_5_n_0 ;
  wire \prdata_sr[8]_i_6_n_0 ;
  wire \prdata_sr[8]_i_8_n_0 ;
  wire \prdata_sr[8]_i_9_n_0 ;
  wire \prdata_sr[90]_i_2_n_0 ;
  wire \prdata_sr[90]_i_6_n_0 ;
  wire \prdata_sr[90]_i_7_n_0 ;
  wire \prdata_sr[90]_i_8_n_0 ;
  wire \prdata_sr[90]_i_9_n_0 ;
  wire \prdata_sr[91]_i_2_n_0 ;
  wire \prdata_sr[91]_i_6_n_0 ;
  wire \prdata_sr[91]_i_7_n_0 ;
  wire \prdata_sr[91]_i_8_n_0 ;
  wire \prdata_sr[91]_i_9_n_0 ;
  wire \prdata_sr[92]_i_2_n_0 ;
  wire \prdata_sr[92]_i_6_n_0 ;
  wire \prdata_sr[92]_i_7_n_0 ;
  wire \prdata_sr[92]_i_8_n_0 ;
  wire \prdata_sr[92]_i_9_n_0 ;
  wire \prdata_sr[93]_i_2_n_0 ;
  wire \prdata_sr[93]_i_6_n_0 ;
  wire \prdata_sr[93]_i_7_n_0 ;
  wire \prdata_sr[93]_i_8_n_0 ;
  wire \prdata_sr[93]_i_9_n_0 ;
  wire \prdata_sr[94]_i_2_n_0 ;
  wire \prdata_sr[94]_i_6_n_0 ;
  wire \prdata_sr[94]_i_7_n_0 ;
  wire \prdata_sr[94]_i_8_n_0 ;
  wire \prdata_sr[94]_i_9_n_0 ;
  wire \prdata_sr[95]_i_2_n_0 ;
  wire \prdata_sr[95]_i_6_n_0 ;
  wire \prdata_sr[95]_i_7_n_0 ;
  wire \prdata_sr[95]_i_8_n_0 ;
  wire \prdata_sr[95]_i_9_n_0 ;
  wire \prdata_sr[96]_i_2_n_0 ;
  wire \prdata_sr[96]_i_6_n_0 ;
  wire \prdata_sr[96]_i_7_n_0 ;
  wire \prdata_sr[96]_i_8_n_0 ;
  wire \prdata_sr[96]_i_9_n_0 ;
  wire \prdata_sr[97]_i_2_n_0 ;
  wire \prdata_sr[97]_i_6_n_0 ;
  wire \prdata_sr[97]_i_7_n_0 ;
  wire \prdata_sr[97]_i_8_n_0 ;
  wire \prdata_sr[97]_i_9_n_0 ;
  wire \prdata_sr[98]_i_2_n_0 ;
  wire \prdata_sr[98]_i_6_n_0 ;
  wire \prdata_sr[98]_i_7_n_0 ;
  wire \prdata_sr[98]_i_8_n_0 ;
  wire \prdata_sr[98]_i_9_n_0 ;
  wire \prdata_sr[99]_i_2_n_0 ;
  wire \prdata_sr[99]_i_6_n_0 ;
  wire \prdata_sr[99]_i_7_n_0 ;
  wire \prdata_sr[99]_i_8_n_0 ;
  wire \prdata_sr[99]_i_9_n_0 ;
  wire \prdata_sr[9]_i_11_n_0 ;
  wire \prdata_sr[9]_i_12_n_0 ;
  wire \prdata_sr[9]_i_13_n_0 ;
  wire \prdata_sr[9]_i_19_n_0 ;
  wire \prdata_sr[9]_i_20_n_0 ;
  wire \prdata_sr[9]_i_2_0 ;
  wire \prdata_sr[9]_i_2_n_0 ;
  wire \prdata_sr[9]_i_3_n_0 ;
  wire \prdata_sr[9]_i_4_n_0 ;
  wire \prdata_sr[9]_i_5_n_0 ;
  wire \prdata_sr[9]_i_6_n_0 ;
  wire \prdata_sr[9]_i_7_n_0 ;
  wire \prdata_sr[9]_i_8 ;
  wire \prdata_sr[9]_i_8_0 ;
  wire \prdata_sr[9]_i_9_n_0 ;
  wire [159:0]prdata_sr_d;
  wire prdata_sr_d_0;
  wire \prdata_sr_reg[0]_0 ;
  wire \prdata_sr_reg[0]_1 ;
  wire \prdata_sr_reg[0]_i_4_n_0 ;
  wire \prdata_sr_reg[0]_i_6_n_0 ;
  wire \prdata_sr_reg[0]_i_7_n_0 ;
  wire \prdata_sr_reg[100]_i_3_n_0 ;
  wire \prdata_sr_reg[100]_i_4_n_0 ;
  wire \prdata_sr_reg[100]_i_5_n_0 ;
  wire \prdata_sr_reg[101]_i_3_n_0 ;
  wire \prdata_sr_reg[101]_i_5_n_0 ;
  wire \prdata_sr_reg[101]_i_6_n_0 ;
  wire \prdata_sr_reg[102]_i_3_n_0 ;
  wire \prdata_sr_reg[102]_i_4_n_0 ;
  wire \prdata_sr_reg[102]_i_5_n_0 ;
  wire \prdata_sr_reg[103]_0 ;
  wire \prdata_sr_reg[103]_1 ;
  wire \prdata_sr_reg[103]_i_3_n_0 ;
  wire \prdata_sr_reg[103]_i_5_n_0 ;
  wire \prdata_sr_reg[103]_i_6_n_0 ;
  wire \prdata_sr_reg[104]_0 ;
  wire \prdata_sr_reg[104]_1 ;
  wire \prdata_sr_reg[104]_i_3_n_0 ;
  wire \prdata_sr_reg[104]_i_6_n_0 ;
  wire \prdata_sr_reg[104]_i_7_n_0 ;
  wire \prdata_sr_reg[105]_0 ;
  wire \prdata_sr_reg[105]_1 ;
  wire \prdata_sr_reg[105]_i_3_n_0 ;
  wire \prdata_sr_reg[105]_i_5_n_0 ;
  wire \prdata_sr_reg[105]_i_6_n_0 ;
  wire \prdata_sr_reg[106]_0 ;
  wire \prdata_sr_reg[106]_i_3_n_0 ;
  wire \prdata_sr_reg[106]_i_5_n_0 ;
  wire \prdata_sr_reg[106]_i_6_n_0 ;
  wire \prdata_sr_reg[107]_0 ;
  wire \prdata_sr_reg[107]_i_3_n_0 ;
  wire \prdata_sr_reg[107]_i_5_n_0 ;
  wire \prdata_sr_reg[107]_i_6_n_0 ;
  wire \prdata_sr_reg[108]_0 ;
  wire \prdata_sr_reg[108]_i_3_n_0 ;
  wire \prdata_sr_reg[108]_i_5_n_0 ;
  wire \prdata_sr_reg[108]_i_6_n_0 ;
  wire \prdata_sr_reg[109]_0 ;
  wire \prdata_sr_reg[109]_i_3_n_0 ;
  wire \prdata_sr_reg[109]_i_5_n_0 ;
  wire \prdata_sr_reg[109]_i_6_n_0 ;
  wire \prdata_sr_reg[10]_i_3_n_0 ;
  wire \prdata_sr_reg[10]_i_5_n_0 ;
  wire \prdata_sr_reg[10]_i_6_n_0 ;
  wire \prdata_sr_reg[110]_0 ;
  wire \prdata_sr_reg[110]_i_3_n_0 ;
  wire \prdata_sr_reg[110]_i_5_n_0 ;
  wire \prdata_sr_reg[110]_i_6_n_0 ;
  wire \prdata_sr_reg[111]_0 ;
  wire \prdata_sr_reg[111]_i_3_n_0 ;
  wire \prdata_sr_reg[111]_i_5_n_0 ;
  wire \prdata_sr_reg[111]_i_6_n_0 ;
  wire \prdata_sr_reg[112]_0 ;
  wire \prdata_sr_reg[112]_i_3_n_0 ;
  wire \prdata_sr_reg[112]_i_6_n_0 ;
  wire \prdata_sr_reg[112]_i_7_n_0 ;
  wire \prdata_sr_reg[113]_0 ;
  wire \prdata_sr_reg[113]_1 ;
  wire \prdata_sr_reg[113]_i_3_n_0 ;
  wire \prdata_sr_reg[113]_i_6_n_0 ;
  wire \prdata_sr_reg[113]_i_7_n_0 ;
  wire \prdata_sr_reg[114]_0 ;
  wire \prdata_sr_reg[114]_i_3_n_0 ;
  wire \prdata_sr_reg[114]_i_6_n_0 ;
  wire \prdata_sr_reg[114]_i_7_n_0 ;
  wire \prdata_sr_reg[115]_i_3_n_0 ;
  wire \prdata_sr_reg[115]_i_4_n_0 ;
  wire \prdata_sr_reg[115]_i_5_n_0 ;
  wire \prdata_sr_reg[116]_i_3_n_0 ;
  wire \prdata_sr_reg[116]_i_4_n_0 ;
  wire \prdata_sr_reg[116]_i_5_n_0 ;
  wire \prdata_sr_reg[117]_0 ;
  wire \prdata_sr_reg[117]_i_3_n_0 ;
  wire \prdata_sr_reg[117]_i_4_n_0 ;
  wire \prdata_sr_reg[117]_i_5_n_0 ;
  wire [2:0]\prdata_sr_reg[118]_0 ;
  wire \prdata_sr_reg[118]_i_3_n_0 ;
  wire \prdata_sr_reg[118]_i_4_n_0 ;
  wire \prdata_sr_reg[118]_i_5_n_0 ;
  wire \prdata_sr_reg[119]_i_4_n_0 ;
  wire \prdata_sr_reg[119]_i_7_n_0 ;
  wire \prdata_sr_reg[119]_i_8_n_0 ;
  wire \prdata_sr_reg[11]_i_3_n_0 ;
  wire \prdata_sr_reg[11]_i_5_n_0 ;
  wire \prdata_sr_reg[11]_i_6_n_0 ;
  wire \prdata_sr_reg[120]_i_4_n_0 ;
  wire \prdata_sr_reg[120]_i_7_n_0 ;
  wire \prdata_sr_reg[120]_i_8_n_0 ;
  wire \prdata_sr_reg[121]_i_4_n_0 ;
  wire \prdata_sr_reg[121]_i_7_n_0 ;
  wire \prdata_sr_reg[121]_i_8_n_0 ;
  wire \prdata_sr_reg[122]_i_4_n_0 ;
  wire \prdata_sr_reg[122]_i_7_n_0 ;
  wire \prdata_sr_reg[122]_i_8_n_0 ;
  wire \prdata_sr_reg[123]_i_4_n_0 ;
  wire \prdata_sr_reg[123]_i_7_n_0 ;
  wire \prdata_sr_reg[123]_i_8_n_0 ;
  wire \prdata_sr_reg[124]_i_4_n_0 ;
  wire \prdata_sr_reg[124]_i_7_n_0 ;
  wire \prdata_sr_reg[124]_i_8_n_0 ;
  wire \prdata_sr_reg[125]_i_4_n_0 ;
  wire \prdata_sr_reg[125]_i_7_n_0 ;
  wire \prdata_sr_reg[125]_i_8_n_0 ;
  wire \prdata_sr_reg[126]_i_10_n_0 ;
  wire \prdata_sr_reg[126]_i_4_n_0 ;
  wire \prdata_sr_reg[126]_i_9_n_0 ;
  wire \prdata_sr_reg[127]_i_3_n_0 ;
  wire \prdata_sr_reg[127]_i_4_n_0 ;
  wire \prdata_sr_reg[127]_i_5_n_0 ;
  wire \prdata_sr_reg[128]_i_3_n_0 ;
  wire \prdata_sr_reg[128]_i_4_n_0 ;
  wire \prdata_sr_reg[128]_i_5_n_0 ;
  wire \prdata_sr_reg[129]_i_3_n_0 ;
  wire \prdata_sr_reg[129]_i_4_n_0 ;
  wire \prdata_sr_reg[129]_i_5_n_0 ;
  wire \prdata_sr_reg[12]_i_3_n_0 ;
  wire \prdata_sr_reg[12]_i_5_n_0 ;
  wire \prdata_sr_reg[12]_i_6_n_0 ;
  wire \prdata_sr_reg[130]_i_3_n_0 ;
  wire \prdata_sr_reg[130]_i_4_n_0 ;
  wire \prdata_sr_reg[130]_i_5_n_0 ;
  wire \prdata_sr_reg[131]_i_3_n_0 ;
  wire \prdata_sr_reg[131]_i_4_n_0 ;
  wire \prdata_sr_reg[131]_i_5_n_0 ;
  wire \prdata_sr_reg[132]_i_3_n_0 ;
  wire \prdata_sr_reg[132]_i_4_n_0 ;
  wire \prdata_sr_reg[132]_i_5_n_0 ;
  wire \prdata_sr_reg[133]_i_3_n_0 ;
  wire \prdata_sr_reg[133]_i_4_n_0 ;
  wire \prdata_sr_reg[133]_i_5_n_0 ;
  wire \prdata_sr_reg[134]_i_3_n_0 ;
  wire \prdata_sr_reg[134]_i_4_n_0 ;
  wire \prdata_sr_reg[134]_i_5_n_0 ;
  wire \prdata_sr_reg[135]_i_3_n_0 ;
  wire \prdata_sr_reg[135]_i_4_n_0 ;
  wire \prdata_sr_reg[135]_i_5_n_0 ;
  wire \prdata_sr_reg[136]_i_3_n_0 ;
  wire \prdata_sr_reg[136]_i_4_n_0 ;
  wire \prdata_sr_reg[136]_i_5_n_0 ;
  wire \prdata_sr_reg[137]_i_3_n_0 ;
  wire \prdata_sr_reg[137]_i_4_n_0 ;
  wire \prdata_sr_reg[137]_i_5_n_0 ;
  wire \prdata_sr_reg[138]_i_3_n_0 ;
  wire \prdata_sr_reg[138]_i_4_n_0 ;
  wire \prdata_sr_reg[138]_i_5_n_0 ;
  wire \prdata_sr_reg[139]_i_3_n_0 ;
  wire \prdata_sr_reg[139]_i_4_n_0 ;
  wire \prdata_sr_reg[139]_i_5_n_0 ;
  wire \prdata_sr_reg[13]_i_3_n_0 ;
  wire \prdata_sr_reg[13]_i_5_n_0 ;
  wire \prdata_sr_reg[13]_i_6_n_0 ;
  wire \prdata_sr_reg[140]_i_3_n_0 ;
  wire \prdata_sr_reg[140]_i_4_n_0 ;
  wire \prdata_sr_reg[140]_i_5_n_0 ;
  wire \prdata_sr_reg[141]_i_3_n_0 ;
  wire \prdata_sr_reg[141]_i_4_n_0 ;
  wire \prdata_sr_reg[141]_i_5_n_0 ;
  wire \prdata_sr_reg[142]_i_3_n_0 ;
  wire \prdata_sr_reg[142]_i_4_n_0 ;
  wire \prdata_sr_reg[142]_i_5_n_0 ;
  wire \prdata_sr_reg[143]_i_3_n_0 ;
  wire \prdata_sr_reg[143]_i_4_n_0 ;
  wire \prdata_sr_reg[143]_i_5_n_0 ;
  wire \prdata_sr_reg[144]_i_3_n_0 ;
  wire \prdata_sr_reg[144]_i_4_n_0 ;
  wire \prdata_sr_reg[144]_i_5_n_0 ;
  wire \prdata_sr_reg[145]_i_3_n_0 ;
  wire \prdata_sr_reg[145]_i_4_n_0 ;
  wire \prdata_sr_reg[145]_i_5_n_0 ;
  wire \prdata_sr_reg[146]_i_3_n_0 ;
  wire \prdata_sr_reg[146]_i_4_n_0 ;
  wire \prdata_sr_reg[146]_i_5_n_0 ;
  wire [147:0]\prdata_sr_reg[147]_0 ;
  wire \prdata_sr_reg[147]_i_3_n_0 ;
  wire \prdata_sr_reg[147]_i_5_n_0 ;
  wire \prdata_sr_reg[147]_i_6_n_0 ;
  wire \prdata_sr_reg[148]_i_3_n_0 ;
  wire \prdata_sr_reg[149]_i_3_n_0 ;
  wire \prdata_sr_reg[14]_i_4_n_0 ;
  wire \prdata_sr_reg[14]_i_7_n_0 ;
  wire \prdata_sr_reg[14]_i_8_n_0 ;
  wire \prdata_sr_reg[150]_i_8_n_0 ;
  wire \prdata_sr_reg[151]_i_8_n_0 ;
  wire \prdata_sr_reg[152]_0 ;
  wire \prdata_sr_reg[152]_1 ;
  wire \prdata_sr_reg[152]_i_9_n_0 ;
  wire \prdata_sr_reg[153]_0 ;
  wire \prdata_sr_reg[153]_i_5_n_0 ;
  wire \prdata_sr_reg[154]_i_3_n_0 ;
  wire \prdata_sr_reg[155]_i_3_n_0 ;
  wire \prdata_sr_reg[156]_i_3_n_0 ;
  wire \prdata_sr_reg[157]_i_4_n_0 ;
  wire [38:0]\prdata_sr_reg[158]_0 ;
  wire \prdata_sr_reg[158]_i_3_n_0 ;
  wire \prdata_sr_reg[158]_i_4_n_0 ;
  wire \prdata_sr_reg[158]_i_5_n_0 ;
  wire \prdata_sr_reg[159]_i_5_n_0 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_0 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_1 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_2 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_3 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_4 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_5 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_6 ;
  wire [159:0]\prdata_sr_reg[159]_i_7_7 ;
  wire \prdata_sr_reg[159]_i_7_n_0 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_0 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_1 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_2 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_3 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_4 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_5 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_6 ;
  wire [159:0]\prdata_sr_reg[159]_i_8_7 ;
  wire \prdata_sr_reg[159]_i_8_n_0 ;
  wire \prdata_sr_reg[15]_i_3_n_0 ;
  wire \prdata_sr_reg[15]_i_5_n_0 ;
  wire \prdata_sr_reg[15]_i_6_n_0 ;
  wire \prdata_sr_reg[16]_i_3_n_0 ;
  wire \prdata_sr_reg[16]_i_5_n_0 ;
  wire \prdata_sr_reg[16]_i_6_n_0 ;
  wire \prdata_sr_reg[17]_i_4_n_0 ;
  wire \prdata_sr_reg[17]_i_7_n_0 ;
  wire \prdata_sr_reg[17]_i_8_n_0 ;
  wire \prdata_sr_reg[18]_i_3_n_0 ;
  wire \prdata_sr_reg[18]_i_5_n_0 ;
  wire \prdata_sr_reg[18]_i_6_n_0 ;
  wire \prdata_sr_reg[19]_i_15_n_0 ;
  wire \prdata_sr_reg[19]_i_16_n_0 ;
  wire \prdata_sr_reg[19]_i_3_n_0 ;
  wire \prdata_sr_reg[19]_i_5_n_0 ;
  wire \prdata_sr_reg[19]_i_6_n_0 ;
  wire \prdata_sr_reg[1]_i_3_n_0 ;
  wire \prdata_sr_reg[1]_i_5_n_0 ;
  wire \prdata_sr_reg[1]_i_6_n_0 ;
  wire \prdata_sr_reg[20]_i_16_n_0 ;
  wire \prdata_sr_reg[20]_i_17_n_0 ;
  wire \prdata_sr_reg[20]_i_4_n_0 ;
  wire \prdata_sr_reg[20]_i_7_n_0 ;
  wire \prdata_sr_reg[20]_i_8_n_0 ;
  wire \prdata_sr_reg[21]_i_15_n_0 ;
  wire \prdata_sr_reg[21]_i_16_n_0 ;
  wire \prdata_sr_reg[21]_i_3_n_0 ;
  wire \prdata_sr_reg[21]_i_5_n_0 ;
  wire \prdata_sr_reg[21]_i_6_n_0 ;
  wire \prdata_sr_reg[22]_i_17_n_0 ;
  wire \prdata_sr_reg[22]_i_18_n_0 ;
  wire \prdata_sr_reg[22]_i_5_n_0 ;
  wire \prdata_sr_reg[22]_i_8_n_0 ;
  wire \prdata_sr_reg[22]_i_9_n_0 ;
  wire \prdata_sr_reg[23]_i_15_n_0 ;
  wire \prdata_sr_reg[23]_i_16_n_0 ;
  wire \prdata_sr_reg[23]_i_3_n_0 ;
  wire \prdata_sr_reg[23]_i_5_n_0 ;
  wire \prdata_sr_reg[23]_i_6_n_0 ;
  wire \prdata_sr_reg[24]_i_15_n_0 ;
  wire \prdata_sr_reg[24]_i_16_n_0 ;
  wire \prdata_sr_reg[24]_i_3_n_0 ;
  wire \prdata_sr_reg[24]_i_5_n_0 ;
  wire \prdata_sr_reg[24]_i_6_n_0 ;
  wire \prdata_sr_reg[25]_i_3_n_0 ;
  wire \prdata_sr_reg[25]_i_5_n_0 ;
  wire \prdata_sr_reg[25]_i_6_n_0 ;
  wire \prdata_sr_reg[26]_i_3_n_0 ;
  wire \prdata_sr_reg[26]_i_5_n_0 ;
  wire \prdata_sr_reg[26]_i_6_n_0 ;
  wire \prdata_sr_reg[27]_i_3_n_0 ;
  wire \prdata_sr_reg[27]_i_5_n_0 ;
  wire \prdata_sr_reg[27]_i_6_n_0 ;
  wire \prdata_sr_reg[28]_i_3_n_0 ;
  wire \prdata_sr_reg[28]_i_5_n_0 ;
  wire \prdata_sr_reg[28]_i_6_n_0 ;
  wire \prdata_sr_reg[29]_i_3_n_0 ;
  wire \prdata_sr_reg[29]_i_5_n_0 ;
  wire \prdata_sr_reg[29]_i_6_n_0 ;
  wire \prdata_sr_reg[2]_i_4_n_0 ;
  wire \prdata_sr_reg[2]_i_7_n_0 ;
  wire \prdata_sr_reg[2]_i_8_n_0 ;
  wire \prdata_sr_reg[30]_i_3_n_0 ;
  wire \prdata_sr_reg[30]_i_5_n_0 ;
  wire \prdata_sr_reg[30]_i_6_n_0 ;
  wire \prdata_sr_reg[31]_i_3_n_0 ;
  wire \prdata_sr_reg[31]_i_5_n_0 ;
  wire \prdata_sr_reg[31]_i_6_n_0 ;
  wire \prdata_sr_reg[32]_i_3_n_0 ;
  wire \prdata_sr_reg[32]_i_5_n_0 ;
  wire \prdata_sr_reg[32]_i_6_n_0 ;
  wire \prdata_sr_reg[33]_i_3_n_0 ;
  wire \prdata_sr_reg[33]_i_5_n_0 ;
  wire \prdata_sr_reg[33]_i_6_n_0 ;
  wire \prdata_sr_reg[34]_i_3_n_0 ;
  wire \prdata_sr_reg[34]_i_5_n_0 ;
  wire \prdata_sr_reg[34]_i_6_n_0 ;
  wire \prdata_sr_reg[35]_i_3_n_0 ;
  wire \prdata_sr_reg[35]_i_5_n_0 ;
  wire \prdata_sr_reg[35]_i_6_n_0 ;
  wire \prdata_sr_reg[36]_i_3_n_0 ;
  wire \prdata_sr_reg[36]_i_5_n_0 ;
  wire \prdata_sr_reg[36]_i_6_n_0 ;
  wire \prdata_sr_reg[37]_i_3_n_0 ;
  wire \prdata_sr_reg[37]_i_5_n_0 ;
  wire \prdata_sr_reg[37]_i_6_n_0 ;
  wire \prdata_sr_reg[38]_i_3_n_0 ;
  wire \prdata_sr_reg[38]_i_5_n_0 ;
  wire \prdata_sr_reg[38]_i_6_n_0 ;
  wire \prdata_sr_reg[39]_i_3_n_0 ;
  wire \prdata_sr_reg[39]_i_5_n_0 ;
  wire \prdata_sr_reg[39]_i_6_n_0 ;
  wire \prdata_sr_reg[3]_i_4_n_0 ;
  wire \prdata_sr_reg[3]_i_8_n_0 ;
  wire \prdata_sr_reg[3]_i_9_n_0 ;
  wire \prdata_sr_reg[40]_i_3_n_0 ;
  wire \prdata_sr_reg[40]_i_5_n_0 ;
  wire \prdata_sr_reg[40]_i_6_n_0 ;
  wire \prdata_sr_reg[41]_i_3_n_0 ;
  wire \prdata_sr_reg[41]_i_5_n_0 ;
  wire \prdata_sr_reg[41]_i_6_n_0 ;
  wire \prdata_sr_reg[42]_i_3_n_0 ;
  wire \prdata_sr_reg[42]_i_5_n_0 ;
  wire \prdata_sr_reg[42]_i_6_n_0 ;
  wire \prdata_sr_reg[43]_0 ;
  wire \prdata_sr_reg[43]_i_3_n_0 ;
  wire \prdata_sr_reg[43]_i_8_n_0 ;
  wire \prdata_sr_reg[43]_i_9_n_0 ;
  wire \prdata_sr_reg[44]_i_3_n_0 ;
  wire \prdata_sr_reg[44]_i_5_n_0 ;
  wire \prdata_sr_reg[44]_i_6_n_0 ;
  wire \prdata_sr_reg[45]_i_3_n_0 ;
  wire \prdata_sr_reg[45]_i_5_n_0 ;
  wire \prdata_sr_reg[45]_i_6_n_0 ;
  wire \prdata_sr_reg[46]_i_3_n_0 ;
  wire \prdata_sr_reg[46]_i_5_n_0 ;
  wire \prdata_sr_reg[46]_i_6_n_0 ;
  wire [47:0]\prdata_sr_reg[47]_0 ;
  wire \prdata_sr_reg[47]_i_3_n_0 ;
  wire \prdata_sr_reg[47]_i_6_n_0 ;
  wire \prdata_sr_reg[47]_i_7_n_0 ;
  wire \prdata_sr_reg[48]_0 ;
  wire \prdata_sr_reg[48]_i_3_n_0 ;
  wire \prdata_sr_reg[48]_i_4_n_0 ;
  wire \prdata_sr_reg[48]_i_5_n_0 ;
  wire \prdata_sr_reg[49]_i_3_n_0 ;
  wire \prdata_sr_reg[49]_i_4_n_0 ;
  wire \prdata_sr_reg[49]_i_5_n_0 ;
  wire \prdata_sr_reg[4]_0 ;
  wire \prdata_sr_reg[4]_i_3_n_0 ;
  wire \prdata_sr_reg[4]_i_7_n_0 ;
  wire \prdata_sr_reg[4]_i_8_n_0 ;
  wire \prdata_sr_reg[50]_i_3_n_0 ;
  wire \prdata_sr_reg[50]_i_4_n_0 ;
  wire \prdata_sr_reg[50]_i_5_n_0 ;
  wire \prdata_sr_reg[51]_i_3_n_0 ;
  wire \prdata_sr_reg[51]_i_4_n_0 ;
  wire \prdata_sr_reg[51]_i_5_n_0 ;
  wire \prdata_sr_reg[52]_i_3_n_0 ;
  wire \prdata_sr_reg[52]_i_4_n_0 ;
  wire \prdata_sr_reg[52]_i_5_n_0 ;
  wire \prdata_sr_reg[53]_i_3_n_0 ;
  wire \prdata_sr_reg[53]_i_4_n_0 ;
  wire \prdata_sr_reg[53]_i_5_n_0 ;
  wire \prdata_sr_reg[54]_i_3_n_0 ;
  wire \prdata_sr_reg[54]_i_4_n_0 ;
  wire \prdata_sr_reg[54]_i_5_n_0 ;
  wire \prdata_sr_reg[55]_i_3_n_0 ;
  wire \prdata_sr_reg[55]_i_4_n_0 ;
  wire \prdata_sr_reg[55]_i_5_n_0 ;
  wire \prdata_sr_reg[56]_i_3_n_0 ;
  wire \prdata_sr_reg[56]_i_4_n_0 ;
  wire \prdata_sr_reg[56]_i_5_n_0 ;
  wire \prdata_sr_reg[57]_i_3_n_0 ;
  wire \prdata_sr_reg[57]_i_4_n_0 ;
  wire \prdata_sr_reg[57]_i_5_n_0 ;
  wire \prdata_sr_reg[58]_i_3_n_0 ;
  wire \prdata_sr_reg[58]_i_4_n_0 ;
  wire \prdata_sr_reg[58]_i_5_n_0 ;
  wire \prdata_sr_reg[59]_i_3_n_0 ;
  wire \prdata_sr_reg[59]_i_4_n_0 ;
  wire \prdata_sr_reg[59]_i_5_n_0 ;
  wire \prdata_sr_reg[5]_0 ;
  wire \prdata_sr_reg[5]_1 ;
  wire \prdata_sr_reg[5]_2 ;
  wire \prdata_sr_reg[5]_i_11_n_0 ;
  wire \prdata_sr_reg[60]_i_3_n_0 ;
  wire \prdata_sr_reg[60]_i_4_n_0 ;
  wire \prdata_sr_reg[60]_i_5_n_0 ;
  wire \prdata_sr_reg[61]_i_3_n_0 ;
  wire \prdata_sr_reg[61]_i_4_n_0 ;
  wire \prdata_sr_reg[61]_i_5_n_0 ;
  wire \prdata_sr_reg[62]_i_3_n_0 ;
  wire \prdata_sr_reg[62]_i_4_n_0 ;
  wire \prdata_sr_reg[62]_i_5_n_0 ;
  wire \prdata_sr_reg[63]_i_3_n_0 ;
  wire \prdata_sr_reg[63]_i_4_n_0 ;
  wire \prdata_sr_reg[63]_i_5_n_0 ;
  wire \prdata_sr_reg[64]_i_3_n_0 ;
  wire \prdata_sr_reg[64]_i_4_n_0 ;
  wire \prdata_sr_reg[64]_i_5_n_0 ;
  wire \prdata_sr_reg[65]_i_3_n_0 ;
  wire \prdata_sr_reg[65]_i_4_n_0 ;
  wire \prdata_sr_reg[65]_i_5_n_0 ;
  wire \prdata_sr_reg[66]_i_3_n_0 ;
  wire \prdata_sr_reg[66]_i_4_n_0 ;
  wire \prdata_sr_reg[66]_i_5_n_0 ;
  wire \prdata_sr_reg[67]_i_3_n_0 ;
  wire \prdata_sr_reg[67]_i_4_n_0 ;
  wire \prdata_sr_reg[67]_i_5_n_0 ;
  wire \prdata_sr_reg[68]_i_3_n_0 ;
  wire \prdata_sr_reg[68]_i_4_n_0 ;
  wire \prdata_sr_reg[68]_i_5_n_0 ;
  wire \prdata_sr_reg[69]_i_3_n_0 ;
  wire \prdata_sr_reg[69]_i_4_n_0 ;
  wire \prdata_sr_reg[69]_i_5_n_0 ;
  wire \prdata_sr_reg[6]_i_4_n_0 ;
  wire \prdata_sr_reg[70]_i_3_n_0 ;
  wire \prdata_sr_reg[70]_i_4_n_0 ;
  wire \prdata_sr_reg[70]_i_5_n_0 ;
  wire \prdata_sr_reg[71]_i_3_n_0 ;
  wire \prdata_sr_reg[71]_i_4_n_0 ;
  wire \prdata_sr_reg[71]_i_5_n_0 ;
  wire [26:0]\prdata_sr_reg[72]_0 ;
  wire \prdata_sr_reg[72]_i_3_n_0 ;
  wire \prdata_sr_reg[72]_i_4_n_0 ;
  wire \prdata_sr_reg[72]_i_5_n_0 ;
  wire \prdata_sr_reg[73]_0 ;
  wire \prdata_sr_reg[73]_i_3_n_0 ;
  wire \prdata_sr_reg[73]_i_5_n_0 ;
  wire \prdata_sr_reg[73]_i_6_n_0 ;
  wire \prdata_sr_reg[73]_i_7_n_0 ;
  wire \prdata_sr_reg[73]_i_8_n_0 ;
  wire \prdata_sr_reg[74]_i_3_n_0 ;
  wire \prdata_sr_reg[74]_i_5_n_0 ;
  wire \prdata_sr_reg[74]_i_6_n_0 ;
  wire \prdata_sr_reg[74]_i_7_n_0 ;
  wire \prdata_sr_reg[74]_i_8_n_0 ;
  wire \prdata_sr_reg[75]_i_3_n_0 ;
  wire \prdata_sr_reg[75]_i_5_n_0 ;
  wire \prdata_sr_reg[75]_i_6_n_0 ;
  wire \prdata_sr_reg[75]_i_7_n_0 ;
  wire \prdata_sr_reg[75]_i_8_n_0 ;
  wire \prdata_sr_reg[76]_i_3_n_0 ;
  wire \prdata_sr_reg[76]_i_6_n_0 ;
  wire \prdata_sr_reg[76]_i_7_n_0 ;
  wire \prdata_sr_reg[76]_i_8_n_0 ;
  wire \prdata_sr_reg[76]_i_9_n_0 ;
  wire \prdata_sr_reg[77]_0 ;
  wire \prdata_sr_reg[77]_i_3_n_0 ;
  wire \prdata_sr_reg[77]_i_5_n_0 ;
  wire \prdata_sr_reg[77]_i_6_n_0 ;
  wire \prdata_sr_reg[78]_i_13_n_0 ;
  wire \prdata_sr_reg[78]_i_14_n_0 ;
  wire \prdata_sr_reg[78]_i_21_n_0 ;
  wire \prdata_sr_reg[78]_i_22_n_0 ;
  wire \prdata_sr_reg[78]_i_23_n_0 ;
  wire \prdata_sr_reg[78]_i_24_n_0 ;
  wire \prdata_sr_reg[78]_i_3_n_0 ;
  wire \prdata_sr_reg[78]_i_5_n_0 ;
  wire \prdata_sr_reg[78]_i_6_n_0 ;
  wire \prdata_sr_reg[79]_i_13_n_0 ;
  wire \prdata_sr_reg[79]_i_14_n_0 ;
  wire \prdata_sr_reg[79]_i_21_n_0 ;
  wire \prdata_sr_reg[79]_i_22_n_0 ;
  wire \prdata_sr_reg[79]_i_23_n_0 ;
  wire \prdata_sr_reg[79]_i_24_n_0 ;
  wire \prdata_sr_reg[79]_i_3_n_0 ;
  wire \prdata_sr_reg[79]_i_5_n_0 ;
  wire \prdata_sr_reg[79]_i_6_n_0 ;
  wire \prdata_sr_reg[7]_0 ;
  wire \prdata_sr_reg[7]_1 ;
  wire \prdata_sr_reg[7]_i_12_n_0 ;
  wire \prdata_sr_reg[80]_i_13_n_0 ;
  wire \prdata_sr_reg[80]_i_14_n_0 ;
  wire \prdata_sr_reg[80]_i_21_n_0 ;
  wire \prdata_sr_reg[80]_i_22_n_0 ;
  wire \prdata_sr_reg[80]_i_23_n_0 ;
  wire \prdata_sr_reg[80]_i_24_n_0 ;
  wire \prdata_sr_reg[80]_i_3_n_0 ;
  wire \prdata_sr_reg[80]_i_5_n_0 ;
  wire \prdata_sr_reg[80]_i_6_n_0 ;
  wire \prdata_sr_reg[81]_i_13_n_0 ;
  wire \prdata_sr_reg[81]_i_14_n_0 ;
  wire \prdata_sr_reg[81]_i_21_n_0 ;
  wire \prdata_sr_reg[81]_i_22_n_0 ;
  wire \prdata_sr_reg[81]_i_23_n_0 ;
  wire \prdata_sr_reg[81]_i_24_n_0 ;
  wire \prdata_sr_reg[81]_i_3_n_0 ;
  wire \prdata_sr_reg[81]_i_5_n_0 ;
  wire \prdata_sr_reg[81]_i_6_n_0 ;
  wire \prdata_sr_reg[82]_i_14_n_0 ;
  wire \prdata_sr_reg[82]_i_15_n_0 ;
  wire \prdata_sr_reg[82]_i_22_n_0 ;
  wire \prdata_sr_reg[82]_i_23_n_0 ;
  wire \prdata_sr_reg[82]_i_24_n_0 ;
  wire \prdata_sr_reg[82]_i_25_n_0 ;
  wire \prdata_sr_reg[82]_i_3_n_0 ;
  wire \prdata_sr_reg[82]_i_5_n_0 ;
  wire \prdata_sr_reg[82]_i_6_n_0 ;
  wire \prdata_sr_reg[82]_i_8_0 ;
  wire \prdata_sr_reg[83]_0 ;
  wire \prdata_sr_reg[83]_1 ;
  wire \prdata_sr_reg[83]_i_16_n_0 ;
  wire \prdata_sr_reg[83]_i_17_n_0 ;
  wire \prdata_sr_reg[83]_i_24_n_0 ;
  wire \prdata_sr_reg[83]_i_25_n_0 ;
  wire \prdata_sr_reg[83]_i_26_n_0 ;
  wire \prdata_sr_reg[83]_i_27_n_0 ;
  wire \prdata_sr_reg[83]_i_3_n_0 ;
  wire \prdata_sr_reg[83]_i_6_n_0 ;
  wire \prdata_sr_reg[83]_i_7_n_0 ;
  wire \prdata_sr_reg[84]_i_3_n_0 ;
  wire \prdata_sr_reg[84]_i_4_n_0 ;
  wire \prdata_sr_reg[84]_i_5_n_0 ;
  wire \prdata_sr_reg[85]_i_3_n_0 ;
  wire \prdata_sr_reg[85]_i_4_n_0 ;
  wire \prdata_sr_reg[85]_i_5_n_0 ;
  wire \prdata_sr_reg[86]_i_3_n_0 ;
  wire \prdata_sr_reg[86]_i_4_n_0 ;
  wire \prdata_sr_reg[86]_i_5_n_0 ;
  wire \prdata_sr_reg[87]_i_3_n_0 ;
  wire \prdata_sr_reg[87]_i_4_n_0 ;
  wire \prdata_sr_reg[87]_i_5_n_0 ;
  wire \prdata_sr_reg[88]_i_3_n_0 ;
  wire \prdata_sr_reg[88]_i_4_n_0 ;
  wire \prdata_sr_reg[88]_i_5_n_0 ;
  wire \prdata_sr_reg[89]_i_3_n_0 ;
  wire \prdata_sr_reg[89]_i_4_n_0 ;
  wire \prdata_sr_reg[89]_i_5_n_0 ;
  wire \prdata_sr_reg[8]_0 ;
  wire \prdata_sr_reg[8]_1 ;
  wire \prdata_sr_reg[8]_i_7_n_0 ;
  wire \prdata_sr_reg[90]_i_3_n_0 ;
  wire \prdata_sr_reg[90]_i_4_n_0 ;
  wire \prdata_sr_reg[90]_i_5_n_0 ;
  wire \prdata_sr_reg[91]_i_3_n_0 ;
  wire \prdata_sr_reg[91]_i_4_n_0 ;
  wire \prdata_sr_reg[91]_i_5_n_0 ;
  wire \prdata_sr_reg[92]_i_3_n_0 ;
  wire \prdata_sr_reg[92]_i_4_n_0 ;
  wire \prdata_sr_reg[92]_i_5_n_0 ;
  wire \prdata_sr_reg[93]_i_3_n_0 ;
  wire \prdata_sr_reg[93]_i_4_n_0 ;
  wire \prdata_sr_reg[93]_i_5_n_0 ;
  wire \prdata_sr_reg[94]_i_3_n_0 ;
  wire \prdata_sr_reg[94]_i_4_n_0 ;
  wire \prdata_sr_reg[94]_i_5_n_0 ;
  wire \prdata_sr_reg[95]_i_3_n_0 ;
  wire \prdata_sr_reg[95]_i_4_n_0 ;
  wire \prdata_sr_reg[95]_i_5_n_0 ;
  wire \prdata_sr_reg[96]_i_3_n_0 ;
  wire \prdata_sr_reg[96]_i_4_n_0 ;
  wire \prdata_sr_reg[96]_i_5_n_0 ;
  wire \prdata_sr_reg[97]_i_3_n_0 ;
  wire \prdata_sr_reg[97]_i_4_n_0 ;
  wire \prdata_sr_reg[97]_i_5_n_0 ;
  wire \prdata_sr_reg[98]_i_3_n_0 ;
  wire \prdata_sr_reg[98]_i_4_n_0 ;
  wire \prdata_sr_reg[98]_i_5_n_0 ;
  wire \prdata_sr_reg[99]_i_3_n_0 ;
  wire \prdata_sr_reg[99]_i_4_n_0 ;
  wire \prdata_sr_reg[99]_i_5_n_0 ;
  wire \prdata_sr_reg[9]_i_10_n_0 ;
  wire preset_n;
  wire \pw_loop[7]_i_9 ;
  wire \pw_loop_reg[5] ;
  wire pwdata_d;
  wire [159:0]\pwdata_reg[159]_0 ;
  wire pwrite;
  wire pwrite_d;
  wire pwrite_reg_0;
  wire [2:0]\rangei_reg[3] ;
  wire [2:0]\rangei_reg[3]_0 ;
  wire [47:0]\read_data_bits[3]_23 ;
  wire [15:0]rram_addr;
  wire \rram_addr[15]_i_50_n_0 ;
  wire \rram_addr[15]_i_51_n_0 ;
  wire \rram_addr[15]_i_54_n_0 ;
  wire \rram_addr[15]_i_55_0 ;
  wire \rram_addr[15]_i_61_n_0 ;
  wire \rram_addr[15]_i_62_n_0 ;
  wire \rram_addr[15]_i_65_n_0 ;
  wire \rram_addr[15]_i_66_n_0 ;
  wire \rram_addr[15]_i_67_n_0 ;
  wire \rram_addr[15]_i_68_n_0 ;
  wire \rram_addr[15]_i_69_n_0 ;
  wire \rram_addr[15]_i_70_n_0 ;
  wire \rram_addr[15]_i_71_n_0 ;
  wire sclk;
  wire set_rst_loop;
  wire set_rst_loop_reg;
  wire set_rst_loop_reg_0;
  wire set_rst_loop_reg_1;
  wire [2:2]spi_st;
  wire [2:0]spi_st_d__0;

  LUT6 #(
    .INIT(64'hFFFFFF00AABA0000)) 
    \FSM_onehot_apb_st[0]_i_1 
       (.I0(assert_preset_reg_0),
        .I1(penable),
        .I2(\FSM_onehot_apb_st[0]_i_2_n_0 ),
        .I3(\FSM_onehot_apb_st_reg[0]_0 ),
        .I4(apb_st_reg[1]),
        .I5(pwrite_reg_0),
        .O(penable_reg));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_apb_st[0]_i_2 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I1(pwrite),
        .I2(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .O(\FSM_onehot_apb_st[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004454)) 
    \FSM_onehot_apb_st[1]_i_1 
       (.I0(\FSM_onehot_apb_st[1]_i_2_n_0 ),
        .I1(\FSM_onehot_apb_st_reg[0]_0 ),
        .I2(apb_st_reg[1]),
        .I3(assert_preset_reg_0),
        .I4(\prdata_sr[159]_i_4_n_0 ),
        .I5(\FSM_onehot_apb_st[1]_i_4_n_0 ),
        .O(\FSM_onehot_apb_st_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \FSM_onehot_apb_st[1]_i_2 
       (.I0(pwrite),
        .I1(spi_st),
        .I2(data_bit_ctr_reg[7]),
        .I3(\data_bit_ctr[7]_i_3_n_0 ),
        .I4(data_bit_ctr_reg[6]),
        .O(\FSM_onehot_apb_st[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_apb_st[1]_i_3 
       (.I0(assert_preset),
        .I1(preset_n),
        .O(assert_preset_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \FSM_onehot_apb_st[1]_i_4 
       (.I0(\FSM_onehot_apb_st_reg[1]_0 ),
        .I1(pwrite),
        .I2(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I3(spi_st),
        .I4(\FSM_sequential_spi_st[1]_i_3_n_0 ),
        .I5(\FSM_onehot_apb_st_reg[1]_1 ),
        .O(\FSM_onehot_apb_st[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFE00FCAAFE)) 
    \FSM_onehot_apb_st[2]_i_2 
       (.I0(\FSM_onehot_apb_st[1]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st[1]_i_3_n_0 ),
        .I2(pwrite),
        .I3(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I4(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I5(spi_st),
        .O(pwrite_reg_0));
  LUT5 #(
    .INIT(32'hFFFF080F)) 
    \FSM_sequential_spi_st[0]_i_1 
       (.I0(pwrite),
        .I1(spi_st),
        .I2(\prdata_sr[159]_i_4_n_0 ),
        .I3(\FSM_sequential_spi_st[2]_i_2_n_0 ),
        .I4(\FSM_sequential_spi_st[0]_i_2_n_0 ),
        .O(spi_st_d__0[0]));
  LUT6 #(
    .INIT(64'h090B0103191B0103)) 
    \FSM_sequential_spi_st[0]_i_2 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(spi_st),
        .I3(\FSM_sequential_spi_st[1]_i_3_n_0 ),
        .I4(\FSM_sequential_spi_st_reg[1]_1 ),
        .I5(pwrite),
        .O(\FSM_sequential_spi_st[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_sequential_spi_st[1]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(\FSM_sequential_spi_st[2]_i_2_n_0 ),
        .I2(\FSM_sequential_spi_st[1]_i_2_n_0 ),
        .O(spi_st_d__0[1]));
  LUT6 #(
    .INIT(64'hC8ECC8A8C8CCC8CC)) 
    \FSM_sequential_spi_st[1]_i_2 
       (.I0(spi_st),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I2(\FSM_sequential_spi_st_reg[1]_1 ),
        .I3(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I4(\FSM_sequential_spi_st[1]_i_3_n_0 ),
        .I5(pwrite),
        .O(\FSM_sequential_spi_st[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_spi_st[1]_i_3 
       (.I0(addr_bit_ctr[1]),
        .I1(addr_bit_ctr[0]),
        .I2(addr_bit_ctr[2]),
        .O(\FSM_sequential_spi_st[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2FFA2FFFFFFA2FF)) 
    \FSM_sequential_spi_st[2]_i_1 
       (.I0(spi_st),
        .I1(pwrite),
        .I2(\prdata_sr[159]_i_4_n_0 ),
        .I3(\FSM_sequential_spi_st[2]_i_2_n_0 ),
        .I4(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I5(\FSM_sequential_spi_st[2]_i_3_n_0 ),
        .O(spi_st_d__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \FSM_sequential_spi_st[2]_i_2 
       (.I0(data_bit_ctr_reg[7]),
        .I1(\data_bit_ctr[7]_i_3_n_0 ),
        .I2(data_bit_ctr_reg[6]),
        .I3(spi_st),
        .O(\FSM_sequential_spi_st[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \FSM_sequential_spi_st[2]_i_3 
       (.I0(\FSM_sequential_spi_st_reg[1]_1 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(addr_bit_ctr[2]),
        .I3(addr_bit_ctr[0]),
        .I4(addr_bit_ctr[1]),
        .I5(pwrite),
        .O(\FSM_sequential_spi_st[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "SPI_FSM_IDLE:000,SPI_FSM_RW_SAMP:001,SPI_FSM_ADDR:010,SPI_FSM_TRANS_START:011,SPI_FSM_TRANS_WAIT:100,SPI_FSM_DATA:101,SPI_FSM_DONE:110" *) 
  FDCE \FSM_sequential_spi_st_reg[0] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(spi_st_d__0[0]),
        .Q(\FSM_sequential_spi_st_reg[1]_0 [0]));
  (* FSM_ENCODED_STATES = "SPI_FSM_IDLE:000,SPI_FSM_RW_SAMP:001,SPI_FSM_ADDR:010,SPI_FSM_TRANS_START:011,SPI_FSM_TRANS_WAIT:100,SPI_FSM_DATA:101,SPI_FSM_DONE:110" *) 
  FDCE \FSM_sequential_spi_st_reg[1] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(spi_st_d__0[1]),
        .Q(\FSM_sequential_spi_st_reg[1]_0 [1]));
  (* FSM_ENCODED_STATES = "SPI_FSM_IDLE:000,SPI_FSM_RW_SAMP:001,SPI_FSM_ADDR:010,SPI_FSM_TRANS_START:011,SPI_FSM_TRANS_WAIT:100,SPI_FSM_DATA:101,SPI_FSM_DONE:110" *) 
  FDCE \FSM_sequential_spi_st_reg[2] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(spi_st_d__0[2]),
        .Q(spi_st));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_12 
       (.I0(\FSM_sequential_state[2]_i_24_n_0 ),
        .I1(\FSM_sequential_state[2]_i_25_n_0 ),
        .I2(\misc_cnfg_bits_reg[70] ),
        .I3(\misc_cnfg_bits_reg[69] ),
        .I4(\misc_cnfg_bits_reg[72] ),
        .I5(\misc_cnfg_bits_reg[71] ),
        .O(\FSM_sequential_state[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_13 
       (.I0(\misc_cnfg_bits_reg[103] ),
        .I1(\misc_cnfg_bits_reg[98] ),
        .I2(\misc_cnfg_bits_reg[101] ),
        .I3(\misc_cnfg_bits_reg[95] ),
        .O(\FSM_sequential_state[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_14 
       (.I0(\FSM_sequential_state[2]_i_26_n_0 ),
        .I1(\misc_cnfg_bits_reg[100]_0 ),
        .I2(\misc_cnfg_bits_reg[89] ),
        .I3(\misc_cnfg_bits_reg[102] ),
        .I4(\misc_cnfg_bits_reg[90] ),
        .I5(\FSM_sequential_state[2]_i_27_n_0 ),
        .O(\misc_cnfg_bits_reg[100] ));
  LUT6 #(
    .INIT(64'h40004000C4004000)) 
    \FSM_sequential_state[2]_i_17 
       (.I0(\prdata_sr_reg[158]_0 [20]),
        .I1(\prdata_sr[125]_i_6_n_0 ),
        .I2(\FSM_sequential_state[2]_i_37_n_0 ),
        .I3(\prdata_sr[126]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_38_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [19]),
        .O(\counter_reg[11]_2 ));
  LUT6 #(
    .INIT(64'h9000000003933333)) 
    \FSM_sequential_state[2]_i_20 
       (.I0(\FSM_sequential_state[2]_i_37_n_0 ),
        .I1(\prdata_sr_reg[158]_0 [20]),
        .I2(\prdata_sr[126]_i_8_n_0 ),
        .I3(\FSM_sequential_state[2]_i_38_n_0 ),
        .I4(\prdata_sr[125]_i_6_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [19]),
        .O(\counter_reg[11]_1 [1]));
  LUT3 #(
    .INIT(8'h82)) 
    \FSM_sequential_state[2]_i_21 
       (.I0(\FSM_sequential_state[2]_i_41_n_0 ),
        .I1(\misc_cnfg_bits_reg[54]_1 ),
        .I2(\prdata_sr_reg[158]_0 [17]),
        .O(\counter_reg[11]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_24 
       (.I0(\misc_cnfg_bits_reg[65] ),
        .I1(\misc_cnfg_bits_reg[64] ),
        .I2(\misc_cnfg_bits_reg[67] ),
        .I3(\misc_cnfg_bits_reg[63] ),
        .I4(\misc_cnfg_bits_reg[68] ),
        .I5(\misc_cnfg_bits_reg[66] ),
        .O(\FSM_sequential_state[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_25 
       (.I0(\misc_cnfg_bits_reg[94] ),
        .I1(\misc_cnfg_bits_reg[93] ),
        .I2(\misc_cnfg_bits_reg[82] ),
        .I3(\misc_cnfg_bits_reg[81] ),
        .O(\FSM_sequential_state[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[2]_i_26 
       (.I0(\misc_cnfg_bits_reg[75] ),
        .I1(\misc_cnfg_bits_reg[76] ),
        .I2(\misc_cnfg_bits_reg[83] ),
        .I3(\misc_cnfg_bits_reg[84] ),
        .I4(\FSM_sequential_state[2]_i_46_n_0 ),
        .O(\FSM_sequential_state[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_27 
       (.I0(\FSM_sequential_state[2]_i_47_n_0 ),
        .I1(\FSM_sequential_state[2]_i_48_n_0 ),
        .I2(\misc_cnfg_bits_reg[80] ),
        .I3(\misc_cnfg_bits_reg[79] ),
        .I4(\misc_cnfg_bits_reg[56] ),
        .I5(\FSM_sequential_state[2]_i_49_n_0 ),
        .O(\FSM_sequential_state[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000310010)) 
    \FSM_sequential_state[2]_i_32 
       (.I0(\prdata_sr_reg[158]_0 [10]),
        .I1(\prdata_sr[126]_i_8_n_0 ),
        .I2(\FSM_sequential_state[2]_i_56_n_0 ),
        .I3(\prdata_sr[125]_i_6_n_0 ),
        .I4(\FSM_sequential_state[2]_i_57_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [9]),
        .O(\counter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h00088808AAA222A2)) 
    \FSM_sequential_state[2]_i_35 
       (.I0(\FSM_sequential_state_reg[2]_i_16 ),
        .I1(\FSM_sequential_state[2]_i_59_n_0 ),
        .I2(\prdata_sr_reg[147]_0 [54]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [33]),
        .I5(\prdata_sr_reg[158]_0 [11]),
        .O(\misc_cnfg_bits_reg[54]_3 [1]));
  LUT6 #(
    .INIT(64'h0000090033333039)) 
    \FSM_sequential_state[2]_i_36 
       (.I0(\FSM_sequential_state[2]_i_56_n_0 ),
        .I1(\prdata_sr_reg[158]_0 [10]),
        .I2(\prdata_sr[125]_i_6_n_0 ),
        .I3(\FSM_sequential_state[2]_i_57_n_0 ),
        .I4(\prdata_sr[126]_i_8_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [9]),
        .O(\misc_cnfg_bits_reg[54]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \FSM_sequential_state[2]_i_37 
       (.I0(\prdata_sr_reg[147]_0 [52]),
        .I1(\prdata_sr_reg[147]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [51]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [30]),
        .O(\FSM_sequential_state[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[2]_i_38 
       (.I0(\prdata_sr_reg[147]_0 [29]),
        .I1(\prdata_sr_reg[147]_0 [50]),
        .I2(\prdata_sr[124]_i_6_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [30]),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .I5(\prdata_sr_reg[147]_0 [51]),
        .O(\FSM_sequential_state[2]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \FSM_sequential_state[2]_i_39 
       (.I0(\prdata_sr_reg[147]_0 [54]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [33]),
        .I3(\FSM_sequential_state[2]_i_60_n_0 ),
        .O(\misc_cnfg_bits_reg[54]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \FSM_sequential_state[2]_i_40 
       (.I0(\prdata_sr_reg[147]_0 [54]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [33]),
        .I3(\FSM_sequential_state[2]_i_61_n_0 ),
        .O(\misc_cnfg_bits_reg[54]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h95999555)) 
    \FSM_sequential_state[2]_i_41 
       (.I0(\prdata_sr_reg[158]_0 [18]),
        .I1(\FSM_sequential_state[2]_i_60_n_0 ),
        .I2(\prdata_sr_reg[147]_0 [33]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [54]),
        .O(\FSM_sequential_state[2]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_46 
       (.I0(\misc_cnfg_bits_reg[61] ),
        .I1(\misc_cnfg_bits_reg[59] ),
        .I2(\misc_cnfg_bits_reg[62] ),
        .I3(\misc_cnfg_bits_reg[60] ),
        .O(\FSM_sequential_state[2]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_47 
       (.I0(\misc_cnfg_bits_reg[58] ),
        .I1(\misc_cnfg_bits_reg[57] ),
        .I2(\misc_cnfg_bits_reg[88] ),
        .I3(\misc_cnfg_bits_reg[87] ),
        .O(\FSM_sequential_state[2]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_48 
       (.I0(\misc_cnfg_bits_reg[74] ),
        .I1(\misc_cnfg_bits_reg[73] ),
        .I2(\misc_cnfg_bits_reg[91] ),
        .I3(\misc_cnfg_bits_reg[99] ),
        .O(\FSM_sequential_state[2]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_49 
       (.I0(\misc_cnfg_bits_reg[77] ),
        .I1(\misc_cnfg_bits_reg[78] ),
        .I2(\misc_cnfg_bits_reg[86] ),
        .I3(\misc_cnfg_bits_reg[85] ),
        .O(\FSM_sequential_state[2]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_state[2]_i_50 
       (.I0(\FSM_sequential_state[2]_i_62_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [33]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [54]),
        .I4(\FSM_sequential_state[2]_i_63_n_0 ),
        .O(\misc_cnfg_bits_reg[33]_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \FSM_sequential_state[2]_i_51 
       (.I0(\FSM_sequential_state[2]_i_59_n_0 ),
        .I1(\prdata_sr[126]_i_8_n_0 ),
        .I2(\prdata_sr_reg[147]_0 [53]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [32]),
        .I5(\FSM_sequential_state[2]_i_38_n_0 ),
        .O(\misc_cnfg_bits_reg[53] ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \FSM_sequential_state[2]_i_52 
       (.I0(\FSM_sequential_state[2]_i_56_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [53]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [32]),
        .I4(\prdata_sr[126]_i_8_n_0 ),
        .I5(\FSM_sequential_state[2]_i_60_n_0 ),
        .O(\misc_cnfg_bits_reg[53]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_state[2]_i_53 
       (.I0(\FSM_sequential_state[2]_i_64_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [33]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [54]),
        .I4(\FSM_sequential_state[2]_i_61_n_0 ),
        .O(\misc_cnfg_bits_reg[33]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \FSM_sequential_state[2]_i_54 
       (.I0(\FSM_sequential_state[2]_i_62_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [54]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [33]),
        .O(\misc_cnfg_bits_reg[54]_5 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \FSM_sequential_state[2]_i_55 
       (.I0(\FSM_sequential_state[2]_i_59_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [54]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [33]),
        .O(\misc_cnfg_bits_reg[54]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[2]_i_56 
       (.I0(\prdata_sr_reg[147]_0 [26]),
        .I1(\prdata_sr_reg[147]_0 [47]),
        .I2(\prdata_sr[124]_i_6_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [27]),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .I5(\prdata_sr_reg[147]_0 [48]),
        .O(\FSM_sequential_state[2]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \FSM_sequential_state[2]_i_57 
       (.I0(\prdata_sr_reg[147]_0 [47]),
        .I1(\prdata_sr_reg[147]_0 [26]),
        .I2(\prdata_sr_reg[147]_0 [52]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [31]),
        .O(\FSM_sequential_state[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \FSM_sequential_state[2]_i_59 
       (.I0(\prdata_sr_reg[147]_0 [47]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [26]),
        .I3(\prdata_sr[124]_i_6_n_0 ),
        .I4(\prdata_sr[125]_i_6_n_0 ),
        .I5(\FSM_sequential_state[2]_i_65_n_0 ),
        .O(\FSM_sequential_state[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(\FSM_sequential_state[2]_i_12_n_0 ),
        .I1(\misc_cnfg_bits_reg[92]_0 ),
        .I2(\misc_cnfg_bits_reg[97] ),
        .I3(\misc_cnfg_bits_reg[96] ),
        .I4(\FSM_sequential_state[2]_i_13_n_0 ),
        .I5(\misc_cnfg_bits_reg[100] ),
        .O(\misc_cnfg_bits_reg[92] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \FSM_sequential_state[2]_i_60 
       (.I0(\FSM_sequential_state[2]_i_66_n_0 ),
        .I1(\prdata_sr[125]_i_6_n_0 ),
        .I2(\prdata_sr[124]_i_6_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [51]),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .I5(\prdata_sr_reg[147]_0 [30]),
        .O(\FSM_sequential_state[2]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_state[2]_i_61 
       (.I0(\FSM_sequential_state[2]_i_65_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [32]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [53]),
        .I4(\FSM_sequential_state[2]_i_38_n_0 ),
        .O(\FSM_sequential_state[2]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_state[2]_i_62 
       (.I0(\FSM_sequential_state[2]_i_56_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [32]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [53]),
        .I4(\FSM_sequential_state[2]_i_66_n_0 ),
        .O(\FSM_sequential_state[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \FSM_sequential_state[2]_i_63 
       (.I0(\prdata_sr[125]_i_6_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [30]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [51]),
        .I4(\prdata_sr_reg[147]_0 [31]),
        .I5(\prdata_sr_reg[147]_0 [52]),
        .O(\FSM_sequential_state[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \FSM_sequential_state[2]_i_64 
       (.I0(\prdata_sr_reg[147]_0 [31]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [52]),
        .I3(\prdata_sr_reg[147]_0 [26]),
        .I4(\prdata_sr_reg[147]_0 [47]),
        .I5(\prdata_sr[125]_i_6_n_0 ),
        .O(\FSM_sequential_state[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[2]_i_65 
       (.I0(\prdata_sr_reg[147]_0 [27]),
        .I1(\prdata_sr_reg[147]_0 [48]),
        .I2(\prdata_sr[124]_i_6_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [28]),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .I5(\prdata_sr_reg[147]_0 [49]),
        .O(\FSM_sequential_state[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[2]_i_66 
       (.I0(\prdata_sr_reg[147]_0 [28]),
        .I1(\prdata_sr_reg[147]_0 [49]),
        .I2(\prdata_sr[124]_i_6_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [29]),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .I5(\prdata_sr_reg[147]_0 [50]),
        .O(\FSM_sequential_state[2]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_37 
       (.I0(\prdata_sr_reg[147]_0 [123]),
        .I1(\prdata_sr_reg[158]_0 [14]),
        .I2(\prdata_sr_reg[147]_0 [122]),
        .I3(\prdata_sr_reg[158]_0 [13]),
        .O(\misc_cnfg_bits_reg[123] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_38 
       (.I0(\prdata_sr_reg[147]_0 [121]),
        .I1(\prdata_sr_reg[158]_0 [12]),
        .I2(\prdata_sr_reg[147]_0 [120]),
        .I3(\prdata_sr_reg[158]_0 [11]),
        .O(\misc_cnfg_bits_reg[123] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_39 
       (.I0(\prdata_sr_reg[147]_0 [119]),
        .I1(\prdata_sr_reg[158]_0 [10]),
        .I2(\prdata_sr_reg[147]_0 [118]),
        .I3(\prdata_sr_reg[158]_0 [9]),
        .O(\misc_cnfg_bits_reg[123] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_40 
       (.I0(\prdata_sr_reg[147]_0 [111]),
        .I1(\prdata_sr_reg[158]_0 [14]),
        .I2(\prdata_sr_reg[147]_0 [110]),
        .I3(\prdata_sr_reg[158]_0 [13]),
        .O(\misc_cnfg_bits_reg[111] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_41 
       (.I0(\prdata_sr_reg[147]_0 [109]),
        .I1(\prdata_sr_reg[158]_0 [12]),
        .I2(\prdata_sr_reg[147]_0 [108]),
        .I3(\prdata_sr_reg[158]_0 [11]),
        .O(\misc_cnfg_bits_reg[111] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_42 
       (.I0(\prdata_sr_reg[147]_0 [107]),
        .I1(\prdata_sr_reg[158]_0 [10]),
        .I2(\prdata_sr_reg[147]_0 [106]),
        .I3(\prdata_sr_reg[158]_0 [9]),
        .O(\misc_cnfg_bits_reg[111] [0]));
  LUT6 #(
    .INIT(64'hFFFFF0FF00000E00)) 
    \addr_bit_ctr[0]_i_1 
       (.I0(addr_bit_ctr[1]),
        .I1(addr_bit_ctr[2]),
        .I2(spi_st),
        .I3(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I4(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I5(addr_bit_ctr[0]),
        .O(\addr_bit_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFB00000400)) 
    \addr_bit_ctr[1]_i_1 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I2(spi_st),
        .I3(addr_bit_ctr[2]),
        .I4(addr_bit_ctr[0]),
        .I5(addr_bit_ctr[1]),
        .O(\addr_bit_ctr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FB00)) 
    \addr_bit_ctr[2]_i_1 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I2(spi_st),
        .I3(addr_bit_ctr[2]),
        .I4(addr_bit_ctr[0]),
        .I5(addr_bit_ctr[1]),
        .O(\addr_bit_ctr[2]_i_1_n_0 ));
  FDCE \addr_bit_ctr_reg[0] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\addr_bit_ctr[0]_i_1_n_0 ),
        .Q(addr_bit_ctr[0]));
  FDCE \addr_bit_ctr_reg[1] 
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\addr_bit_ctr[1]_i_1_n_0 ),
        .Q(addr_bit_ctr[1]));
  FDPE \addr_bit_ctr_reg[2] 
       (.C(sclk),
        .CE(1'b1),
        .D(\addr_bit_ctr[2]_i_1_n_0 ),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(addr_bit_ctr[2]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \addr_bits[47]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(misc_cnfg_bits1),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\paddr_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hF0F0F8F8F0F0F8FF)) 
    assert_preset_i_1
       (.I0(\FSM_sequential_spi_st_reg[2]_0 ),
        .I1(pwrite),
        .I2(assert_preset_i_3_n_0),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(assert_preset_i_4_n_0),
        .I5(\FSM_onehot_apb_st[1]_i_2_n_0 ),
        .O(assert_preset_d));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h40)) 
    assert_preset_i_2
       (.I0(spi_st),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I2(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .O(\FSM_sequential_spi_st_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    assert_preset_i_3
       (.I0(spi_st),
        .I1(pwrite),
        .I2(\FSM_onehot_apb_st_reg[0]_0 ),
        .I3(penable),
        .I4(\prdata_sr[22]_i_2_n_0 ),
        .O(assert_preset_i_3_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    assert_preset_i_4
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(\paddr_reg[3]_rep_n_0 ),
        .I3(\paddr_reg[1]_rep__5_n_0 ),
        .I4(\paddr_reg[0]_rep__5_n_0 ),
        .O(assert_preset_i_4_n_0));
  FDCE assert_preset_reg
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(assert_preset_d),
        .Q(assert_preset));
  LUT5 #(
    .INIT(32'hBFAABAAA)) 
    \attempts_counter[7]_i_5 
       (.I0(\attempts_counter_reg[0] ),
        .I1(\attempts_counter_reg[0]_0 ),
        .I2(\attempts_counter_reg[0]_1 ),
        .I3(\attempts_counter_reg[0]_2 ),
        .I4(\attempts_counter_reg[0]_3 ),
        .O(set_rst_loop_reg));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \attempts_counter[7]_i_8 
       (.I0(\attempts_counter[7]_i_4 ),
        .I1(\attempts_counter[7]_i_4_0 ),
        .I2(\attempts_counter[7]_i_4_1 ),
        .I3(\attempts_counter[7]_i_4_2 ),
        .I4(\attempts_counter[7]_i_4_3 ),
        .O(\pw_loop[7]_i_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_bit_ctr[0]_i_1 
       (.I0(data_bit_ctr_reg[0]),
        .O(data_bit_ctr0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \data_bit_ctr[1]_i_1 
       (.I0(data_bit_ctr_reg[0]),
        .I1(data_bit_ctr_reg[1]),
        .O(\data_bit_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \data_bit_ctr[2]_i_1 
       (.I0(data_bit_ctr_reg[1]),
        .I1(data_bit_ctr_reg[0]),
        .I2(data_bit_ctr_reg[2]),
        .O(\data_bit_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \data_bit_ctr[3]_i_1 
       (.I0(data_bit_ctr_reg[2]),
        .I1(data_bit_ctr_reg[0]),
        .I2(data_bit_ctr_reg[1]),
        .I3(data_bit_ctr_reg[3]),
        .O(\data_bit_ctr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \data_bit_ctr[4]_i_1 
       (.I0(data_bit_ctr_reg[3]),
        .I1(data_bit_ctr_reg[1]),
        .I2(data_bit_ctr_reg[0]),
        .I3(data_bit_ctr_reg[2]),
        .I4(data_bit_ctr_reg[4]),
        .O(\data_bit_ctr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \data_bit_ctr[5]_i_1 
       (.I0(data_bit_ctr_reg[4]),
        .I1(data_bit_ctr_reg[2]),
        .I2(data_bit_ctr_reg[0]),
        .I3(data_bit_ctr_reg[1]),
        .I4(data_bit_ctr_reg[3]),
        .I5(data_bit_ctr_reg[5]),
        .O(\data_bit_ctr[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_bit_ctr[6]_i_1 
       (.I0(\data_bit_ctr[7]_i_3_n_0 ),
        .I1(data_bit_ctr_reg[6]),
        .O(\data_bit_ctr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44444440)) 
    \data_bit_ctr[7]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(spi_st),
        .I2(data_bit_ctr_reg[7]),
        .I3(\data_bit_ctr[7]_i_3_n_0 ),
        .I4(data_bit_ctr_reg[6]),
        .O(data_bit_ctr_d));
  LUT3 #(
    .INIT(8'hE1)) 
    \data_bit_ctr[7]_i_2 
       (.I0(data_bit_ctr_reg[6]),
        .I1(\data_bit_ctr[7]_i_3_n_0 ),
        .I2(data_bit_ctr_reg[7]),
        .O(\data_bit_ctr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_bit_ctr[7]_i_3 
       (.I0(data_bit_ctr_reg[4]),
        .I1(data_bit_ctr_reg[2]),
        .I2(data_bit_ctr_reg[0]),
        .I3(data_bit_ctr_reg[1]),
        .I4(data_bit_ctr_reg[3]),
        .I5(data_bit_ctr_reg[5]),
        .O(\data_bit_ctr[7]_i_3_n_0 ));
  FDPE \data_bit_ctr_reg[0] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .D(data_bit_ctr0),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(data_bit_ctr_reg[0]));
  FDPE \data_bit_ctr_reg[1] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .D(\data_bit_ctr[1]_i_1_n_0 ),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(data_bit_ctr_reg[1]));
  FDPE \data_bit_ctr_reg[2] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .D(\data_bit_ctr[2]_i_1_n_0 ),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(data_bit_ctr_reg[2]));
  FDPE \data_bit_ctr_reg[3] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .D(\data_bit_ctr[3]_i_1_n_0 ),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(data_bit_ctr_reg[3]));
  FDPE \data_bit_ctr_reg[4] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .D(\data_bit_ctr[4]_i_1_n_0 ),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(data_bit_ctr_reg[4]));
  FDCE \data_bit_ctr_reg[5] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\data_bit_ctr[5]_i_1_n_0 ),
        .Q(data_bit_ctr_reg[5]));
  FDCE \data_bit_ctr_reg[6] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\data_bit_ctr[6]_i_1_n_0 ),
        .Q(data_bit_ctr_reg[6]));
  FDPE \data_bit_ctr_reg[7] 
       (.C(sclk),
        .CE(data_bit_ctr_d),
        .D(\data_bit_ctr[7]_i_2_n_0 ),
        .PRE(\prdata_sr_reg[0]_0 ),
        .Q(data_bit_ctr_reg[7]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \fsm_cmd_bits[3]_i_1 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\paddr_reg[4]_rep__0_1 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[0]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [56]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [0]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [0]),
        .I5(\mask[0]_i_2 ),
        .O(\misc_cnfg_bits_reg[56] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[10]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [66]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [10]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [10]),
        .I5(\mask[10]_i_2 ),
        .O(\misc_cnfg_bits_reg[66] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[11]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [67]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [11]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [11]),
        .I5(\mask[11]_i_2 ),
        .O(\misc_cnfg_bits_reg[67] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[12]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [68]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [12]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [12]),
        .I5(\mask[12]_i_2 ),
        .O(\misc_cnfg_bits_reg[68] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[13]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [69]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [13]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [13]),
        .I5(\mask[13]_i_2 ),
        .O(\misc_cnfg_bits_reg[69] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[14]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [70]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [14]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [14]),
        .I5(\mask[14]_i_2 ),
        .O(\misc_cnfg_bits_reg[70] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[15]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [71]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [15]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [15]),
        .I5(\mask[15]_i_2 ),
        .O(\misc_cnfg_bits_reg[71] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[16]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [72]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [16]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [16]),
        .I5(\mask[16]_i_2 ),
        .O(\misc_cnfg_bits_reg[72] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[17]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [73]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [17]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [17]),
        .I5(\mask[17]_i_2 ),
        .O(\misc_cnfg_bits_reg[73] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[18]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [74]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [18]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [18]),
        .I5(\mask[18]_i_2 ),
        .O(\misc_cnfg_bits_reg[74] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[19]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [75]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [19]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [19]),
        .I5(\mask[19]_i_2 ),
        .O(\misc_cnfg_bits_reg[75] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[1]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [57]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [1]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [1]),
        .I5(\mask[1]_i_2 ),
        .O(\misc_cnfg_bits_reg[57] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[20]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [76]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [20]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [20]),
        .I5(\mask[20]_i_2 ),
        .O(\misc_cnfg_bits_reg[76] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[21]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [77]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [21]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [21]),
        .I5(\mask[21]_i_2 ),
        .O(\misc_cnfg_bits_reg[77] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[22]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [78]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [22]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [22]),
        .I5(\mask[22]_i_2 ),
        .O(\misc_cnfg_bits_reg[78] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[23]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [79]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [23]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [23]),
        .I5(\mask[23]_i_2 ),
        .O(\misc_cnfg_bits_reg[79] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[24]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [80]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [24]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [24]),
        .I5(\mask[24]_i_2 ),
        .O(\misc_cnfg_bits_reg[80] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[25]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [81]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [25]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [25]),
        .I5(\mask[25]_i_2 ),
        .O(\misc_cnfg_bits_reg[81] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[26]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [82]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [26]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [26]),
        .I5(\mask[26]_i_2 ),
        .O(\misc_cnfg_bits_reg[82] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[27]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [83]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [27]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [27]),
        .I5(\mask[27]_i_2 ),
        .O(\misc_cnfg_bits_reg[83] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[28]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [84]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [28]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [28]),
        .I5(\mask[28]_i_2 ),
        .O(\misc_cnfg_bits_reg[84] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[29]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [85]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [29]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [29]),
        .I5(\mask[29]_i_2 ),
        .O(\misc_cnfg_bits_reg[85] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[2]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [58]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [2]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [2]),
        .I5(\mask[2]_i_2 ),
        .O(\misc_cnfg_bits_reg[58] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[30]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [86]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [30]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [30]),
        .I5(\mask[30]_i_2 ),
        .O(\misc_cnfg_bits_reg[86] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[31]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [87]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [31]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [31]),
        .I5(\mask[31]_i_2 ),
        .O(\misc_cnfg_bits_reg[87] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[32]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [88]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [32]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [32]),
        .I5(\mask[32]_i_3 ),
        .O(\misc_cnfg_bits_reg[88] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[33]_i_8 
       (.I0(\prdata_sr_reg[147]_0 [89]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [33]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [33]),
        .I5(\mask[33]_i_3 ),
        .O(\misc_cnfg_bits_reg[89] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[34]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [90]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [34]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [34]),
        .I5(\mask[34]_i_3 ),
        .O(\misc_cnfg_bits_reg[90] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[35]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [91]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [35]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [35]),
        .I5(\mask[35]_i_3 ),
        .O(\misc_cnfg_bits_reg[91] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[36]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [92]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [36]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [36]),
        .I5(\mask[36]_i_3 ),
        .O(\misc_cnfg_bits_reg[92]_0 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[37]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [93]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [37]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [37]),
        .I5(\mask[37]_i_3 ),
        .O(\misc_cnfg_bits_reg[93] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[38]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [94]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [38]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [38]),
        .I5(\mask[38]_i_3 ),
        .O(\misc_cnfg_bits_reg[94] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[39]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [95]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [39]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [39]),
        .I5(\mask[39]_i_3 ),
        .O(\misc_cnfg_bits_reg[95] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[3]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [59]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [3]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [3]),
        .I5(\mask[3]_i_2 ),
        .O(\misc_cnfg_bits_reg[59] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[40]_i_7 
       (.I0(\prdata_sr_reg[147]_0 [96]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [40]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [40]),
        .I5(\mask[40]_i_3 ),
        .O(\misc_cnfg_bits_reg[96] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[41]_i_7 
       (.I0(\prdata_sr_reg[147]_0 [97]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [41]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [41]),
        .I5(\mask[41]_i_3 ),
        .O(\misc_cnfg_bits_reg[97] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[42]_i_7 
       (.I0(\prdata_sr_reg[147]_0 [98]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [42]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [42]),
        .I5(\mask[42]_i_3 ),
        .O(\misc_cnfg_bits_reg[98] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[43]_i_7 
       (.I0(\prdata_sr_reg[147]_0 [99]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [43]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [43]),
        .I5(\mask[43]_i_3 ),
        .O(\misc_cnfg_bits_reg[99] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[44]_i_7 
       (.I0(\prdata_sr_reg[147]_0 [100]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [44]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [44]),
        .I5(\mask[44]_i_3 ),
        .O(\misc_cnfg_bits_reg[100]_0 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[45]_i_7 
       (.I0(\prdata_sr_reg[147]_0 [101]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [45]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [45]),
        .I5(\mask[45]_i_3 ),
        .O(\misc_cnfg_bits_reg[101] ));
  LUT3 #(
    .INIT(8'h08)) 
    \mask[46]_i_22 
       (.I0(\prdata_sr[3]_i_3_0 [1]),
        .I1(\prdata_sr[3]_i_3_0 [2]),
        .I2(\prdata_sr[3]_i_3_0 [0]),
        .O(\fsm_cmd_bits_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[46]_i_8 
       (.I0(\prdata_sr_reg[147]_0 [102]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [46]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [46]),
        .I5(\mask[46]_i_3_0 ),
        .O(\misc_cnfg_bits_reg[102] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[47]_i_16 
       (.I0(\prdata_sr_reg[147]_0 [103]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [47]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [47]),
        .I5(\mask[47]_i_9 ),
        .O(\misc_cnfg_bits_reg[103] ));
  LUT3 #(
    .INIT(8'h08)) 
    \mask[47]_i_28 
       (.I0(\prdata_sr[3]_i_3_0 [1]),
        .I1(\prdata_sr[3]_i_3_0 [2]),
        .I2(\prdata_sr[3]_i_3_0 [0]),
        .O(\fsm_cmd_bits_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[4]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [60]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [4]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [4]),
        .I5(\mask[4]_i_2 ),
        .O(\misc_cnfg_bits_reg[60] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[5]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [61]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [5]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [5]),
        .I5(\mask[5]_i_2 ),
        .O(\misc_cnfg_bits_reg[61] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[6]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [62]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [6]),
        .I3(\fsm_cmd_bits_reg[1]_1 ),
        .I4(\read_data_bits[3]_23 [6]),
        .I5(\mask[6]_i_2 ),
        .O(\misc_cnfg_bits_reg[62] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[7]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [63]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [7]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [7]),
        .I5(\mask[7]_i_2 ),
        .O(\misc_cnfg_bits_reg[63] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[8]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [64]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [8]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [8]),
        .I5(\mask[8]_i_2 ),
        .O(\misc_cnfg_bits_reg[64] ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    \mask[9]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [65]),
        .I1(\mask[46]_i_3 ),
        .I2(\prdata_sr[47]_i_5_1 [9]),
        .I3(\fsm_cmd_bits_reg[1]_0 ),
        .I4(\read_data_bits[3]_23 [9]),
        .I5(\mask[9]_i_2 ),
        .O(\misc_cnfg_bits_reg[65] ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \misc_cnfg_bits[147]_i_2 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .O(\paddr_reg[4]_rep__0_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    mosi_ne_reg
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi),
        .Q(mosi_ne));
  LUT3 #(
    .INIT(8'h04)) 
    \paddr[4]_i_1 
       (.I0(spi_st),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I2(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .O(paddr_d));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0] 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep__0 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep__1 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep__2 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep__3 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep__3_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep__4 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep__4_1 ));
  (* ORIG_CELL_NAME = "paddr_reg[0]" *) 
  FDCE \paddr_reg[0]_rep__5 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\paddr_reg[0]_rep__5_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1] 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep__0 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep__1 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep__2 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep__3 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep__4 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep__4_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[1]" *) 
  FDCE \paddr_reg[1]_rep__5 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[0]_rep__5_n_0 ),
        .Q(\paddr_reg[1]_rep__5_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[2]" *) 
  FDCE \paddr_reg[2] 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[1]_rep__5_n_0 ),
        .Q(\paddr_reg_n_0_[2] ));
  (* ORIG_CELL_NAME = "paddr_reg[2]" *) 
  FDCE \paddr_reg[2]_rep 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[1]_rep__5_n_0 ),
        .Q(\paddr_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[2]" *) 
  FDCE \paddr_reg[2]_rep__0 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg[1]_rep__5_n_0 ),
        .Q(\paddr_reg[2]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[3]" *) 
  FDCE \paddr_reg[3] 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg_n_0_[2] ),
        .Q(\paddr_reg_n_0_[3] ));
  (* ORIG_CELL_NAME = "paddr_reg[3]" *) 
  FDCE \paddr_reg[3]_rep 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg_n_0_[2] ),
        .Q(\paddr_reg[3]_rep_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[4]" *) 
  FDCE \paddr_reg[4] 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg_n_0_[3] ),
        .Q(\paddr_reg_n_0_[4] ));
  (* ORIG_CELL_NAME = "paddr_reg[4]" *) 
  FDCE \paddr_reg[4]_rep 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg_n_0_[3] ),
        .Q(\paddr_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "paddr_reg[4]" *) 
  FDCE \paddr_reg[4]_rep__0 
       (.C(sclk),
        .CE(paddr_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\paddr_reg_n_0_[3] ),
        .Q(\paddr_reg[4]_rep__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
    \prdata_sr[0]_i_1 
       (.I0(\prdata_sr[0]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(\prdata_sr_reg[0]_1 ),
        .O(prdata_sr_d[0]));
  LUT4 #(
    .INIT(16'h08A8)) 
    \prdata_sr[0]_i_10 
       (.I0(\paddr_reg[3]_rep_1 ),
        .I1(\prdata_sr[3]_i_3_0 [0]),
        .I2(\paddr_reg[0]_rep__4_1 ),
        .I3(\prdata_sr[0]_i_5_1 ),
        .O(\prdata_sr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[0]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [0]),
        .I1(\prdata_sr_reg[159]_i_7_1 [0]),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [0]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [0]),
        .O(\prdata_sr[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[0]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [0]),
        .I1(\prdata_sr_reg[159]_i_7_5 [0]),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [0]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [0]),
        .O(\prdata_sr[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[0]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [0]),
        .I1(\prdata_sr_reg[159]_i_8_1 [0]),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [0]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [0]),
        .O(\prdata_sr[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[0]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [0]),
        .I1(\prdata_sr_reg[159]_i_8_5 [0]),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [0]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [0]),
        .O(\prdata_sr[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFF2F2)) 
    \prdata_sr[0]_i_2 
       (.I0(\prdata_sr_reg[0]_i_4_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\prdata_sr[0]_i_5_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [0]),
        .I5(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .O(\prdata_sr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFF2FFF2)) 
    \prdata_sr[0]_i_5 
       (.I0(\prdata_sr[43]_i_6_n_0 ),
        .I1(\prdata_sr[0]_i_8_n_0 ),
        .I2(\prdata_sr[0]_i_9_n_0 ),
        .I3(\prdata_sr[0]_i_10_n_0 ),
        .I4(\prdata_sr[47]_i_4_n_0 ),
        .I5(\prdata_sr_reg[47]_0 [0]),
        .O(\prdata_sr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \prdata_sr[0]_i_8 
       (.I0(\prdata_sr[47]_i_5_0 [0]),
        .I1(\prdata_sr[47]_i_5_1 [0]),
        .I2(\prdata_sr[47]_i_5_2 [0]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [0]),
        .O(\prdata_sr[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF200)) 
    \prdata_sr[0]_i_9 
       (.I0(\paddr_reg[2]_2 ),
        .I1(\prdata_sr[0]_i_5_0 ),
        .I2(\prdata_sr[8]_i_18_n_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [0]),
        .O(\prdata_sr[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[100]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[99]),
        .I2(\prdata_sr[100]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[100]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[100]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[100]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(mclk),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [100]),
        .O(\prdata_sr[100]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[100]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [100]),
        .I1(\prdata_sr_reg[159]_i_7_1 [100]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [100]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [100]),
        .O(\prdata_sr[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[100]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [100]),
        .I1(\prdata_sr_reg[159]_i_7_5 [100]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [100]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [100]),
        .O(\prdata_sr[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[100]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [100]),
        .I1(\prdata_sr_reg[159]_i_8_1 [100]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [100]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [100]),
        .O(\prdata_sr[100]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[100]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [100]),
        .I1(\prdata_sr_reg[159]_i_8_5 [100]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [100]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [100]),
        .O(\prdata_sr[100]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[101]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[100]),
        .I2(\prdata_sr[101]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[101]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[101]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[101]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_4 [101]),
        .I1(\prdata_sr_reg[159]_i_8_5 [101]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [101]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [101]),
        .O(\prdata_sr[101]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[101]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [8]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [101]),
        .O(\prdata_sr[101]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[101]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_0 [101]),
        .I1(\prdata_sr_reg[159]_i_7_1 [101]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [101]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [101]),
        .O(\prdata_sr[101]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[101]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_4 [101]),
        .I1(\prdata_sr_reg[159]_i_7_5 [101]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [101]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [101]),
        .O(\prdata_sr[101]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[101]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_0 [101]),
        .I1(\prdata_sr_reg[159]_i_8_1 [101]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [101]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [101]),
        .O(\prdata_sr[101]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[102]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[101]),
        .I2(\prdata_sr[102]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[102]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[102]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \prdata_sr[102]_i_2 
       (.I0(\prdata_sr_reg[48]_0 ),
        .I1(\paddr_reg[0]_rep__4_1 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [102]),
        .O(\prdata_sr[102]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[102]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [102]),
        .I1(\prdata_sr_reg[159]_i_7_1 [102]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [102]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [102]),
        .O(\prdata_sr[102]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[102]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [102]),
        .I1(\prdata_sr_reg[159]_i_7_5 [102]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [102]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [102]),
        .O(\prdata_sr[102]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[102]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [102]),
        .I1(\prdata_sr_reg[159]_i_8_1 [102]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [102]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [102]),
        .O(\prdata_sr[102]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[102]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [102]),
        .I1(\prdata_sr_reg[159]_i_8_5 [102]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [102]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [102]),
        .O(\prdata_sr[102]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[103]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[102]),
        .I2(\prdata_sr[103]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[103]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[103]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[103]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_4 [103]),
        .I1(\prdata_sr_reg[159]_i_8_5 [103]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [103]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [103]),
        .O(\prdata_sr[103]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \prdata_sr[103]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[103]_0 ),
        .I2(\prdata_sr_reg[103]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [103]),
        .O(\prdata_sr[103]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[103]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_0 [103]),
        .I1(\prdata_sr_reg[159]_i_7_1 [103]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [103]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [103]),
        .O(\prdata_sr[103]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[103]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_4 [103]),
        .I1(\prdata_sr_reg[159]_i_7_5 [103]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [103]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [103]),
        .O(\prdata_sr[103]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[103]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_0 [103]),
        .I1(\prdata_sr_reg[159]_i_8_1 [103]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [103]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [103]),
        .O(\prdata_sr[103]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[104]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[103]),
        .I2(\prdata_sr[104]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[104]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[104]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[104]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [104]),
        .I1(\prdata_sr_reg[159]_i_7_1 [104]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [104]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [104]),
        .O(\prdata_sr[104]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[104]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [104]),
        .I1(\prdata_sr_reg[159]_i_7_5 [104]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [104]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [104]),
        .O(\prdata_sr[104]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[104]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [104]),
        .I1(\prdata_sr_reg[159]_i_8_1 [104]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [104]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [104]),
        .O(\prdata_sr[104]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[104]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [104]),
        .I1(\prdata_sr_reg[159]_i_8_5 [104]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [104]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [104]),
        .O(\prdata_sr[104]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \prdata_sr[104]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[104]_0 ),
        .I2(\prdata_sr_reg[104]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [104]),
        .O(\prdata_sr[104]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[105]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[104]),
        .I2(\prdata_sr[105]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[105]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[105]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[105]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [105]),
        .I1(\prdata_sr_reg[159]_i_8_1 [105]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [105]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [105]),
        .O(\prdata_sr[105]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[105]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [105]),
        .I1(\prdata_sr_reg[159]_i_8_5 [105]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [105]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [105]),
        .O(\prdata_sr[105]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[105]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[105]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [105]),
        .O(\prdata_sr[105]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[105]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [105]),
        .I1(\prdata_sr_reg[159]_i_7_1 [105]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [105]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [105]),
        .O(\prdata_sr[105]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[105]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [105]),
        .I1(\prdata_sr_reg[159]_i_7_5 [105]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [105]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [105]),
        .O(\prdata_sr[105]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[106]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[105]),
        .I2(\prdata_sr[106]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[106]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[106]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[106]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [106]),
        .I1(\prdata_sr_reg[159]_i_8_1 [106]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [106]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [106]),
        .O(\prdata_sr[106]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[106]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [106]),
        .I1(\prdata_sr_reg[159]_i_8_5 [106]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [106]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [106]),
        .O(\prdata_sr[106]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[106]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[106]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [106]),
        .O(\prdata_sr[106]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[106]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [106]),
        .I1(\prdata_sr_reg[159]_i_7_1 [106]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [106]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [106]),
        .O(\prdata_sr[106]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[106]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [106]),
        .I1(\prdata_sr_reg[159]_i_7_5 [106]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [106]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [106]),
        .O(\prdata_sr[106]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[107]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[106]),
        .I2(\prdata_sr[107]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[107]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[107]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[107]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [107]),
        .I1(\prdata_sr_reg[159]_i_8_1 [107]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [107]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [107]),
        .O(\prdata_sr[107]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[107]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [107]),
        .I1(\prdata_sr_reg[159]_i_8_5 [107]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [107]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [107]),
        .O(\prdata_sr[107]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[107]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[107]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [107]),
        .O(\prdata_sr[107]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[107]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [107]),
        .I1(\prdata_sr_reg[159]_i_7_1 [107]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [107]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [107]),
        .O(\prdata_sr[107]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[107]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [107]),
        .I1(\prdata_sr_reg[159]_i_7_5 [107]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [107]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [107]),
        .O(\prdata_sr[107]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[108]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[107]),
        .I2(\prdata_sr[108]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[108]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[108]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[108]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [108]),
        .I1(\prdata_sr_reg[159]_i_8_1 [108]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [108]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [108]),
        .O(\prdata_sr[108]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[108]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [108]),
        .I1(\prdata_sr_reg[159]_i_8_5 [108]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [108]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [108]),
        .O(\prdata_sr[108]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[108]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[108]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [108]),
        .O(\prdata_sr[108]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[108]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [108]),
        .I1(\prdata_sr_reg[159]_i_7_1 [108]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [108]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [108]),
        .O(\prdata_sr[108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[108]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [108]),
        .I1(\prdata_sr_reg[159]_i_7_5 [108]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [108]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [108]),
        .O(\prdata_sr[108]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[109]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[108]),
        .I2(\prdata_sr[109]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[109]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[109]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[109]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [109]),
        .I1(\prdata_sr_reg[159]_i_8_1 [109]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [109]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [109]),
        .O(\prdata_sr[109]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[109]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [109]),
        .I1(\prdata_sr_reg[159]_i_8_5 [109]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [109]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [109]),
        .O(\prdata_sr[109]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[109]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[109]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [109]),
        .O(\prdata_sr[109]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[109]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [109]),
        .I1(\prdata_sr_reg[159]_i_7_1 [109]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [109]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [109]),
        .O(\prdata_sr[109]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[109]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [109]),
        .I1(\prdata_sr_reg[159]_i_7_5 [109]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [109]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [109]),
        .O(\prdata_sr[109]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[10]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[9]),
        .I2(\prdata_sr[10]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[10]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[10]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [10]),
        .I1(\prdata_sr_reg[159]_i_7_1 [10]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [10]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [10]),
        .O(\prdata_sr[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[10]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [10]),
        .I1(\prdata_sr_reg[159]_i_7_5 [10]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [10]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [10]),
        .O(\prdata_sr[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[10]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [10]),
        .I1(\prdata_sr_reg[159]_i_8_1 [10]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [10]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [10]),
        .O(\prdata_sr[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[10]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [10]),
        .I1(\prdata_sr_reg[159]_i_8_5 [10]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [10]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [10]),
        .O(\prdata_sr[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[10]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [10]),
        .I2(\prdata_sr_reg[47]_0 [10]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[10]_i_4_n_0 ),
        .O(\prdata_sr[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[10]_i_4 
       (.I0(\prdata_sr[10]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[10]_i_2_1 ),
        .I3(\prdata_sr[10]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[10]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [10]),
        .I1(\prdata_sr[47]_i_5_1 [10]),
        .I2(\prdata_sr[47]_i_5_0 [10]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [10]),
        .O(\prdata_sr[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[110]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[109]),
        .I2(\prdata_sr[110]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[110]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[110]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[110]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [110]),
        .I1(\prdata_sr_reg[159]_i_8_1 [110]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [110]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [110]),
        .O(\prdata_sr[110]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[110]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [110]),
        .I1(\prdata_sr_reg[159]_i_8_5 [110]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [110]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [110]),
        .O(\prdata_sr[110]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[110]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[110]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [110]),
        .O(\prdata_sr[110]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[110]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [110]),
        .I1(\prdata_sr_reg[159]_i_7_1 [110]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [110]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [110]),
        .O(\prdata_sr[110]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[110]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [110]),
        .I1(\prdata_sr_reg[159]_i_7_5 [110]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [110]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [110]),
        .O(\prdata_sr[110]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[111]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[110]),
        .I2(\prdata_sr[111]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[111]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[111]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[111]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [111]),
        .I1(\prdata_sr_reg[159]_i_8_1 [111]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [111]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [111]),
        .O(\prdata_sr[111]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[111]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [111]),
        .I1(\prdata_sr_reg[159]_i_8_5 [111]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [111]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [111]),
        .O(\prdata_sr[111]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \prdata_sr[111]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[111]_0 ),
        .I2(\prdata_sr_reg[105]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [111]),
        .O(\prdata_sr[111]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[111]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [111]),
        .I1(\prdata_sr_reg[159]_i_7_1 [111]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [111]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [111]),
        .O(\prdata_sr[111]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[111]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [111]),
        .I1(\prdata_sr_reg[159]_i_7_5 [111]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [111]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [111]),
        .O(\prdata_sr[111]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[112]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[111]),
        .I2(\prdata_sr[112]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[112]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[112]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[112]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [112]),
        .I1(\prdata_sr_reg[159]_i_7_5 [112]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [112]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [112]),
        .O(\prdata_sr[112]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[112]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [112]),
        .I1(\prdata_sr_reg[159]_i_8_1 [112]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [112]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [112]),
        .O(\prdata_sr[112]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[112]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [112]),
        .I1(\prdata_sr_reg[159]_i_8_5 [112]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [112]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [112]),
        .O(\prdata_sr[112]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \prdata_sr[112]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[105]_1 ),
        .I2(\prdata_sr_reg[112]_0 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [112]),
        .O(\prdata_sr[112]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[112]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [112]),
        .I1(\prdata_sr_reg[159]_i_7_1 [112]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [112]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [112]),
        .O(\prdata_sr[112]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[113]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[112]),
        .I2(\prdata_sr[113]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[113]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[113]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[113]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [113]),
        .I1(\prdata_sr_reg[159]_i_7_5 [113]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [113]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [113]),
        .O(\prdata_sr[113]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[113]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [113]),
        .I1(\prdata_sr_reg[159]_i_8_1 [113]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [113]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [113]),
        .O(\prdata_sr[113]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[113]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [113]),
        .I1(\prdata_sr_reg[159]_i_8_5 [113]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [113]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [113]),
        .O(\prdata_sr[113]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \prdata_sr[113]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[113]_0 ),
        .I2(\prdata_sr_reg[113]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [113]),
        .O(\prdata_sr[113]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[113]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [113]),
        .I1(\prdata_sr_reg[159]_i_7_1 [113]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [113]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [113]),
        .O(\prdata_sr[113]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[114]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[113]),
        .I2(\prdata_sr[114]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[114]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[114]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[114]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [114]),
        .I1(\prdata_sr_reg[159]_i_8_1 [114]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [114]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [114]),
        .O(\prdata_sr[114]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[114]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [114]),
        .I1(\prdata_sr_reg[159]_i_8_5 [114]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [114]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [114]),
        .O(\prdata_sr[114]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \prdata_sr[114]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[103]_1 ),
        .I2(\prdata_sr_reg[114]_0 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [114]),
        .O(\prdata_sr[114]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[114]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [114]),
        .I1(\prdata_sr_reg[159]_i_7_1 [114]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [114]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [114]),
        .O(\prdata_sr[114]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[114]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [114]),
        .I1(\prdata_sr_reg[159]_i_7_5 [114]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [114]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [114]),
        .O(\prdata_sr[114]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[115]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[114]),
        .I2(\prdata_sr[115]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[115]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[115]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[115]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[118]_0 [0]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [115]),
        .O(\prdata_sr[115]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[115]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [115]),
        .I1(\prdata_sr_reg[159]_i_7_1 [115]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [115]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [115]),
        .O(\prdata_sr[115]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[115]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [115]),
        .I1(\prdata_sr_reg[159]_i_7_5 [115]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [115]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [115]),
        .O(\prdata_sr[115]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[115]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [115]),
        .I1(\prdata_sr_reg[159]_i_8_1 [115]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [115]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [115]),
        .O(\prdata_sr[115]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[115]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [115]),
        .I1(\prdata_sr_reg[159]_i_8_5 [115]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [115]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [115]),
        .O(\prdata_sr[115]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[116]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[115]),
        .I2(\prdata_sr[116]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[116]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[116]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[116]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[118]_0 [1]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [116]),
        .O(\prdata_sr[116]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[116]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [116]),
        .I1(\prdata_sr_reg[159]_i_7_1 [116]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [116]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [116]),
        .O(\prdata_sr[116]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[116]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [116]),
        .I1(\prdata_sr_reg[159]_i_7_5 [116]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [116]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [116]),
        .O(\prdata_sr[116]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[116]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [116]),
        .I1(\prdata_sr_reg[159]_i_8_1 [116]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [116]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [116]),
        .O(\prdata_sr[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[116]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [116]),
        .I1(\prdata_sr_reg[159]_i_8_5 [116]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [116]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [116]),
        .O(\prdata_sr[116]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[117]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[116]),
        .I2(\prdata_sr[117]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[117]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[117]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[117]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[117]_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [117]),
        .O(\prdata_sr[117]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[117]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [117]),
        .I1(\prdata_sr_reg[159]_i_7_1 [117]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [117]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [117]),
        .O(\prdata_sr[117]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[117]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [117]),
        .I1(\prdata_sr_reg[159]_i_7_5 [117]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [117]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [117]),
        .O(\prdata_sr[117]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[117]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [117]),
        .I1(\prdata_sr_reg[159]_i_8_1 [117]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [117]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [117]),
        .O(\prdata_sr[117]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[117]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [117]),
        .I1(\prdata_sr_reg[159]_i_8_5 [117]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [117]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [117]),
        .O(\prdata_sr[117]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[118]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[117]),
        .I2(\prdata_sr[118]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[118]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[118]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[118]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[118]_0 [2]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [118]),
        .O(\prdata_sr[118]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[118]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [118]),
        .I1(\prdata_sr_reg[159]_i_7_1 [118]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [118]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [118]),
        .O(\prdata_sr[118]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[118]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [118]),
        .I1(\prdata_sr_reg[159]_i_7_5 [118]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [118]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [118]),
        .O(\prdata_sr[118]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[118]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [118]),
        .I1(\prdata_sr_reg[159]_i_8_1 [118]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [118]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [118]),
        .O(\prdata_sr[118]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[118]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [118]),
        .I1(\prdata_sr_reg[159]_i_8_5 [118]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [118]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [118]),
        .O(\prdata_sr[118]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[119]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[118]),
        .I2(\prdata_sr[119]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[119]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[119]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [119]),
        .I1(\prdata_sr_reg[159]_i_7_5 [119]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [119]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [119]),
        .O(\prdata_sr[119]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[119]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [119]),
        .I1(\prdata_sr_reg[159]_i_8_1 [119]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [119]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [119]),
        .O(\prdata_sr[119]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[119]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [119]),
        .I1(\prdata_sr_reg[159]_i_8_5 [119]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [119]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [119]),
        .O(\prdata_sr[119]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[119]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [119]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[119]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[119]_i_4_n_0 ),
        .O(\prdata_sr[119]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55DF5FDFF5DFFFDF)) 
    \prdata_sr[119]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[119]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [0]),
        .I5(\prdata_sr[119]_i_6_n_0 ),
        .O(\prdata_sr[119]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h14D7)) 
    \prdata_sr[119]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [47]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [26]),
        .O(\prdata_sr[119]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[119]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [26]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [47]),
        .O(\prdata_sr[119]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[119]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [119]),
        .I1(\prdata_sr_reg[159]_i_7_1 [119]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [119]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [119]),
        .O(\prdata_sr[119]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[11]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[10]),
        .I2(\prdata_sr[11]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[11]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[11]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [11]),
        .I1(\prdata_sr_reg[159]_i_7_1 [11]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [11]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [11]),
        .O(\prdata_sr[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[11]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [11]),
        .I1(\prdata_sr_reg[159]_i_7_5 [11]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [11]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [11]),
        .O(\prdata_sr[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[11]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [11]),
        .I1(\prdata_sr_reg[159]_i_8_1 [11]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [11]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [11]),
        .O(\prdata_sr[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[11]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [11]),
        .I1(\prdata_sr_reg[159]_i_8_5 [11]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [11]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [11]),
        .O(\prdata_sr[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[11]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [11]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[11]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [11]),
        .O(\prdata_sr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[11]_i_4 
       (.I0(\prdata_sr[11]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[11]_i_2_1 ),
        .I3(\prdata_sr[11]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[11]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [11]),
        .I1(\prdata_sr[47]_i_5_3 [11]),
        .I2(\prdata_sr[47]_i_5_0 [11]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [11]),
        .O(\prdata_sr[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[120]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[119]),
        .I2(\prdata_sr[120]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[120]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[120]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [120]),
        .I1(\prdata_sr_reg[159]_i_7_5 [120]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [120]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [120]),
        .O(\prdata_sr[120]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[120]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [120]),
        .I1(\prdata_sr_reg[159]_i_8_1 [120]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [120]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [120]),
        .O(\prdata_sr[120]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[120]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [120]),
        .I1(\prdata_sr_reg[159]_i_8_5 [120]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [120]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [120]),
        .O(\prdata_sr[120]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[120]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [120]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[120]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[120]_i_4_n_0 ),
        .O(\prdata_sr[120]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55DF5FDFF5DFFFDF)) 
    \prdata_sr[120]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[120]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [1]),
        .I5(\prdata_sr[120]_i_6_n_0 ),
        .O(\prdata_sr[120]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h14D7)) 
    \prdata_sr[120]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [48]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [27]),
        .O(\prdata_sr[120]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[120]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [27]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [48]),
        .O(\prdata_sr[120]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[120]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [120]),
        .I1(\prdata_sr_reg[159]_i_7_1 [120]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [120]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [120]),
        .O(\prdata_sr[120]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[121]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[120]),
        .I2(\prdata_sr[121]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[121]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[121]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [121]),
        .I1(\prdata_sr_reg[159]_i_7_5 [121]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [121]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [121]),
        .O(\prdata_sr[121]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[121]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [121]),
        .I1(\prdata_sr_reg[159]_i_8_1 [121]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [121]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [121]),
        .O(\prdata_sr[121]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[121]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [121]),
        .I1(\prdata_sr_reg[159]_i_8_5 [121]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [121]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [121]),
        .O(\prdata_sr[121]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[121]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [121]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[121]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[121]_i_4_n_0 ),
        .O(\prdata_sr[121]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \prdata_sr[121]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[121]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [2]),
        .I5(\prdata_sr[121]_i_6_n_0 ),
        .O(\prdata_sr[121]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \prdata_sr[121]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [49]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [28]),
        .O(\prdata_sr[121]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[121]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [28]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [49]),
        .O(\prdata_sr[121]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[121]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [121]),
        .I1(\prdata_sr_reg[159]_i_7_1 [121]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [121]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [121]),
        .O(\prdata_sr[121]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[122]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[121]),
        .I2(\prdata_sr[122]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[122]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[122]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [122]),
        .I1(\prdata_sr_reg[159]_i_7_5 [122]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [122]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [122]),
        .O(\prdata_sr[122]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[122]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [122]),
        .I1(\prdata_sr_reg[159]_i_8_1 [122]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [122]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [122]),
        .O(\prdata_sr[122]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[122]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [122]),
        .I1(\prdata_sr_reg[159]_i_8_5 [122]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [122]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [122]),
        .O(\prdata_sr[122]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[122]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [122]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[122]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[122]_i_4_n_0 ),
        .O(\prdata_sr[122]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \prdata_sr[122]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[122]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [3]),
        .I5(\prdata_sr[122]_i_6_n_0 ),
        .O(\prdata_sr[122]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \prdata_sr[122]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [50]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [29]),
        .O(\prdata_sr[122]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[122]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [29]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [50]),
        .O(\prdata_sr[122]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[122]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [122]),
        .I1(\prdata_sr_reg[159]_i_7_1 [122]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [122]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [122]),
        .O(\prdata_sr[122]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[123]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[122]),
        .I2(\prdata_sr[123]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[123]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[123]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [123]),
        .I1(\prdata_sr_reg[159]_i_7_5 [123]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [123]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [123]),
        .O(\prdata_sr[123]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[123]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [123]),
        .I1(\prdata_sr_reg[159]_i_8_1 [123]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [123]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [123]),
        .O(\prdata_sr[123]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[123]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [123]),
        .I1(\prdata_sr_reg[159]_i_8_5 [123]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [123]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [123]),
        .O(\prdata_sr[123]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[123]_i_2 
       (.I0(\paddr_reg[3]_rep_1 ),
        .I1(\prdata_sr[123]_i_3_n_0 ),
        .I2(\prdata_sr_reg[147]_0 [123]),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[123]_i_4_n_0 ),
        .O(\prdata_sr[123]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55DF5FDFF5DFFFDF)) 
    \prdata_sr[123]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[123]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [4]),
        .I5(\prdata_sr[123]_i_6_n_0 ),
        .O(\prdata_sr[123]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h14D7)) 
    \prdata_sr[123]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [51]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [30]),
        .O(\prdata_sr[123]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[123]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [30]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [51]),
        .O(\prdata_sr[123]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[123]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [123]),
        .I1(\prdata_sr_reg[159]_i_7_1 [123]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [123]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [123]),
        .O(\prdata_sr[123]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[124]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[123]),
        .I2(\prdata_sr[124]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[124]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[124]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [124]),
        .I1(\prdata_sr_reg[159]_i_7_5 [124]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [124]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [124]),
        .O(\prdata_sr[124]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[124]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [124]),
        .I1(\prdata_sr_reg[159]_i_8_1 [124]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [124]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [124]),
        .O(\prdata_sr[124]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[124]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [124]),
        .I1(\prdata_sr_reg[159]_i_8_5 [124]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [124]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [124]),
        .O(\prdata_sr[124]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[124]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [124]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[124]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[124]_i_4_n_0 ),
        .O(\prdata_sr[124]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \prdata_sr[124]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[124]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [5]),
        .I5(\prdata_sr[124]_i_6_n_0 ),
        .O(\prdata_sr[124]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \prdata_sr[124]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [52]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [31]),
        .O(\prdata_sr[124]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[124]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [31]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [52]),
        .O(\prdata_sr[124]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[124]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [124]),
        .I1(\prdata_sr_reg[159]_i_7_1 [124]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [124]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [124]),
        .O(\prdata_sr[124]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[125]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[124]),
        .I2(\prdata_sr[125]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[125]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[125]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [125]),
        .I1(\prdata_sr_reg[159]_i_7_5 [125]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [125]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [125]),
        .O(\prdata_sr[125]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[125]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [125]),
        .I1(\prdata_sr_reg[159]_i_8_1 [125]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [125]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [125]),
        .O(\prdata_sr[125]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[125]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [125]),
        .I1(\prdata_sr_reg[159]_i_8_5 [125]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [125]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [125]),
        .O(\prdata_sr[125]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[125]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [125]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[125]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[125]_i_4_n_0 ),
        .O(\prdata_sr[125]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \prdata_sr[125]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[125]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [6]),
        .I5(\prdata_sr[125]_i_6_n_0 ),
        .O(\prdata_sr[125]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \prdata_sr[125]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [53]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [32]),
        .O(\prdata_sr[125]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[125]_i_6 
       (.I0(\prdata_sr_reg[147]_0 [32]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [53]),
        .O(\prdata_sr[125]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[125]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [125]),
        .I1(\prdata_sr_reg[159]_i_7_1 [125]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [125]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [125]),
        .O(\prdata_sr[125]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \prdata_sr[126]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[125]),
        .I2(\prdata_sr[126]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[126]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[126]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [126]),
        .I1(\prdata_sr_reg[159]_i_7_1 [126]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [126]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [126]),
        .O(\prdata_sr[126]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[126]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [126]),
        .I1(\prdata_sr_reg[159]_i_7_5 [126]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [126]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [126]),
        .O(\prdata_sr[126]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[126]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [126]),
        .I1(\prdata_sr_reg[159]_i_8_1 [126]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [126]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [126]),
        .O(\prdata_sr[126]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[126]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [126]),
        .I1(\prdata_sr_reg[159]_i_8_5 [126]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [126]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [126]),
        .O(\prdata_sr[126]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \prdata_sr[126]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [126]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\prdata_sr[126]_i_3_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[126]_i_4_n_0 ),
        .O(\prdata_sr[126]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \prdata_sr[126]_i_3 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr[126]_i_5_n_0 ),
        .I2(\prdata_sr[119]_i_2_0 ),
        .I3(\prdata_sr[119]_i_2_1 ),
        .I4(\prdata_sr[126]_i_2_0 [7]),
        .I5(\prdata_sr[126]_i_8_n_0 ),
        .O(\prdata_sr[126]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \prdata_sr[126]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [54]),
        .I1(\prdata_sr_reg[158]_0 [31]),
        .I2(\prdata_sr_reg[147]_0 [55]),
        .I3(\prdata_sr_reg[147]_0 [33]),
        .O(\prdata_sr[126]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[126]_i_8 
       (.I0(\prdata_sr_reg[147]_0 [33]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[147]_0 [54]),
        .O(\prdata_sr[126]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[127]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[126]),
        .I2(\prdata_sr[127]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[127]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[127]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[127]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [9]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [127]),
        .O(\prdata_sr[127]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[127]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [127]),
        .I1(\prdata_sr_reg[159]_i_7_1 [127]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [127]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [127]),
        .O(\prdata_sr[127]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[127]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [127]),
        .I1(\prdata_sr_reg[159]_i_7_5 [127]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [127]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [127]),
        .O(\prdata_sr[127]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[127]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [127]),
        .I1(\prdata_sr_reg[159]_i_8_1 [127]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [127]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [127]),
        .O(\prdata_sr[127]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[127]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [127]),
        .I1(\prdata_sr_reg[159]_i_8_5 [127]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [127]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [127]),
        .O(\prdata_sr[127]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[128]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[127]),
        .I2(\prdata_sr[128]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[128]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[128]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[128]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [10]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [128]),
        .O(\prdata_sr[128]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[128]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [128]),
        .I1(\prdata_sr_reg[159]_i_7_1 [128]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [128]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [128]),
        .O(\prdata_sr[128]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[128]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [128]),
        .I1(\prdata_sr_reg[159]_i_7_5 [128]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [128]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [128]),
        .O(\prdata_sr[128]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[128]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [128]),
        .I1(\prdata_sr_reg[159]_i_8_1 [128]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [128]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [128]),
        .O(\prdata_sr[128]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[128]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [128]),
        .I1(\prdata_sr_reg[159]_i_8_5 [128]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [128]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [128]),
        .O(\prdata_sr[128]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[129]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[128]),
        .I2(\prdata_sr[129]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[129]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[129]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[129]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [11]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [129]),
        .O(\prdata_sr[129]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[129]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [129]),
        .I1(\prdata_sr_reg[159]_i_7_1 [129]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [129]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [129]),
        .O(\prdata_sr[129]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[129]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [129]),
        .I1(\prdata_sr_reg[159]_i_7_5 [129]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [129]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [129]),
        .O(\prdata_sr[129]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[129]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [129]),
        .I1(\prdata_sr_reg[159]_i_8_1 [129]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [129]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [129]),
        .O(\prdata_sr[129]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[129]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [129]),
        .I1(\prdata_sr_reg[159]_i_8_5 [129]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [129]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [129]),
        .O(\prdata_sr[129]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[12]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[11]),
        .I2(\prdata_sr[12]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[12]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[12]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [12]),
        .I1(\prdata_sr_reg[159]_i_7_1 [12]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [12]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [12]),
        .O(\prdata_sr[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[12]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [12]),
        .I1(\prdata_sr_reg[159]_i_7_5 [12]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [12]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [12]),
        .O(\prdata_sr[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[12]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [12]),
        .I1(\prdata_sr_reg[159]_i_8_1 [12]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [12]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [12]),
        .O(\prdata_sr[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[12]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [12]),
        .I1(\prdata_sr_reg[159]_i_8_5 [12]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [12]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [12]),
        .O(\prdata_sr[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[12]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [12]),
        .I2(\prdata_sr_reg[47]_0 [12]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[12]_i_4_n_0 ),
        .O(\prdata_sr[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFEEEFE)) 
    \prdata_sr[12]_i_4 
       (.I0(\prdata_sr_reg[77]_0 ),
        .I1(\prdata_sr[12]_i_7_n_0 ),
        .I2(\paddr_reg[2]_2 ),
        .I3(\prdata_sr[12]_i_2_0 ),
        .I4(\prdata_sr[12]_i_9_n_0 ),
        .I5(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \prdata_sr[12]_i_7 
       (.I0(\prdata_sr[29]_i_4_0 [9]),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg[0]_rep__4_1 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\prdata_sr[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \prdata_sr[12]_i_9 
       (.I0(\prdata_sr[47]_i_5_0 [12]),
        .I1(\prdata_sr[47]_i_5_1 [12]),
        .I2(\prdata_sr[47]_i_5_2 [12]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [12]),
        .O(\prdata_sr[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[130]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[129]),
        .I2(\prdata_sr[130]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[130]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[130]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[130]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [12]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [130]),
        .O(\prdata_sr[130]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[130]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [130]),
        .I1(\prdata_sr_reg[159]_i_7_1 [130]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [130]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [130]),
        .O(\prdata_sr[130]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[130]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [130]),
        .I1(\prdata_sr_reg[159]_i_7_5 [130]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [130]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [130]),
        .O(\prdata_sr[130]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[130]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [130]),
        .I1(\prdata_sr_reg[159]_i_8_1 [130]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [130]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [130]),
        .O(\prdata_sr[130]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[130]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [130]),
        .I1(\prdata_sr_reg[159]_i_8_5 [130]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [130]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [130]),
        .O(\prdata_sr[130]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[131]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[130]),
        .I2(\prdata_sr[131]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[131]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[131]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[131]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [13]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [131]),
        .O(\prdata_sr[131]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[131]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [131]),
        .I1(\prdata_sr_reg[159]_i_7_1 [131]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [131]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [131]),
        .O(\prdata_sr[131]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[131]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [131]),
        .I1(\prdata_sr_reg[159]_i_7_5 [131]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [131]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [131]),
        .O(\prdata_sr[131]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[131]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [131]),
        .I1(\prdata_sr_reg[159]_i_8_1 [131]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [131]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [131]),
        .O(\prdata_sr[131]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[131]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [131]),
        .I1(\prdata_sr_reg[159]_i_8_5 [131]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [131]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [131]),
        .O(\prdata_sr[131]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[132]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[131]),
        .I2(\prdata_sr[132]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[132]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[132]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[132]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [14]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [132]),
        .O(\prdata_sr[132]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[132]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [132]),
        .I1(\prdata_sr_reg[159]_i_7_1 [132]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [132]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [132]),
        .O(\prdata_sr[132]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[132]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [132]),
        .I1(\prdata_sr_reg[159]_i_7_5 [132]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [132]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [132]),
        .O(\prdata_sr[132]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[132]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [132]),
        .I1(\prdata_sr_reg[159]_i_8_1 [132]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [132]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [132]),
        .O(\prdata_sr[132]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[132]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [132]),
        .I1(\prdata_sr_reg[159]_i_8_5 [132]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [132]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [132]),
        .O(\prdata_sr[132]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[133]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[132]),
        .I2(\prdata_sr[133]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[133]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[133]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[133]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [15]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [133]),
        .O(\prdata_sr[133]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[133]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [133]),
        .I1(\prdata_sr_reg[159]_i_7_1 [133]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [133]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [133]),
        .O(\prdata_sr[133]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[133]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [133]),
        .I1(\prdata_sr_reg[159]_i_7_5 [133]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [133]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [133]),
        .O(\prdata_sr[133]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[133]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [133]),
        .I1(\prdata_sr_reg[159]_i_8_1 [133]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [133]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [133]),
        .O(\prdata_sr[133]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[133]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [133]),
        .I1(\prdata_sr_reg[159]_i_8_5 [133]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [133]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [133]),
        .O(\prdata_sr[133]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[134]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[133]),
        .I2(\prdata_sr[134]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[134]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[134]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[134]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [16]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [134]),
        .O(\prdata_sr[134]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[134]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [134]),
        .I1(\prdata_sr_reg[159]_i_7_1 [134]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [134]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [134]),
        .O(\prdata_sr[134]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[134]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [134]),
        .I1(\prdata_sr_reg[159]_i_7_5 [134]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [134]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [134]),
        .O(\prdata_sr[134]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[134]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [134]),
        .I1(\prdata_sr_reg[159]_i_8_1 [134]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [134]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [134]),
        .O(\prdata_sr[134]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[134]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [134]),
        .I1(\prdata_sr_reg[159]_i_8_5 [134]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [134]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [134]),
        .O(\prdata_sr[134]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[135]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[134]),
        .I2(\prdata_sr[135]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[135]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[135]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[135]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [17]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [135]),
        .O(\prdata_sr[135]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[135]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [135]),
        .I1(\prdata_sr_reg[159]_i_7_1 [135]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [135]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [135]),
        .O(\prdata_sr[135]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[135]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [135]),
        .I1(\prdata_sr_reg[159]_i_7_5 [135]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [135]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [135]),
        .O(\prdata_sr[135]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[135]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [135]),
        .I1(\prdata_sr_reg[159]_i_8_1 [135]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [135]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [135]),
        .O(\prdata_sr[135]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[135]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [135]),
        .I1(\prdata_sr_reg[159]_i_8_5 [135]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [135]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [135]),
        .O(\prdata_sr[135]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[136]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[135]),
        .I2(\prdata_sr[136]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[136]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[136]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[136]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [18]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [136]),
        .O(\prdata_sr[136]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[136]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [136]),
        .I1(\prdata_sr_reg[159]_i_7_1 [136]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [136]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [136]),
        .O(\prdata_sr[136]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[136]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [136]),
        .I1(\prdata_sr_reg[159]_i_7_5 [136]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [136]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [136]),
        .O(\prdata_sr[136]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[136]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [136]),
        .I1(\prdata_sr_reg[159]_i_8_1 [136]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [136]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [136]),
        .O(\prdata_sr[136]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[136]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [136]),
        .I1(\prdata_sr_reg[159]_i_8_5 [136]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [136]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [136]),
        .O(\prdata_sr[136]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[137]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[136]),
        .I2(\prdata_sr[137]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[137]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[137]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[137]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [19]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [137]),
        .O(\prdata_sr[137]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[137]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [137]),
        .I1(\prdata_sr_reg[159]_i_7_1 [137]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [137]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [137]),
        .O(\prdata_sr[137]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[137]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [137]),
        .I1(\prdata_sr_reg[159]_i_7_5 [137]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [137]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [137]),
        .O(\prdata_sr[137]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[137]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [137]),
        .I1(\prdata_sr_reg[159]_i_8_1 [137]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [137]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [137]),
        .O(\prdata_sr[137]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[137]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [137]),
        .I1(\prdata_sr_reg[159]_i_8_5 [137]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [137]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [137]),
        .O(\prdata_sr[137]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[138]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[137]),
        .I2(\prdata_sr[138]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[138]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[138]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[138]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [20]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [138]),
        .O(\prdata_sr[138]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[138]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [138]),
        .I1(\prdata_sr_reg[159]_i_7_1 [138]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [138]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [138]),
        .O(\prdata_sr[138]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[138]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [138]),
        .I1(\prdata_sr_reg[159]_i_7_5 [138]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [138]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [138]),
        .O(\prdata_sr[138]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[138]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [138]),
        .I1(\prdata_sr_reg[159]_i_8_1 [138]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [138]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [138]),
        .O(\prdata_sr[138]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[138]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [138]),
        .I1(\prdata_sr_reg[159]_i_8_5 [138]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [138]),
        .I4(\paddr_reg[0]_rep_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [138]),
        .O(\prdata_sr[138]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[139]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[138]),
        .I2(\prdata_sr[139]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[139]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[139]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[139]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [21]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [139]),
        .O(\prdata_sr[139]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[139]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [139]),
        .I1(\prdata_sr_reg[159]_i_7_1 [139]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [139]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [139]),
        .O(\prdata_sr[139]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[139]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [139]),
        .I1(\prdata_sr_reg[159]_i_7_5 [139]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [139]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [139]),
        .O(\prdata_sr[139]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[139]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [139]),
        .I1(\prdata_sr_reg[159]_i_8_1 [139]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [139]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [139]),
        .O(\prdata_sr[139]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[139]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [139]),
        .I1(\prdata_sr_reg[159]_i_8_5 [139]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [139]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [139]),
        .O(\prdata_sr[139]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[13]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[12]),
        .I2(\prdata_sr[13]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[13]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[13]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [13]),
        .I1(\prdata_sr_reg[159]_i_7_1 [13]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [13]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [13]),
        .O(\prdata_sr[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[13]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [13]),
        .I1(\prdata_sr_reg[159]_i_7_5 [13]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [13]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [13]),
        .O(\prdata_sr[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[13]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [13]),
        .I1(\prdata_sr_reg[159]_i_8_1 [13]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [13]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [13]),
        .O(\prdata_sr[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[13]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [13]),
        .I1(\prdata_sr_reg[159]_i_8_5 [13]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [13]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [13]),
        .O(\prdata_sr[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[13]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [13]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[13]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [13]),
        .O(\prdata_sr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[13]_i_4 
       (.I0(\prdata_sr[13]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[13]_i_2_1 ),
        .I3(\prdata_sr[13]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[13]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [13]),
        .I1(\prdata_sr[47]_i_5_1 [13]),
        .I2(\prdata_sr[47]_i_5_0 [13]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [13]),
        .O(\prdata_sr[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[140]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[139]),
        .I2(\prdata_sr[140]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[140]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[140]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[140]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [22]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [140]),
        .O(\prdata_sr[140]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[140]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [140]),
        .I1(\prdata_sr_reg[159]_i_7_1 [140]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [140]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [140]),
        .O(\prdata_sr[140]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[140]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [140]),
        .I1(\prdata_sr_reg[159]_i_7_5 [140]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [140]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [140]),
        .O(\prdata_sr[140]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[140]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [140]),
        .I1(\prdata_sr_reg[159]_i_8_1 [140]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [140]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [140]),
        .O(\prdata_sr[140]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[140]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [140]),
        .I1(\prdata_sr_reg[159]_i_8_5 [140]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [140]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [140]),
        .O(\prdata_sr[140]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[141]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[140]),
        .I2(\prdata_sr[141]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[141]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[141]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[141]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [23]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [141]),
        .O(\prdata_sr[141]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[141]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [141]),
        .I1(\prdata_sr_reg[159]_i_7_1 [141]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [141]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [141]),
        .O(\prdata_sr[141]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[141]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [141]),
        .I1(\prdata_sr_reg[159]_i_7_5 [141]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [141]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [141]),
        .O(\prdata_sr[141]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[141]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [141]),
        .I1(\prdata_sr_reg[159]_i_8_1 [141]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [141]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [141]),
        .O(\prdata_sr[141]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[141]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [141]),
        .I1(\prdata_sr_reg[159]_i_8_5 [141]),
        .I2(\paddr_reg[1]_rep_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [141]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [141]),
        .O(\prdata_sr[141]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[142]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[141]),
        .I2(\prdata_sr[142]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[142]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[142]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[142]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [24]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [142]),
        .O(\prdata_sr[142]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[142]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [142]),
        .I1(\prdata_sr_reg[159]_i_7_1 [142]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [142]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [142]),
        .O(\prdata_sr[142]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[142]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [142]),
        .I1(\prdata_sr_reg[159]_i_7_5 [142]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [142]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [142]),
        .O(\prdata_sr[142]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[142]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [142]),
        .I1(\prdata_sr_reg[159]_i_8_1 [142]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [142]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [142]),
        .O(\prdata_sr[142]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[142]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [142]),
        .I1(\prdata_sr_reg[159]_i_8_5 [142]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [142]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [142]),
        .O(\prdata_sr[142]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[143]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[142]),
        .I2(\prdata_sr[143]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[143]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[143]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[143]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [25]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [143]),
        .O(\prdata_sr[143]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[143]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [143]),
        .I1(\prdata_sr_reg[159]_i_7_1 [143]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [143]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [143]),
        .O(\prdata_sr[143]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[143]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [143]),
        .I1(\prdata_sr_reg[159]_i_7_5 [143]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [143]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [143]),
        .O(\prdata_sr[143]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[143]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [143]),
        .I1(\prdata_sr_reg[159]_i_8_1 [143]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [143]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [143]),
        .O(\prdata_sr[143]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[143]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [143]),
        .I1(\prdata_sr_reg[159]_i_8_5 [143]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [143]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [143]),
        .O(\prdata_sr[143]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[144]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[143]),
        .I2(\prdata_sr[144]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[144]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[144]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[144]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [26]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [144]),
        .O(\prdata_sr[144]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[144]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [144]),
        .I1(\prdata_sr_reg[159]_i_7_1 [144]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [144]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [144]),
        .O(\prdata_sr[144]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[144]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [144]),
        .I1(\prdata_sr_reg[159]_i_7_5 [144]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [144]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [144]),
        .O(\prdata_sr[144]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[144]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [144]),
        .I1(\prdata_sr_reg[159]_i_8_1 [144]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [144]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [144]),
        .O(\prdata_sr[144]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[144]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [144]),
        .I1(\prdata_sr_reg[159]_i_8_5 [144]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [144]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [144]),
        .O(\prdata_sr[144]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[145]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[144]),
        .I2(\prdata_sr[145]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[145]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[145]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[145]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [27]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [145]),
        .O(\prdata_sr[145]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[145]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [145]),
        .I1(\prdata_sr_reg[159]_i_7_1 [145]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [145]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [145]),
        .O(\prdata_sr[145]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[145]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [145]),
        .I1(\prdata_sr_reg[159]_i_7_5 [145]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [145]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [145]),
        .O(\prdata_sr[145]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[145]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [145]),
        .I1(\prdata_sr_reg[159]_i_8_1 [145]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [145]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [145]),
        .O(\prdata_sr[145]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[145]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [145]),
        .I1(\prdata_sr_reg[159]_i_8_5 [145]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [145]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [145]),
        .O(\prdata_sr[145]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[146]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[145]),
        .I2(\prdata_sr[146]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[146]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[146]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[146]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [28]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [146]),
        .O(\prdata_sr[146]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[146]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [146]),
        .I1(\prdata_sr_reg[159]_i_7_1 [146]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [146]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [146]),
        .O(\prdata_sr[146]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[146]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [146]),
        .I1(\prdata_sr_reg[159]_i_7_5 [146]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [146]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [146]),
        .O(\prdata_sr[146]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[146]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [146]),
        .I1(\prdata_sr_reg[159]_i_8_1 [146]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [146]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [146]),
        .O(\prdata_sr[146]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[146]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [146]),
        .I1(\prdata_sr_reg[159]_i_8_5 [146]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [146]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [146]),
        .O(\prdata_sr[146]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[147]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[146]),
        .I2(\prdata_sr[147]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[147]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[147]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[147]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_4 [147]),
        .I1(\prdata_sr_reg[159]_i_8_5 [147]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [147]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [147]),
        .O(\prdata_sr[147]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[147]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [29]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [147]),
        .O(\prdata_sr[147]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \prdata_sr[147]_i_4 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .O(\paddr_reg[3]_rep_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[147]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_0 [147]),
        .I1(\prdata_sr_reg[159]_i_7_1 [147]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [147]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [147]),
        .O(\prdata_sr[147]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[147]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_4 [147]),
        .I1(\prdata_sr_reg[159]_i_7_5 [147]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [147]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [147]),
        .O(\prdata_sr[147]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[147]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_0 [147]),
        .I1(\prdata_sr_reg[159]_i_8_1 [147]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [147]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [147]),
        .O(\prdata_sr[147]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[148]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[147]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [30]),
        .I4(\prdata_sr[148]_i_2_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[148]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[148]_i_2 
       (.I0(\prdata_sr_reg[148]_i_3_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[148]_i_4_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[148]_i_5_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[148]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[148]_i_4 
       (.I0(\prdata_sr_reg[159]_i_8_0 [148]),
        .I1(\prdata_sr_reg[159]_i_8_1 [148]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [148]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [148]),
        .O(\prdata_sr[148]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[148]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_4 [148]),
        .I1(\prdata_sr_reg[159]_i_8_5 [148]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [148]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [148]),
        .O(\prdata_sr[148]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[148]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [148]),
        .I1(\prdata_sr_reg[159]_i_7_1 [148]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [148]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [148]),
        .O(\prdata_sr[148]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[148]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [148]),
        .I1(\prdata_sr_reg[159]_i_7_5 [148]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [148]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [148]),
        .O(\prdata_sr[148]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[149]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[148]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [31]),
        .I4(\prdata_sr[149]_i_2_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[149]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[149]_i_2 
       (.I0(\prdata_sr_reg[149]_i_3_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[149]_i_4_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[149]_i_5_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[149]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[149]_i_4 
       (.I0(\prdata_sr_reg[159]_i_8_0 [149]),
        .I1(\prdata_sr_reg[159]_i_8_1 [149]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [149]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [149]),
        .O(\prdata_sr[149]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[149]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_4 [149]),
        .I1(\prdata_sr_reg[159]_i_8_5 [149]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [149]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [149]),
        .O(\prdata_sr[149]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[149]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [149]),
        .I1(\prdata_sr_reg[159]_i_7_1 [149]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [149]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [149]),
        .O(\prdata_sr[149]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[149]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [149]),
        .I1(\prdata_sr_reg[159]_i_7_5 [149]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [149]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [149]),
        .O(\prdata_sr[149]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \prdata_sr[14]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr[14]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(prdata_sr[13]),
        .O(prdata_sr_d[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[14]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [14]),
        .I1(\prdata_sr_reg[159]_i_7_1 [14]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [14]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [14]),
        .O(\prdata_sr[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[14]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [14]),
        .I1(\prdata_sr_reg[159]_i_7_5 [14]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [14]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [14]),
        .O(\prdata_sr[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[14]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [14]),
        .I1(\prdata_sr_reg[159]_i_8_1 [14]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [14]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [14]),
        .O(\prdata_sr[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[14]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [14]),
        .I1(\prdata_sr_reg[159]_i_8_5 [14]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [14]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [14]),
        .O(\prdata_sr[14]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[14]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [14]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\prdata_sr[14]_i_3_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[14]_i_4_n_0 ),
        .O(\prdata_sr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \prdata_sr[14]_i_3 
       (.I0(\prdata_sr[14]_i_2_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(\prdata_sr[14]_i_6_n_0 ),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr_reg[47]_0 [14]),
        .O(\prdata_sr[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[14]_i_6 
       (.I0(\prdata_sr[47]_i_5_2 [14]),
        .I1(\prdata_sr[47]_i_5_3 [14]),
        .I2(\prdata_sr[47]_i_5_0 [14]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [14]),
        .O(\prdata_sr[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD114000000000000)) 
    \prdata_sr[14]_i_9 
       (.I0(\prdata_sr[14]_i_5 ),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\paddr_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[150]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[149]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [32]),
        .I4(\prdata_sr[150]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[150]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[150]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_4 [150]),
        .I1(\prdata_sr_reg[159]_i_8_5 [150]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [150]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [150]),
        .O(\prdata_sr[150]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[150]_i_15 
       (.I0(\prdata_sr_reg[159]_i_7_0 [150]),
        .I1(\prdata_sr_reg[159]_i_7_1 [150]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [150]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [150]),
        .O(\prdata_sr[150]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[150]_i_16 
       (.I0(\prdata_sr_reg[159]_i_7_4 [150]),
        .I1(\prdata_sr_reg[159]_i_7_5 [150]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [150]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [150]),
        .O(\prdata_sr[150]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[150]_i_3 
       (.I0(\prdata_sr_reg[150]_i_8_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[150]_i_9_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[150]_i_10_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[150]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[150]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_0 [150]),
        .I1(\prdata_sr_reg[159]_i_8_1 [150]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [150]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [150]),
        .O(\prdata_sr[150]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[151]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[150]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [33]),
        .I4(\prdata_sr[151]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[151]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[151]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_4 [151]),
        .I1(\prdata_sr_reg[159]_i_8_5 [151]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [151]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [151]),
        .O(\prdata_sr[151]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[151]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_0 [151]),
        .I1(\prdata_sr_reg[159]_i_7_1 [151]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [151]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [151]),
        .O(\prdata_sr[151]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[151]_i_14 
       (.I0(\prdata_sr_reg[159]_i_7_4 [151]),
        .I1(\prdata_sr_reg[159]_i_7_5 [151]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [151]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [151]),
        .O(\prdata_sr[151]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[151]_i_23 
       (.I0(\prdata_sr_reg[147]_0 [135]),
        .I1(\prdata_sr_reg[158]_0 [14]),
        .I2(\prdata_sr_reg[147]_0 [134]),
        .I3(\prdata_sr_reg[158]_0 [13]),
        .O(\misc_cnfg_bits_reg[135] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[151]_i_24 
       (.I0(\prdata_sr_reg[147]_0 [133]),
        .I1(\prdata_sr_reg[158]_0 [12]),
        .I2(\prdata_sr_reg[147]_0 [132]),
        .I3(\prdata_sr_reg[158]_0 [11]),
        .O(\misc_cnfg_bits_reg[135] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[151]_i_25 
       (.I0(\prdata_sr_reg[147]_0 [131]),
        .I1(\prdata_sr_reg[158]_0 [10]),
        .I2(\prdata_sr_reg[147]_0 [130]),
        .I3(\prdata_sr_reg[158]_0 [9]),
        .O(\misc_cnfg_bits_reg[135] [0]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[151]_i_3 
       (.I0(\prdata_sr_reg[151]_i_8_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[151]_i_9_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[151]_i_10_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[151]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[151]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_0 [151]),
        .I1(\prdata_sr_reg[159]_i_8_1 [151]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [151]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [151]),
        .O(\prdata_sr[151]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAAAAAAAA)) 
    \prdata_sr[152]_i_1 
       (.I0(\prdata_sr[152]_i_2_n_0 ),
        .I1(\paddr_reg[0]_rep__4_0 ),
        .I2(\prdata_sr_reg[152]_0 ),
        .I3(\prdata_sr_reg[152]_1 ),
        .I4(\prdata_sr[152]_i_5_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[152]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[152]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [152]),
        .I1(\prdata_sr_reg[159]_i_8_1 [152]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [152]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [152]),
        .O(\prdata_sr[152]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[152]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [152]),
        .I1(\prdata_sr_reg[159]_i_8_5 [152]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [152]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [152]),
        .O(\prdata_sr[152]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[152]_i_2 
       (.I0(prdata_sr[151]),
        .I1(\prdata_sr[159]_i_4_n_0 ),
        .O(\prdata_sr[152]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[152]_i_21 
       (.I0(\prdata_sr_reg[159]_i_7_0 [152]),
        .I1(\prdata_sr_reg[159]_i_7_1 [152]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [152]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [152]),
        .O(\prdata_sr[152]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[152]_i_22 
       (.I0(\prdata_sr_reg[159]_i_7_4 [152]),
        .I1(\prdata_sr_reg[159]_i_7_5 [152]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [152]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [152]),
        .O(\prdata_sr[152]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[152]_i_5 
       (.I0(\prdata_sr_reg[152]_i_9_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[152]_i_10_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[152]_i_11_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[152]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABA0000)) 
    \prdata_sr[152]_i_8 
       (.I0(\prdata_sr[152]_i_3 ),
        .I1(\prdata_sr[152]_i_3_0 ),
        .I2(\prdata_sr[152]_i_3_1 ),
        .I3(\prdata_sr[152]_i_3_2 ),
        .I4(\prdata_sr[152]_i_3_3 ),
        .I5(\pw_loop[7]_i_9 ),
        .O(\pw_loop_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[153]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[152]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[153]_0 ),
        .I4(\prdata_sr[153]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[153]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[153]_i_3 
       (.I0(\prdata_sr_reg[153]_i_5_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[153]_i_6_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[153]_i_7_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[153]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[153]_i_6 
       (.I0(\prdata_sr_reg[159]_i_8_0 [153]),
        .I1(\prdata_sr_reg[159]_i_8_1 [153]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [153]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [153]),
        .O(\prdata_sr[153]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[153]_i_7 
       (.I0(\prdata_sr_reg[159]_i_8_4 [153]),
        .I1(\prdata_sr_reg[159]_i_8_5 [153]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [153]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [153]),
        .O(\prdata_sr[153]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[153]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [153]),
        .I1(\prdata_sr_reg[159]_i_7_1 [153]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [153]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [153]),
        .O(\prdata_sr[153]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[153]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [153]),
        .I1(\prdata_sr_reg[159]_i_7_5 [153]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [153]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [153]),
        .O(\prdata_sr[153]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[154]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[153]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [34]),
        .I4(\prdata_sr[154]_i_2_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[154]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[154]_i_2 
       (.I0(\prdata_sr_reg[154]_i_3_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[154]_i_4_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[154]_i_5_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[154]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[154]_i_4 
       (.I0(\prdata_sr_reg[159]_i_8_0 [154]),
        .I1(\prdata_sr_reg[159]_i_8_1 [154]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [154]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [154]),
        .O(\prdata_sr[154]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[154]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_4 [154]),
        .I1(\prdata_sr_reg[159]_i_8_5 [154]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [154]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [154]),
        .O(\prdata_sr[154]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[154]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [154]),
        .I1(\prdata_sr_reg[159]_i_7_1 [154]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [154]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [154]),
        .O(\prdata_sr[154]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[154]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [154]),
        .I1(\prdata_sr_reg[159]_i_7_5 [154]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [154]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [154]),
        .O(\prdata_sr[154]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[155]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[154]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [35]),
        .I4(\prdata_sr[155]_i_2_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[155]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[155]_i_2 
       (.I0(\prdata_sr_reg[155]_i_3_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[155]_i_4_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[155]_i_5_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[155]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[155]_i_4 
       (.I0(\prdata_sr_reg[159]_i_8_0 [155]),
        .I1(\prdata_sr_reg[159]_i_8_1 [155]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [155]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [155]),
        .O(\prdata_sr[155]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[155]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_4 [155]),
        .I1(\prdata_sr_reg[159]_i_8_5 [155]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [155]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [155]),
        .O(\prdata_sr[155]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[155]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [155]),
        .I1(\prdata_sr_reg[159]_i_7_1 [155]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [155]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [155]),
        .O(\prdata_sr[155]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[155]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [155]),
        .I1(\prdata_sr_reg[159]_i_7_5 [155]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [155]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [155]),
        .O(\prdata_sr[155]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[156]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[155]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [36]),
        .I4(\prdata_sr[156]_i_2_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[156]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[156]_i_2 
       (.I0(\prdata_sr_reg[156]_i_3_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[156]_i_4_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[156]_i_5_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[156]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[156]_i_4 
       (.I0(\prdata_sr_reg[159]_i_8_0 [156]),
        .I1(\prdata_sr_reg[159]_i_8_1 [156]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [156]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [156]),
        .O(\prdata_sr[156]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[156]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_4 [156]),
        .I1(\prdata_sr_reg[159]_i_8_5 [156]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [156]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [156]),
        .O(\prdata_sr[156]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[156]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [156]),
        .I1(\prdata_sr_reg[159]_i_7_1 [156]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [156]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [156]),
        .O(\prdata_sr[156]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[156]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [156]),
        .I1(\prdata_sr_reg[159]_i_7_5 [156]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [156]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [156]),
        .O(\prdata_sr[156]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444444)) 
    \prdata_sr[157]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[156]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(\prdata_sr_reg[158]_0 [37]),
        .I4(\prdata_sr[157]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[157]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \prdata_sr[157]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .O(\paddr_reg[0]_rep__4_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[157]_i_3 
       (.I0(\prdata_sr_reg[157]_i_4_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[157]_i_5_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[157]_i_6_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[157]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[157]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_0 [157]),
        .I1(\prdata_sr_reg[159]_i_8_1 [157]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [157]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [157]),
        .O(\prdata_sr[157]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[157]_i_6 
       (.I0(\prdata_sr_reg[159]_i_8_4 [157]),
        .I1(\prdata_sr_reg[159]_i_8_5 [157]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [157]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [157]),
        .O(\prdata_sr[157]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[157]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_0 [157]),
        .I1(\prdata_sr_reg[159]_i_7_1 [157]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [157]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [157]),
        .O(\prdata_sr[157]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[157]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_4 [157]),
        .I1(\prdata_sr_reg[159]_i_7_5 [157]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [157]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [157]),
        .O(\prdata_sr[157]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[158]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[157]),
        .I2(\prdata_sr[158]_i_2_n_0 ),
        .I3(\paddr_reg_n_0_[4] ),
        .I4(\prdata_sr_reg[158]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[158]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \prdata_sr[158]_i_2 
       (.I0(\paddr_reg[2]_rep__0_n_0 ),
        .I1(\paddr_reg[1]_rep__4_0 ),
        .I2(\paddr_reg_n_0_[4] ),
        .I3(\paddr_reg_n_0_[3] ),
        .I4(\prdata_sr_reg[158]_0 [38]),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[158]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[158]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [158]),
        .I1(\prdata_sr_reg[159]_i_7_1 [158]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [158]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [158]),
        .O(\prdata_sr[158]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[158]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [158]),
        .I1(\prdata_sr_reg[159]_i_7_5 [158]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [158]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [158]),
        .O(\prdata_sr[158]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[158]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [158]),
        .I1(\prdata_sr_reg[159]_i_8_1 [158]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [158]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [158]),
        .O(\prdata_sr[158]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[158]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [158]),
        .I1(\prdata_sr_reg[159]_i_8_5 [158]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [158]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [158]),
        .O(\prdata_sr[158]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \prdata_sr[159]_i_1 
       (.I0(pwrite),
        .I1(spi_st),
        .I2(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .O(prdata_sr_d_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[159]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [159]),
        .I1(\prdata_sr_reg[159]_i_7_5 [159]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [159]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [159]),
        .O(\prdata_sr[159]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[159]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [159]),
        .I1(\prdata_sr_reg[159]_i_8_1 [159]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [159]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [159]),
        .O(\prdata_sr[159]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[159]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [159]),
        .I1(\prdata_sr_reg[159]_i_8_5 [159]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [159]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [159]),
        .O(\prdata_sr[159]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \prdata_sr[159]_i_2 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[158]),
        .I2(\prdata_sr_reg[159]_i_5_n_0 ),
        .I3(\paddr_reg_n_0_[4] ),
        .I4(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[159]));
  LUT2 #(
    .INIT(4'hB)) 
    \prdata_sr[159]_i_4 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .O(\prdata_sr[159]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFFF)) 
    \prdata_sr[159]_i_6 
       (.I0(\prdata_sr_reg[0]_1 ),
        .I1(\paddr_reg_n_0_[3] ),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg_n_0_[4] ),
        .I4(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I5(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .O(\prdata_sr[159]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[159]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [159]),
        .I1(\prdata_sr_reg[159]_i_7_1 [159]),
        .I2(Q[1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [159]),
        .I4(Q[0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [159]),
        .O(\prdata_sr[159]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[15]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[14]),
        .I2(\prdata_sr[15]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[15]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[15]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [15]),
        .I1(\prdata_sr_reg[159]_i_7_1 [15]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [15]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [15]),
        .O(\prdata_sr[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[15]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [15]),
        .I1(\prdata_sr_reg[159]_i_7_5 [15]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [15]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [15]),
        .O(\prdata_sr[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[15]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [15]),
        .I1(\prdata_sr_reg[159]_i_8_1 [15]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [15]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [15]),
        .O(\prdata_sr[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[15]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [15]),
        .I1(\prdata_sr_reg[159]_i_8_5 [15]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [15]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [15]),
        .O(\prdata_sr[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[15]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [15]),
        .I2(\prdata_sr_reg[47]_0 [15]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[15]_i_4_n_0 ),
        .O(\prdata_sr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[15]_i_4 
       (.I0(\prdata_sr[15]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[15]_i_2_1 ),
        .I3(\prdata_sr[15]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[15]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [15]),
        .I1(\prdata_sr[47]_i_5_1 [15]),
        .I2(\prdata_sr[47]_i_5_0 [15]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [15]),
        .O(\prdata_sr[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[16]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[15]),
        .I2(\prdata_sr[16]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[16]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[16]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [16]),
        .I1(\prdata_sr_reg[159]_i_7_1 [16]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [16]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [16]),
        .O(\prdata_sr[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[16]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [16]),
        .I1(\prdata_sr_reg[159]_i_7_5 [16]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [16]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [16]),
        .O(\prdata_sr[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[16]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [16]),
        .I1(\prdata_sr_reg[159]_i_8_1 [16]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [16]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [16]),
        .O(\prdata_sr[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[16]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [16]),
        .I1(\prdata_sr_reg[159]_i_8_5 [16]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [16]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [16]),
        .O(\prdata_sr[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[16]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [16]),
        .I2(\prdata_sr_reg[47]_0 [16]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[16]_i_4_n_0 ),
        .O(\prdata_sr[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[16]_i_4 
       (.I0(\prdata_sr[16]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[16]_i_2_1 ),
        .I3(\prdata_sr[16]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[16]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [16]),
        .I1(\prdata_sr[47]_i_5_3 [16]),
        .I2(\prdata_sr[47]_i_5_0 [16]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [16]),
        .O(\prdata_sr[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \prdata_sr[17]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr[17]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(prdata_sr[16]),
        .O(prdata_sr_d[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[17]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [17]),
        .I1(\prdata_sr_reg[159]_i_7_1 [17]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [17]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [17]),
        .O(\prdata_sr[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[17]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [17]),
        .I1(\prdata_sr_reg[159]_i_7_5 [17]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [17]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [17]),
        .O(\prdata_sr[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[17]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [17]),
        .I1(\prdata_sr_reg[159]_i_8_1 [17]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [17]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [17]),
        .O(\prdata_sr[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[17]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [17]),
        .I1(\prdata_sr_reg[159]_i_8_5 [17]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [17]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [17]),
        .O(\prdata_sr[17]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[17]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [17]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\prdata_sr[17]_i_3_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[17]_i_4_n_0 ),
        .O(\prdata_sr[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \prdata_sr[17]_i_3 
       (.I0(\prdata_sr[17]_i_2_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(\prdata_sr[17]_i_6_n_0 ),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr_reg[47]_0 [17]),
        .O(\prdata_sr[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[17]_i_6 
       (.I0(\prdata_sr[47]_i_5_2 [17]),
        .I1(\prdata_sr[47]_i_5_1 [17]),
        .I2(\prdata_sr[47]_i_5_0 [17]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [17]),
        .O(\prdata_sr[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD114000000000000)) 
    \prdata_sr[17]_i_9 
       (.I0(\prdata_sr[17]_i_5 ),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\paddr_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[18]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[17]),
        .I2(\prdata_sr[18]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[18]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[18]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [18]),
        .I1(\prdata_sr_reg[159]_i_7_1 [18]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [18]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [18]),
        .O(\prdata_sr[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[18]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [18]),
        .I1(\prdata_sr_reg[159]_i_7_5 [18]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [18]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [18]),
        .O(\prdata_sr[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[18]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [18]),
        .I1(\prdata_sr_reg[159]_i_8_1 [18]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [18]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [18]),
        .O(\prdata_sr[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[18]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [18]),
        .I1(\prdata_sr_reg[159]_i_8_5 [18]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [18]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [18]),
        .O(\prdata_sr[18]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[18]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [18]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[18]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [18]),
        .O(\prdata_sr[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[18]_i_4 
       (.I0(\prdata_sr[18]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[18]_i_2_1 ),
        .I3(\prdata_sr[18]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[18]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [18]),
        .I1(\prdata_sr[47]_i_5_1 [18]),
        .I2(\prdata_sr[47]_i_5_0 [18]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [18]),
        .O(\prdata_sr[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[19]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[18]),
        .I2(\prdata_sr[19]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[19]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [19]),
        .I1(\prdata_sr_reg[159]_i_7_1 [19]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [19]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [19]),
        .O(\prdata_sr[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [19]),
        .I1(\prdata_sr_reg[159]_i_7_5 [19]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [19]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [19]),
        .O(\prdata_sr[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [19]),
        .I1(\prdata_sr_reg[159]_i_8_1 [19]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [19]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [19]),
        .O(\prdata_sr[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [19]),
        .I1(\prdata_sr_reg[159]_i_8_5 [19]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [19]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [19]),
        .O(\prdata_sr[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [0]),
        .I1(\prdata_sr_reg[159]_i_7_1 [0]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [0]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [0]),
        .O(\prdata_sr[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [0]),
        .I1(\prdata_sr_reg[159]_i_7_5 [0]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [0]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [0]),
        .O(\prdata_sr[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [0]),
        .I1(\prdata_sr_reg[159]_i_8_1 [0]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [0]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [0]),
        .O(\prdata_sr[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[19]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [19]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[19]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [19]),
        .O(\prdata_sr[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[19]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [0]),
        .I1(\prdata_sr_reg[159]_i_8_5 [0]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [0]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [0]),
        .O(\prdata_sr[19]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[19]_i_4 
       (.I0(\prdata_sr[19]_i_7_n_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[19]_i_2_0 ),
        .I3(\prdata_sr[19]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \prdata_sr[19]_i_7 
       (.I0(\paddr_reg[3]_rep_0 ),
        .I1(\prdata_sr[29]_i_4_0 [10]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(adc_clamp_ref_lvl[0]),
        .I4(\prdata_sr_reg[73]_0 ),
        .O(\prdata_sr[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[19]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [19]),
        .I1(\prdata_sr[47]_i_5_3 [19]),
        .I2(\prdata_sr[47]_i_5_0 [19]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [19]),
        .O(\prdata_sr[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[1]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[0]),
        .I2(\prdata_sr[1]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[1]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[1]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [1]),
        .I1(\prdata_sr_reg[159]_i_7_1 [1]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [1]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [1]),
        .O(\prdata_sr[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[1]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [1]),
        .I1(\prdata_sr_reg[159]_i_7_5 [1]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [1]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [1]),
        .O(\prdata_sr[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[1]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [1]),
        .I1(\prdata_sr_reg[159]_i_8_1 [1]),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [1]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [1]),
        .O(\prdata_sr[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[1]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [1]),
        .I1(\prdata_sr_reg[159]_i_8_5 [1]),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [1]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [1]),
        .O(\prdata_sr[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[1]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [1]),
        .I2(\prdata_sr_reg[47]_0 [1]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[1]_i_4_n_0 ),
        .O(\prdata_sr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[1]_i_4 
       (.I0(\prdata_sr[1]_i_7_n_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[1]_i_2_0 ),
        .I3(\prdata_sr[1]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4444444444)) 
    \prdata_sr[1]_i_7 
       (.I0(\paddr_reg[3]_rep_0 ),
        .I1(\prdata_sr[29]_i_4_0 [1]),
        .I2(\prdata_sr[1]_i_4_0 ),
        .I3(\paddr_reg[0]_rep__4_1 ),
        .I4(\prdata_sr[3]_i_3_0 [1]),
        .I5(\paddr_reg[3]_rep_1 ),
        .O(\prdata_sr[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[1]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [1]),
        .I1(\prdata_sr[47]_i_5_1 [1]),
        .I2(\prdata_sr[47]_i_5_0 [1]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [1]),
        .O(\prdata_sr[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \prdata_sr[20]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr[20]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(prdata_sr[19]),
        .O(prdata_sr_d[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [20]),
        .I1(\prdata_sr_reg[159]_i_7_1 [20]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [20]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [20]),
        .O(\prdata_sr[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [20]),
        .I1(\prdata_sr_reg[159]_i_7_5 [20]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [20]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [20]),
        .O(\prdata_sr[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [20]),
        .I1(\prdata_sr_reg[159]_i_8_1 [20]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [20]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [20]),
        .O(\prdata_sr[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [20]),
        .I1(\prdata_sr_reg[159]_i_8_5 [20]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [20]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [20]),
        .O(\prdata_sr[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_0 [1]),
        .I1(\prdata_sr_reg[159]_i_7_1 [1]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [1]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [1]),
        .O(\prdata_sr[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_19 
       (.I0(\prdata_sr_reg[159]_i_7_4 [1]),
        .I1(\prdata_sr_reg[159]_i_7_5 [1]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [1]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [1]),
        .O(\prdata_sr[20]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[20]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [20]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\prdata_sr[20]_i_3_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[20]_i_4_n_0 ),
        .O(\prdata_sr[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_0 [1]),
        .I1(\prdata_sr_reg[159]_i_8_1 [1]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [1]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [1]),
        .O(\prdata_sr[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[20]_i_21 
       (.I0(\prdata_sr_reg[159]_i_8_4 [1]),
        .I1(\prdata_sr_reg[159]_i_8_5 [1]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [1]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [1]),
        .O(\prdata_sr[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \prdata_sr[20]_i_3 
       (.I0(\prdata_sr[20]_i_5_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(\prdata_sr[20]_i_6_n_0 ),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr_reg[47]_0 [20]),
        .O(\prdata_sr[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2FFF2F2)) 
    \prdata_sr[20]_i_5 
       (.I0(\prdata_sr[29]_i_4_0 [11]),
        .I1(\paddr_reg[3]_rep_0 ),
        .I2(\prdata_sr[20]_i_9_n_0 ),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(adc_clamp_ref_lvl[1]),
        .I5(\prdata_sr_reg[73]_0 ),
        .O(\prdata_sr[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[20]_i_6 
       (.I0(\prdata_sr[47]_i_5_2 [20]),
        .I1(\prdata_sr[47]_i_5_3 [20]),
        .I2(\prdata_sr[47]_i_5_0 [20]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [20]),
        .O(\prdata_sr[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD114000000000000)) 
    \prdata_sr[20]_i_9 
       (.I0(\prdata_sr[20]_i_5_0 ),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\prdata_sr[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[21]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[20]),
        .I2(\prdata_sr[21]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[21]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [21]),
        .I1(\prdata_sr_reg[159]_i_7_1 [21]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [21]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [21]),
        .O(\prdata_sr[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [21]),
        .I1(\prdata_sr_reg[159]_i_7_5 [21]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [21]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [21]),
        .O(\prdata_sr[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [21]),
        .I1(\prdata_sr_reg[159]_i_8_1 [21]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [21]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [21]),
        .O(\prdata_sr[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [21]),
        .I1(\prdata_sr_reg[159]_i_8_5 [21]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [21]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [21]),
        .O(\prdata_sr[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [2]),
        .I1(\prdata_sr_reg[159]_i_7_1 [2]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [2]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [2]),
        .O(\prdata_sr[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [2]),
        .I1(\prdata_sr_reg[159]_i_7_5 [2]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [2]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [2]),
        .O(\prdata_sr[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [2]),
        .I1(\prdata_sr_reg[159]_i_8_1 [2]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [2]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [2]),
        .O(\prdata_sr[21]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[21]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [21]),
        .I2(\prdata_sr_reg[47]_0 [21]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[21]_i_4_n_0 ),
        .O(\prdata_sr[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[21]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [2]),
        .I1(\prdata_sr_reg[159]_i_8_5 [2]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [2]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [2]),
        .O(\prdata_sr[21]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[21]_i_4 
       (.I0(\prdata_sr[21]_i_7_n_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[21]_i_2_0 ),
        .I3(\prdata_sr[21]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[21]_i_7 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(adc_clamp_ref_lvl[2]),
        .I2(\prdata_sr_reg[73]_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [12]),
        .O(\prdata_sr[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[21]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [21]),
        .I1(\prdata_sr[47]_i_5_3 [21]),
        .I2(\prdata_sr[47]_i_5_0 [21]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [21]),
        .O(\prdata_sr[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \prdata_sr[22]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr[22]_i_3_n_0 ),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(prdata_sr[21]),
        .O(prdata_sr_d[22]));
  LUT6 #(
    .INIT(64'hC040004000404000)) 
    \prdata_sr[22]_i_10 
       (.I0(\prdata_sr[22]_i_6_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[3]_rep_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\prdata_sr[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_0 [22]),
        .I1(\prdata_sr_reg[159]_i_7_1 [22]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [22]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [22]),
        .O(\prdata_sr[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_4 [22]),
        .I1(\prdata_sr_reg[159]_i_7_5 [22]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [22]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [22]),
        .O(\prdata_sr[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_0 [22]),
        .I1(\prdata_sr_reg[159]_i_8_1 [22]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [22]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [22]),
        .O(\prdata_sr[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_15 
       (.I0(\prdata_sr_reg[159]_i_8_4 [22]),
        .I1(\prdata_sr_reg[159]_i_8_5 [22]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [22]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [22]),
        .O(\prdata_sr[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_19 
       (.I0(\prdata_sr_reg[159]_i_7_0 [3]),
        .I1(\prdata_sr_reg[159]_i_7_1 [3]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [3]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [3]),
        .O(\prdata_sr[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \prdata_sr[22]_i_2 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr_reg[0]_1 ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_20 
       (.I0(\prdata_sr_reg[159]_i_7_4 [3]),
        .I1(\prdata_sr_reg[159]_i_7_5 [3]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [3]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [3]),
        .O(\prdata_sr[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_21 
       (.I0(\prdata_sr_reg[159]_i_8_0 [3]),
        .I1(\prdata_sr_reg[159]_i_8_1 [3]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [3]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [3]),
        .O(\prdata_sr[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[22]_i_22 
       (.I0(\prdata_sr_reg[159]_i_8_4 [3]),
        .I1(\prdata_sr_reg[159]_i_8_5 [3]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [3]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [3]),
        .O(\prdata_sr[22]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[22]_i_3 
       (.I0(\prdata_sr[22]_i_4_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [22]),
        .I2(\paddr_reg[4]_rep__0_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[22]_i_5_n_0 ),
        .O(\prdata_sr[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \prdata_sr[22]_i_4 
       (.I0(\prdata_sr[22]_i_6_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(\prdata_sr[22]_i_7_n_0 ),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr_reg[47]_0 [22]),
        .O(\prdata_sr[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2FFF2F2)) 
    \prdata_sr[22]_i_6 
       (.I0(\prdata_sr[29]_i_4_0 [13]),
        .I1(\paddr_reg[3]_rep_0 ),
        .I2(\prdata_sr[22]_i_10_n_0 ),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(adc_clamp_ref_lvl[3]),
        .I5(\prdata_sr_reg[73]_0 ),
        .O(\prdata_sr[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[22]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [22]),
        .I1(\prdata_sr[47]_i_5_3 [22]),
        .I2(\prdata_sr[47]_i_5_0 [22]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [22]),
        .O(\prdata_sr[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[23]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[22]),
        .I2(\prdata_sr[23]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[23]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [23]),
        .I1(\prdata_sr_reg[159]_i_7_1 [23]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [23]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [23]),
        .O(\prdata_sr[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [23]),
        .I1(\prdata_sr_reg[159]_i_7_5 [23]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [23]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [23]),
        .O(\prdata_sr[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [23]),
        .I1(\prdata_sr_reg[159]_i_8_1 [23]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [23]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [23]),
        .O(\prdata_sr[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [23]),
        .I1(\prdata_sr_reg[159]_i_8_5 [23]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [23]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [23]),
        .O(\prdata_sr[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [4]),
        .I1(\prdata_sr_reg[159]_i_7_1 [4]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [4]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [4]),
        .O(\prdata_sr[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [4]),
        .I1(\prdata_sr_reg[159]_i_7_5 [4]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [4]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [4]),
        .O(\prdata_sr[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [4]),
        .I1(\prdata_sr_reg[159]_i_8_1 [4]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [4]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [4]),
        .O(\prdata_sr[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[23]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [23]),
        .I2(\prdata_sr_reg[47]_0 [23]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[23]_i_4_n_0 ),
        .O(\prdata_sr[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[23]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [4]),
        .I1(\prdata_sr_reg[159]_i_8_5 [4]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [4]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [4]),
        .O(\prdata_sr[23]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[23]_i_4 
       (.I0(\prdata_sr[23]_i_7_n_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[23]_i_2_0 ),
        .I3(\prdata_sr[23]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[23]_i_7 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(adc_clamp_ref_lvl[4]),
        .I2(\prdata_sr_reg[73]_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [14]),
        .O(\prdata_sr[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[23]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [23]),
        .I1(\prdata_sr[47]_i_5_1 [23]),
        .I2(\prdata_sr[47]_i_5_0 [23]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [23]),
        .O(\prdata_sr[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[24]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[23]),
        .I2(\prdata_sr[24]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[24]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [24]),
        .I1(\prdata_sr_reg[159]_i_7_1 [24]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [24]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [24]),
        .O(\prdata_sr[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [24]),
        .I1(\prdata_sr_reg[159]_i_7_5 [24]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [24]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [24]),
        .O(\prdata_sr[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [24]),
        .I1(\prdata_sr_reg[159]_i_8_1 [24]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [24]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [24]),
        .O(\prdata_sr[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [24]),
        .I1(\prdata_sr_reg[159]_i_8_5 [24]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [24]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [24]),
        .O(\prdata_sr[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [5]),
        .I1(\prdata_sr_reg[159]_i_7_1 [5]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [5]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [5]),
        .O(\prdata_sr[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [5]),
        .I1(\prdata_sr_reg[159]_i_7_5 [5]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [5]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [5]),
        .O(\prdata_sr[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [5]),
        .I1(\prdata_sr_reg[159]_i_8_1 [5]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [5]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [5]),
        .O(\prdata_sr[24]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[24]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [24]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[24]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [24]),
        .O(\prdata_sr[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[24]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [5]),
        .I1(\prdata_sr_reg[159]_i_8_5 [5]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [5]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [5]),
        .O(\prdata_sr[24]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[24]_i_4 
       (.I0(\prdata_sr[24]_i_7_n_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[24]_i_2_0 ),
        .I3(\prdata_sr[24]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \prdata_sr[24]_i_7 
       (.I0(\paddr_reg[3]_rep_0 ),
        .I1(\prdata_sr[29]_i_4_0 [15]),
        .I2(\paddr_reg[0]_rep__4_0 ),
        .I3(adc_clamp_ref_lvl[5]),
        .I4(\prdata_sr_reg[73]_0 ),
        .O(\prdata_sr[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[24]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [24]),
        .I1(\prdata_sr[47]_i_5_1 [24]),
        .I2(\prdata_sr[47]_i_5_0 [24]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [24]),
        .O(\prdata_sr[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[25]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[24]),
        .I2(\prdata_sr[25]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[25]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[25]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [25]),
        .I1(\prdata_sr_reg[159]_i_7_1 [25]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [25]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [25]),
        .O(\prdata_sr[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[25]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [25]),
        .I1(\prdata_sr_reg[159]_i_7_5 [25]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [25]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [25]),
        .O(\prdata_sr[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[25]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [25]),
        .I1(\prdata_sr_reg[159]_i_8_1 [25]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [25]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [25]),
        .O(\prdata_sr[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[25]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [25]),
        .I1(\prdata_sr_reg[159]_i_8_5 [25]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [25]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [25]),
        .O(\prdata_sr[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[25]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [25]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[25]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [25]),
        .O(\prdata_sr[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[25]_i_4 
       (.I0(\prdata_sr[25]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[25]_i_2_1 ),
        .I3(\prdata_sr[25]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[25]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [25]),
        .I1(\prdata_sr[47]_i_5_1 [25]),
        .I2(\prdata_sr[47]_i_5_0 [25]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [25]),
        .O(\prdata_sr[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[26]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[25]),
        .I2(\prdata_sr[26]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[26]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[26]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [26]),
        .I1(\prdata_sr_reg[159]_i_7_1 [26]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [26]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [26]),
        .O(\prdata_sr[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[26]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [26]),
        .I1(\prdata_sr_reg[159]_i_7_5 [26]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [26]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [26]),
        .O(\prdata_sr[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[26]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [26]),
        .I1(\prdata_sr_reg[159]_i_8_1 [26]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [26]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [26]),
        .O(\prdata_sr[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[26]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [26]),
        .I1(\prdata_sr_reg[159]_i_8_5 [26]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [26]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [26]),
        .O(\prdata_sr[26]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[26]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [26]),
        .I2(\prdata_sr_reg[47]_0 [26]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[26]_i_4_n_0 ),
        .O(\prdata_sr[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[26]_i_4 
       (.I0(\prdata_sr[26]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[26]_i_2_1 ),
        .I3(\prdata_sr[26]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[26]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [26]),
        .I1(\prdata_sr[47]_i_5_3 [26]),
        .I2(\prdata_sr[47]_i_5_0 [26]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [26]),
        .O(\prdata_sr[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[27]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[26]),
        .I2(\prdata_sr[27]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[27]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[27]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [27]),
        .I1(\prdata_sr_reg[159]_i_7_5 [27]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [27]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [27]),
        .O(\prdata_sr[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[27]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [27]),
        .I1(\prdata_sr_reg[159]_i_8_1 [27]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [27]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [27]),
        .O(\prdata_sr[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[27]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [27]),
        .I1(\prdata_sr_reg[159]_i_8_5 [27]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [27]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [27]),
        .O(\prdata_sr[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[27]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [27]),
        .I2(\prdata_sr_reg[47]_0 [27]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[27]_i_4_n_0 ),
        .O(\prdata_sr[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFFFF8)) 
    \prdata_sr[27]_i_4 
       (.I0(\prdata_sr[27]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(\prdata_sr[27]_i_8_n_0 ),
        .I3(\prdata_sr_reg[48]_0 ),
        .I4(\prdata_sr_reg[72]_0 [0]),
        .I5(\paddr_reg[0]_rep__4_0 ),
        .O(\prdata_sr[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \prdata_sr[27]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [27]),
        .I1(\prdata_sr[47]_i_5_1 [27]),
        .I2(\prdata_sr[47]_i_5_0 [27]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [27]),
        .O(\prdata_sr[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h004040C000404000)) 
    \prdata_sr[27]_i_8 
       (.I0(\prdata_sr[27]_i_4_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\prdata_sr[5]_i_16_n_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\prdata_sr[29]_i_4_0 [16]),
        .O(\prdata_sr[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[27]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [27]),
        .I1(\prdata_sr_reg[159]_i_7_1 [27]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [27]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [27]),
        .O(\prdata_sr[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[28]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[27]),
        .I2(\prdata_sr[28]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[28]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[28]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [28]),
        .I1(\prdata_sr_reg[159]_i_7_1 [28]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [28]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [28]),
        .O(\prdata_sr[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[28]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [28]),
        .I1(\prdata_sr_reg[159]_i_7_5 [28]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [28]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [28]),
        .O(\prdata_sr[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[28]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [28]),
        .I1(\prdata_sr_reg[159]_i_8_1 [28]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [28]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [28]),
        .O(\prdata_sr[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[28]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [28]),
        .I1(\prdata_sr_reg[159]_i_8_5 [28]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [28]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [28]),
        .O(\prdata_sr[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[28]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [28]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[28]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [28]),
        .O(\prdata_sr[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[28]_i_4 
       (.I0(\prdata_sr[28]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[28]_i_2_1 ),
        .I3(\prdata_sr[28]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[28]_i_9 
       (.I0(\prdata_sr[47]_i_5_2 [28]),
        .I1(\prdata_sr[47]_i_5_1 [28]),
        .I2(\prdata_sr[47]_i_5_0 [28]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_3 [28]),
        .O(\prdata_sr[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[29]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[28]),
        .I2(\prdata_sr[29]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[29]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[29]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [29]),
        .I1(\prdata_sr_reg[159]_i_7_5 [29]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [29]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [29]),
        .O(\prdata_sr[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[29]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [29]),
        .I1(\prdata_sr_reg[159]_i_8_1 [29]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [29]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [29]),
        .O(\prdata_sr[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[29]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [29]),
        .I1(\prdata_sr_reg[159]_i_8_5 [29]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [29]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [29]),
        .O(\prdata_sr[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[29]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [29]),
        .I2(\prdata_sr_reg[47]_0 [29]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[29]_i_4_n_0 ),
        .O(\prdata_sr[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    \prdata_sr[29]_i_4 
       (.I0(\prdata_sr[29]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(\prdata_sr[29]_i_8_n_0 ),
        .I3(\prdata_sr_reg[48]_0 ),
        .I4(\prdata_sr_reg[72]_0 [1]),
        .I5(\paddr_reg[0]_rep__4_0 ),
        .O(\prdata_sr[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[29]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [29]),
        .I1(\prdata_sr[47]_i_5_3 [29]),
        .I2(\prdata_sr[47]_i_5_0 [29]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [29]),
        .O(\prdata_sr[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h004040C000404000)) 
    \prdata_sr[29]_i_8 
       (.I0(\prdata_sr[29]_i_4_1 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\prdata_sr[5]_i_16_n_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\prdata_sr[29]_i_4_0 [17]),
        .O(\prdata_sr[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[29]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [29]),
        .I1(\prdata_sr_reg[159]_i_7_1 [29]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [29]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [29]),
        .O(\prdata_sr[29]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \prdata_sr[2]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr[2]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(prdata_sr[1]),
        .O(prdata_sr_d[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[2]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [2]),
        .I1(\prdata_sr_reg[159]_i_7_1 [2]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [2]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [2]),
        .O(\prdata_sr[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[2]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [2]),
        .I1(\prdata_sr_reg[159]_i_7_5 [2]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [2]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [2]),
        .O(\prdata_sr[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[2]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [2]),
        .I1(\prdata_sr_reg[159]_i_8_1 [2]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [2]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [2]),
        .O(\prdata_sr[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[2]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [2]),
        .I1(\prdata_sr_reg[159]_i_8_5 [2]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [2]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [2]),
        .O(\prdata_sr[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[2]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [2]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\prdata_sr[2]_i_3_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[2]_i_4_n_0 ),
        .O(\prdata_sr[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \prdata_sr[2]_i_3 
       (.I0(\prdata_sr[43]_i_6_n_0 ),
        .I1(\prdata_sr[2]_i_5_n_0 ),
        .I2(\prdata_sr[2]_i_6_n_0 ),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr_reg[47]_0 [2]),
        .O(\prdata_sr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[2]_i_5 
       (.I0(\prdata_sr[47]_i_5_2 [2]),
        .I1(\prdata_sr[47]_i_5_3 [2]),
        .I2(\prdata_sr[47]_i_5_0 [2]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [2]),
        .O(\prdata_sr[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \prdata_sr[2]_i_6 
       (.I0(\prdata_sr[2]_i_9_n_0 ),
        .I1(\prdata_sr_reg[158]_0 [0]),
        .I2(\paddr_reg[0]_rep__3_0 ),
        .I3(\prdata_sr[3]_i_3_0 [2]),
        .I4(\paddr_reg[3]_rep_1 ),
        .O(\prdata_sr[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF200)) 
    \prdata_sr[2]_i_9 
       (.I0(\paddr_reg[2]_2 ),
        .I1(\prdata_sr[2]_i_6_0 ),
        .I2(\prdata_sr[8]_i_18_n_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [2]),
        .O(\prdata_sr[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[30]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[29]),
        .I2(\prdata_sr[30]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[30]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[30]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [30]),
        .I1(\prdata_sr_reg[159]_i_7_1 [30]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [30]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [30]),
        .O(\prdata_sr[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[30]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [30]),
        .I1(\prdata_sr_reg[159]_i_7_5 [30]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [30]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [30]),
        .O(\prdata_sr[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[30]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [30]),
        .I1(\prdata_sr_reg[159]_i_8_1 [30]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [30]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [30]),
        .O(\prdata_sr[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[30]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [30]),
        .I1(\prdata_sr_reg[159]_i_8_5 [30]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [30]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [30]),
        .O(\prdata_sr[30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[30]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [30]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[30]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [30]),
        .O(\prdata_sr[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[30]_i_4 
       (.I0(\prdata_sr[30]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[30]_i_2_1 ),
        .I3(\prdata_sr[30]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F5500330F55FF33)) 
    \prdata_sr[30]_i_9 
       (.I0(\prdata_sr[47]_i_5_1 [30]),
        .I1(\prdata_sr[47]_i_5_3 [30]),
        .I2(\prdata_sr[47]_i_5_2 [30]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_0 [30]),
        .O(\prdata_sr[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[31]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[30]),
        .I2(\prdata_sr[31]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[31]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[31]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [31]),
        .I1(\prdata_sr_reg[159]_i_7_1 [31]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [31]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [31]),
        .O(\prdata_sr[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[31]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [31]),
        .I1(\prdata_sr_reg[159]_i_7_5 [31]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [31]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [31]),
        .O(\prdata_sr[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[31]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [31]),
        .I1(\prdata_sr_reg[159]_i_8_1 [31]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [31]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [31]),
        .O(\prdata_sr[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[31]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [31]),
        .I1(\prdata_sr_reg[159]_i_8_5 [31]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [31]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [31]),
        .O(\prdata_sr[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[31]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [31]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[31]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [31]),
        .O(\prdata_sr[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \prdata_sr[31]_i_4 
       (.I0(\prdata_sr[31]_i_2_0 ),
        .I1(\paddr_reg[2]_2 ),
        .I2(\prdata_sr[31]_i_2_1 ),
        .I3(\prdata_sr[31]_i_9_n_0 ),
        .I4(\prdata_sr[43]_i_6_n_0 ),
        .O(\prdata_sr[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \prdata_sr[31]_i_9 
       (.I0(\prdata_sr[47]_i_5_3 [31]),
        .I1(\prdata_sr[47]_i_5_1 [31]),
        .I2(\prdata_sr[47]_i_5_2 [31]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_0 [31]),
        .O(\prdata_sr[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[32]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[31]),
        .I2(\prdata_sr[32]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[32]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[32]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [32]),
        .I1(\prdata_sr_reg[159]_i_7_5 [32]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [32]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [32]),
        .O(\prdata_sr[32]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[32]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [32]),
        .I1(\prdata_sr_reg[159]_i_8_1 [32]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [32]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [32]),
        .O(\prdata_sr[32]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[32]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [32]),
        .I1(\prdata_sr_reg[159]_i_8_5 [32]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [32]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [32]),
        .O(\prdata_sr[32]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[32]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [32]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[32]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [32]),
        .O(\prdata_sr[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[32]_i_4 
       (.I0(\prdata_sr[32]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[0]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[32]_i_2_0 ),
        .O(\prdata_sr[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \prdata_sr[32]_i_7 
       (.I0(\prdata_sr[47]_i_5_3 [32]),
        .I1(\prdata_sr[47]_i_5_1 [32]),
        .I2(\prdata_sr[47]_i_5_0 [32]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_2 [32]),
        .O(\prdata_sr[32]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[32]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [32]),
        .I1(\prdata_sr_reg[159]_i_7_1 [32]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [32]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [32]),
        .O(\prdata_sr[32]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[33]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[32]),
        .I2(\prdata_sr[33]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[33]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[33]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [33]),
        .I1(\prdata_sr_reg[159]_i_7_5 [33]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [33]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [33]),
        .O(\prdata_sr[33]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[33]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [33]),
        .I1(\prdata_sr_reg[159]_i_8_1 [33]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [33]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [33]),
        .O(\prdata_sr[33]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[33]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [33]),
        .I1(\prdata_sr_reg[159]_i_8_5 [33]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [33]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [33]),
        .O(\prdata_sr[33]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[33]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [33]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[33]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [33]),
        .O(\prdata_sr[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[33]_i_4 
       (.I0(\prdata_sr[33]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[1]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[33]_i_2_0 ),
        .O(\prdata_sr[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \prdata_sr[33]_i_7 
       (.I0(\prdata_sr[47]_i_5_3 [33]),
        .I1(\prdata_sr[47]_i_5_1 [33]),
        .I2(\prdata_sr[47]_i_5_0 [33]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_2 [33]),
        .O(\prdata_sr[33]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[33]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [33]),
        .I1(\prdata_sr_reg[159]_i_7_1 [33]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [33]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [33]),
        .O(\prdata_sr[33]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[34]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[33]),
        .I2(\prdata_sr[34]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[34]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[34]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [34]),
        .I1(\prdata_sr_reg[159]_i_7_5 [34]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [34]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [34]),
        .O(\prdata_sr[34]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[34]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [34]),
        .I1(\prdata_sr_reg[159]_i_8_1 [34]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [34]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [34]),
        .O(\prdata_sr[34]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[34]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [34]),
        .I1(\prdata_sr_reg[159]_i_8_5 [34]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [34]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [34]),
        .O(\prdata_sr[34]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[34]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [34]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[34]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [34]),
        .O(\prdata_sr[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[34]_i_4 
       (.I0(\prdata_sr[34]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[2]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[34]_i_2_0 ),
        .O(\prdata_sr[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \prdata_sr[34]_i_7 
       (.I0(\prdata_sr[47]_i_5_3 [34]),
        .I1(\prdata_sr[47]_i_5_1 [34]),
        .I2(\prdata_sr[47]_i_5_0 [34]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_2 [34]),
        .O(\prdata_sr[34]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[34]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [34]),
        .I1(\prdata_sr_reg[159]_i_7_1 [34]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [34]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [34]),
        .O(\prdata_sr[34]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[35]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[34]),
        .I2(\prdata_sr[35]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[35]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[35]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [35]),
        .I1(\prdata_sr_reg[159]_i_7_5 [35]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [35]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [35]),
        .O(\prdata_sr[35]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[35]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [35]),
        .I1(\prdata_sr_reg[159]_i_8_1 [35]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [35]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [35]),
        .O(\prdata_sr[35]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[35]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [35]),
        .I1(\prdata_sr_reg[159]_i_8_5 [35]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [35]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [35]),
        .O(\prdata_sr[35]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[35]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [35]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[35]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [35]),
        .O(\prdata_sr[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[35]_i_4 
       (.I0(\prdata_sr[35]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[3]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[35]_i_2_0 ),
        .O(\prdata_sr[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \prdata_sr[35]_i_7 
       (.I0(\prdata_sr[47]_i_5_1 [35]),
        .I1(\prdata_sr[47]_i_5_3 [35]),
        .I2(\prdata_sr[47]_i_5_0 [35]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_2 [35]),
        .O(\prdata_sr[35]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[35]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [35]),
        .I1(\prdata_sr_reg[159]_i_7_1 [35]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [35]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [35]),
        .O(\prdata_sr[35]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[36]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[35]),
        .I2(\prdata_sr[36]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[36]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[36]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [36]),
        .I1(\prdata_sr_reg[159]_i_7_5 [36]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [36]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [36]),
        .O(\prdata_sr[36]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[36]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [36]),
        .I1(\prdata_sr_reg[159]_i_8_1 [36]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [36]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [36]),
        .O(\prdata_sr[36]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[36]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [36]),
        .I1(\prdata_sr_reg[159]_i_8_5 [36]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [36]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [36]),
        .O(\prdata_sr[36]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[36]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [36]),
        .I2(\prdata_sr_reg[47]_0 [36]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[36]_i_4_n_0 ),
        .O(\prdata_sr[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[36]_i_4 
       (.I0(\prdata_sr[36]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[4]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[36]_i_2_0 ),
        .O(\prdata_sr[36]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[36]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [36]),
        .I1(\prdata_sr[47]_i_5_1 [36]),
        .I2(\prdata_sr[47]_i_5_0 [36]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_3 [36]),
        .O(\prdata_sr[36]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[36]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [36]),
        .I1(\prdata_sr_reg[159]_i_7_1 [36]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [36]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [36]),
        .O(\prdata_sr[36]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[37]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[36]),
        .I2(\prdata_sr[37]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[37]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[37]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [37]),
        .I1(\prdata_sr_reg[159]_i_7_5 [37]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [37]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [37]),
        .O(\prdata_sr[37]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[37]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [37]),
        .I1(\prdata_sr_reg[159]_i_8_1 [37]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [37]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [37]),
        .O(\prdata_sr[37]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[37]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [37]),
        .I1(\prdata_sr_reg[159]_i_8_5 [37]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [37]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [37]),
        .O(\prdata_sr[37]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[37]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [37]),
        .I2(\prdata_sr_reg[47]_0 [37]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[37]_i_4_n_0 ),
        .O(\prdata_sr[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[37]_i_4 
       (.I0(\prdata_sr[37]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[5]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[37]_i_2_0 ),
        .O(\prdata_sr[37]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[37]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [37]),
        .I1(\prdata_sr[47]_i_5_3 [37]),
        .I2(\prdata_sr[47]_i_5_0 [37]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_1 [37]),
        .O(\prdata_sr[37]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[37]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [37]),
        .I1(\prdata_sr_reg[159]_i_7_1 [37]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [37]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [37]),
        .O(\prdata_sr[37]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[38]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[37]),
        .I2(\prdata_sr[38]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[38]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[38]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [38]),
        .I1(\prdata_sr_reg[159]_i_7_5 [38]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [38]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [38]),
        .O(\prdata_sr[38]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[38]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [38]),
        .I1(\prdata_sr_reg[159]_i_8_1 [38]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [38]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [38]),
        .O(\prdata_sr[38]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[38]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [38]),
        .I1(\prdata_sr_reg[159]_i_8_5 [38]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [38]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [38]),
        .O(\prdata_sr[38]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[38]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [38]),
        .I2(\prdata_sr_reg[47]_0 [38]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[38]_i_4_n_0 ),
        .O(\prdata_sr[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[38]_i_4 
       (.I0(\prdata_sr[38]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[6]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[38]_i_2_0 ),
        .O(\prdata_sr[38]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[38]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [38]),
        .I1(\prdata_sr[47]_i_5_3 [38]),
        .I2(\prdata_sr[47]_i_5_0 [38]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_1 [38]),
        .O(\prdata_sr[38]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[38]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [38]),
        .I1(\prdata_sr_reg[159]_i_7_1 [38]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [38]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [38]),
        .O(\prdata_sr[38]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[39]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[38]),
        .I2(\prdata_sr[39]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[39]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[39]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [39]),
        .I1(\prdata_sr_reg[159]_i_7_5 [39]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [39]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [39]),
        .O(\prdata_sr[39]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[39]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [39]),
        .I1(\prdata_sr_reg[159]_i_8_1 [39]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [39]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [39]),
        .O(\prdata_sr[39]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[39]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [39]),
        .I1(\prdata_sr_reg[159]_i_8_5 [39]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [39]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [39]),
        .O(\prdata_sr[39]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[39]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [39]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[39]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [39]),
        .O(\prdata_sr[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[39]_i_4 
       (.I0(\prdata_sr[39]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[7]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[39]_i_2_0 ),
        .O(\prdata_sr[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \prdata_sr[39]_i_7 
       (.I0(\prdata_sr[47]_i_5_1 [39]),
        .I1(\prdata_sr[47]_i_5_3 [39]),
        .I2(\prdata_sr[47]_i_5_0 [39]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_2 [39]),
        .O(\prdata_sr[39]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[39]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [39]),
        .I1(\prdata_sr_reg[159]_i_7_1 [39]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [39]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [39]),
        .O(\prdata_sr[39]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \prdata_sr[3]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\prdata_sr[3]_i_2_n_0 ),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(prdata_sr[2]),
        .O(prdata_sr_d[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[3]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [3]),
        .I1(\prdata_sr_reg[159]_i_7_1 [3]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [3]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [3]),
        .O(\prdata_sr[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[3]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [3]),
        .I1(\prdata_sr_reg[159]_i_7_5 [3]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [3]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [3]),
        .O(\prdata_sr[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[3]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [3]),
        .I1(\prdata_sr_reg[159]_i_8_1 [3]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [3]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [3]),
        .O(\prdata_sr[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[3]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [3]),
        .I1(\prdata_sr_reg[159]_i_8_5 [3]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [3]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [3]),
        .O(\prdata_sr[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[3]_i_2 
       (.I0(\prdata_sr_reg[147]_0 [3]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .I2(\prdata_sr[3]_i_3_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[3]_i_4_n_0 ),
        .O(\prdata_sr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFF2FFF2)) 
    \prdata_sr[3]_i_3 
       (.I0(\prdata_sr[43]_i_6_n_0 ),
        .I1(\prdata_sr[3]_i_5_n_0 ),
        .I2(\prdata_sr[3]_i_6_n_0 ),
        .I3(\prdata_sr[3]_i_7_n_0 ),
        .I4(\prdata_sr[47]_i_4_n_0 ),
        .I5(\prdata_sr_reg[47]_0 [3]),
        .O(\prdata_sr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[3]_i_5 
       (.I0(\prdata_sr[47]_i_5_2 [3]),
        .I1(\prdata_sr[47]_i_5_3 [3]),
        .I2(\prdata_sr[47]_i_5_0 [3]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [3]),
        .O(\prdata_sr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF200)) 
    \prdata_sr[3]_i_6 
       (.I0(\paddr_reg[2]_2 ),
        .I1(\prdata_sr[3]_i_3_1 ),
        .I2(\prdata_sr[8]_i_18_n_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [3]),
        .O(\prdata_sr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \prdata_sr[3]_i_7 
       (.I0(\paddr_reg[3]_rep_1 ),
        .I1(\prdata_sr[3]_i_3_0 [3]),
        .I2(\paddr_reg[0]_rep__4_1 ),
        .I3(\prdata_sr[3]_i_3_2 ),
        .O(\prdata_sr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[40]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[39]),
        .I2(\prdata_sr[40]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[40]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[40]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [40]),
        .I1(\prdata_sr_reg[159]_i_7_5 [40]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [40]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [40]),
        .O(\prdata_sr[40]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[40]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [40]),
        .I1(\prdata_sr_reg[159]_i_8_1 [40]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [40]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [40]),
        .O(\prdata_sr[40]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[40]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [40]),
        .I1(\prdata_sr_reg[159]_i_8_5 [40]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [40]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [40]),
        .O(\prdata_sr[40]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[40]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [40]),
        .I2(\prdata_sr_reg[47]_0 [40]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[40]_i_4_n_0 ),
        .O(\prdata_sr[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[40]_i_4 
       (.I0(\prdata_sr[40]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[8]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[40]_i_2_0 ),
        .O(\prdata_sr[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[40]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [40]),
        .I1(\prdata_sr[47]_i_5_1 [40]),
        .I2(\prdata_sr[47]_i_5_0 [40]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_3 [40]),
        .O(\prdata_sr[40]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[40]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [40]),
        .I1(\prdata_sr_reg[159]_i_7_1 [40]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [40]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [40]),
        .O(\prdata_sr[40]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[41]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[40]),
        .I2(\prdata_sr[41]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[41]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[41]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [41]),
        .I1(\prdata_sr_reg[159]_i_7_5 [41]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [41]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [41]),
        .O(\prdata_sr[41]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[41]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [41]),
        .I1(\prdata_sr_reg[159]_i_8_1 [41]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [41]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [41]),
        .O(\prdata_sr[41]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[41]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [41]),
        .I1(\prdata_sr_reg[159]_i_8_5 [41]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [41]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [41]),
        .O(\prdata_sr[41]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[41]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [41]),
        .I2(\prdata_sr_reg[47]_0 [41]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[41]_i_4_n_0 ),
        .O(\prdata_sr[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[41]_i_4 
       (.I0(\prdata_sr[41]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[9]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[41]_i_2_0 ),
        .O(\prdata_sr[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[41]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [41]),
        .I1(\prdata_sr[47]_i_5_1 [41]),
        .I2(\prdata_sr[47]_i_5_0 [41]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_3 [41]),
        .O(\prdata_sr[41]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[41]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [41]),
        .I1(\prdata_sr_reg[159]_i_7_1 [41]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [41]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [41]),
        .O(\prdata_sr[41]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[42]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[41]),
        .I2(\prdata_sr[42]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[42]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[42]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [42]),
        .I1(\prdata_sr_reg[159]_i_7_5 [42]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [42]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [42]),
        .O(\prdata_sr[42]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[42]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [42]),
        .I1(\prdata_sr_reg[159]_i_8_1 [42]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [42]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [42]),
        .O(\prdata_sr[42]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[42]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [42]),
        .I1(\prdata_sr_reg[159]_i_8_5 [42]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [42]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [42]),
        .O(\prdata_sr[42]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[42]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [42]),
        .I2(\prdata_sr_reg[47]_0 [42]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[42]_i_4_n_0 ),
        .O(\prdata_sr[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[42]_i_4 
       (.I0(\prdata_sr[42]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[10]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[42]_i_2_0 ),
        .O(\prdata_sr[42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[42]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [42]),
        .I1(\prdata_sr[47]_i_5_3 [42]),
        .I2(\prdata_sr[47]_i_5_0 [42]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_1 [42]),
        .O(\prdata_sr[42]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[42]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [42]),
        .I1(\prdata_sr_reg[159]_i_7_1 [42]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [42]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [42]),
        .O(\prdata_sr[42]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[43]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[42]),
        .I2(\prdata_sr[43]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[43]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[43]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [43]),
        .I1(\prdata_sr_reg[159]_i_7_1 [43]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [43]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [43]),
        .O(\prdata_sr[43]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[43]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [43]),
        .I1(\prdata_sr_reg[159]_i_7_5 [43]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [43]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [43]),
        .O(\prdata_sr[43]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[43]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [43]),
        .I1(\prdata_sr_reg[159]_i_8_1 [43]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [43]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [43]),
        .O(\prdata_sr[43]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[43]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [43]),
        .I1(\prdata_sr_reg[159]_i_8_5 [43]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [43]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [43]),
        .O(\prdata_sr[43]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    \prdata_sr[43]_i_2 
       (.I0(\prdata_sr[43]_i_4_n_0 ),
        .I1(\prdata_sr[43]_i_5_n_0 ),
        .I2(\prdata_sr[43]_i_6_n_0 ),
        .I3(\prdata_sr_reg[43]_0 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [43]),
        .O(\prdata_sr[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[43]_i_4 
       (.I0(\prdata_sr_reg[47]_0 [43]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \prdata_sr[43]_i_5 
       (.I0(\prdata_sr[47]_i_5_1 [43]),
        .I1(\prdata_sr[47]_i_5_3 [43]),
        .I2(\prdata_sr[47]_i_5_0 [43]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_2 [43]),
        .O(\prdata_sr[43]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \prdata_sr[43]_i_6 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(\paddr_reg[1]_rep__4_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .O(\prdata_sr[43]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[44]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[43]),
        .I2(\prdata_sr[44]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[44]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[44]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [44]),
        .I1(\prdata_sr_reg[159]_i_7_5 [44]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [44]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [44]),
        .O(\prdata_sr[44]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[44]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [44]),
        .I1(\prdata_sr_reg[159]_i_8_1 [44]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [44]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [44]),
        .O(\prdata_sr[44]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[44]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [44]),
        .I1(\prdata_sr_reg[159]_i_8_5 [44]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [44]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [44]),
        .O(\prdata_sr[44]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[44]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [44]),
        .I2(\prdata_sr_reg[47]_0 [44]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[44]_i_4_n_0 ),
        .O(\prdata_sr[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[44]_i_4 
       (.I0(\prdata_sr[44]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[11]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[44]_i_2_0 ),
        .O(\prdata_sr[44]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[44]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [44]),
        .I1(\prdata_sr[47]_i_5_3 [44]),
        .I2(\prdata_sr[47]_i_5_0 [44]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_1 [44]),
        .O(\prdata_sr[44]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[44]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [44]),
        .I1(\prdata_sr_reg[159]_i_7_1 [44]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [44]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [44]),
        .O(\prdata_sr[44]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[45]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[44]),
        .I2(\prdata_sr[45]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[45]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[45]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [45]),
        .I1(\prdata_sr_reg[159]_i_7_5 [45]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [45]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [45]),
        .O(\prdata_sr[45]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[45]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [45]),
        .I1(\prdata_sr_reg[159]_i_8_1 [45]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [45]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [45]),
        .O(\prdata_sr[45]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[45]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [45]),
        .I1(\prdata_sr_reg[159]_i_8_5 [45]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [45]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [45]),
        .O(\prdata_sr[45]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \prdata_sr[45]_i_2 
       (.I0(\prdata_sr_reg[47]_0 [45]),
        .I1(\prdata_sr[47]_i_4_n_0 ),
        .I2(\prdata_sr[45]_i_4_n_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [45]),
        .O(\prdata_sr[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[45]_i_4 
       (.I0(\prdata_sr[45]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[12]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[45]_i_2_0 ),
        .O(\prdata_sr[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \prdata_sr[45]_i_7 
       (.I0(\prdata_sr[47]_i_5_1 [45]),
        .I1(\prdata_sr[47]_i_5_3 [45]),
        .I2(\prdata_sr[47]_i_5_0 [45]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_2 [45]),
        .O(\prdata_sr[45]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[45]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [45]),
        .I1(\prdata_sr_reg[159]_i_7_1 [45]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [45]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [45]),
        .O(\prdata_sr[45]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[46]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[45]),
        .I2(\prdata_sr[46]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[46]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[46]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [46]),
        .I1(\prdata_sr_reg[159]_i_7_5 [46]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [46]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [46]),
        .O(\prdata_sr[46]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[46]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [46]),
        .I1(\prdata_sr_reg[159]_i_8_1 [46]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [46]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [46]),
        .O(\prdata_sr[46]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[46]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [46]),
        .I1(\prdata_sr_reg[159]_i_8_5 [46]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [46]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [46]),
        .O(\prdata_sr[46]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[46]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [46]),
        .I2(\prdata_sr_reg[47]_0 [46]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[46]_i_4_n_0 ),
        .O(\prdata_sr[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[46]_i_4 
       (.I0(\prdata_sr[46]_i_7_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[13]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[46]_i_2_0 ),
        .O(\prdata_sr[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[46]_i_7 
       (.I0(\prdata_sr[47]_i_5_2 [46]),
        .I1(\prdata_sr[47]_i_5_3 [46]),
        .I2(\prdata_sr[47]_i_5_0 [46]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_1 [46]),
        .O(\prdata_sr[46]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[46]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [46]),
        .I1(\prdata_sr_reg[159]_i_7_1 [46]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [46]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [46]),
        .O(\prdata_sr[46]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[47]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[46]),
        .I2(\prdata_sr[47]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[47]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[47]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [47]),
        .I1(\prdata_sr_reg[159]_i_7_1 [47]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [47]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [47]),
        .O(\prdata_sr[47]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[47]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [47]),
        .I1(\prdata_sr_reg[159]_i_7_5 [47]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [47]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [47]),
        .O(\prdata_sr[47]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[47]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [47]),
        .I1(\prdata_sr_reg[159]_i_8_1 [47]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [47]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [47]),
        .O(\prdata_sr[47]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[47]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [47]),
        .I1(\prdata_sr_reg[159]_i_8_5 [47]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [47]),
        .I4(\paddr_reg[0]_rep__2_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [47]),
        .O(\prdata_sr[47]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \prdata_sr[47]_i_2 
       (.I0(\paddr_reg[4]_rep__0_0 ),
        .I1(\prdata_sr_reg[147]_0 [47]),
        .I2(\prdata_sr_reg[47]_0 [47]),
        .I3(\prdata_sr[47]_i_4_n_0 ),
        .I4(\prdata_sr[47]_i_5_n_0 ),
        .O(\prdata_sr[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \prdata_sr[47]_i_4 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .O(\prdata_sr[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \prdata_sr[47]_i_5 
       (.I0(\prdata_sr[47]_i_8_n_0 ),
        .I1(\prdata_sr[43]_i_6_n_0 ),
        .I2(di[14]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\paddr_reg[2]_2 ),
        .I5(\prdata_sr[47]_i_2_0 ),
        .O(\prdata_sr[47]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[47]_i_8 
       (.I0(\prdata_sr[47]_i_5_2 [47]),
        .I1(\prdata_sr[47]_i_5_1 [47]),
        .I2(\prdata_sr[47]_i_5_0 [47]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_3 [47]),
        .O(\prdata_sr[47]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    \prdata_sr[47]_i_9 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(\paddr_reg[1]_rep__4_0 ),
        .I2(\paddr_reg[0]_rep__4_1 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .O(\paddr_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[48]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[47]),
        .I2(\prdata_sr[48]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[48]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[48]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[48]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [2]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [48]),
        .O(\prdata_sr[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[48]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [48]),
        .I1(\prdata_sr_reg[159]_i_7_1 [48]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [48]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [48]),
        .O(\prdata_sr[48]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[48]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [48]),
        .I1(\prdata_sr_reg[159]_i_7_5 [48]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [48]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [48]),
        .O(\prdata_sr[48]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[48]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [48]),
        .I1(\prdata_sr_reg[159]_i_8_1 [48]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [48]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [48]),
        .O(\prdata_sr[48]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[48]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [48]),
        .I1(\prdata_sr_reg[159]_i_8_5 [48]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [48]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [48]),
        .O(\prdata_sr[48]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[49]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[48]),
        .I2(\prdata_sr[49]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[49]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[49]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[49]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [3]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [49]),
        .O(\prdata_sr[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[49]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [49]),
        .I1(\prdata_sr_reg[159]_i_7_1 [49]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [49]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [49]),
        .O(\prdata_sr[49]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[49]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [49]),
        .I1(\prdata_sr_reg[159]_i_7_5 [49]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [49]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [49]),
        .O(\prdata_sr[49]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[49]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [49]),
        .I1(\prdata_sr_reg[159]_i_8_1 [49]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [49]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [49]),
        .O(\prdata_sr[49]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[49]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [49]),
        .I1(\prdata_sr_reg[159]_i_8_5 [49]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [49]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [49]),
        .O(\prdata_sr[49]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[4]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[3]),
        .I2(\prdata_sr[4]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\prdata_sr_reg[4]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[4]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_0 [4]),
        .I1(\prdata_sr_reg[159]_i_7_1 [4]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [4]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [4]),
        .O(\prdata_sr[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[4]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_4 [4]),
        .I1(\prdata_sr_reg[159]_i_7_5 [4]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [4]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [4]),
        .O(\prdata_sr[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[4]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [4]),
        .I1(\prdata_sr_reg[159]_i_8_1 [4]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [4]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [4]),
        .O(\prdata_sr[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[4]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [4]),
        .I1(\prdata_sr_reg[159]_i_8_5 [4]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [4]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [4]),
        .O(\prdata_sr[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \prdata_sr[4]_i_2 
       (.I0(\prdata_sr[4]_i_4_n_0 ),
        .I1(\prdata_sr_reg[4]_0 ),
        .I2(\prdata_sr[4]_i_6_n_0 ),
        .I3(\prdata_sr[43]_i_6_n_0 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [4]),
        .O(\prdata_sr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[4]_i_4 
       (.I0(\prdata_sr_reg[47]_0 [4]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[4]_i_6 
       (.I0(\prdata_sr[47]_i_5_2 [4]),
        .I1(\prdata_sr[47]_i_5_3 [4]),
        .I2(\prdata_sr[47]_i_5_0 [4]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr[47]_i_5_1 [4]),
        .O(\prdata_sr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[50]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[49]),
        .I2(\prdata_sr[50]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[50]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[50]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[50]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [4]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [50]),
        .O(\prdata_sr[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[50]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [50]),
        .I1(\prdata_sr_reg[159]_i_7_1 [50]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [50]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [50]),
        .O(\prdata_sr[50]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[50]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [50]),
        .I1(\prdata_sr_reg[159]_i_7_5 [50]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [50]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [50]),
        .O(\prdata_sr[50]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[50]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [50]),
        .I1(\prdata_sr_reg[159]_i_8_1 [50]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [50]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [50]),
        .O(\prdata_sr[50]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[50]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [50]),
        .I1(\prdata_sr_reg[159]_i_8_5 [50]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [50]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [50]),
        .O(\prdata_sr[50]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[51]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[50]),
        .I2(\prdata_sr[51]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[51]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[51]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[51]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [5]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [51]),
        .O(\prdata_sr[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[51]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [51]),
        .I1(\prdata_sr_reg[159]_i_7_1 [51]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [51]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [51]),
        .O(\prdata_sr[51]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[51]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [51]),
        .I1(\prdata_sr_reg[159]_i_7_5 [51]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [51]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [51]),
        .O(\prdata_sr[51]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[51]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [51]),
        .I1(\prdata_sr_reg[159]_i_8_1 [51]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [51]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [51]),
        .O(\prdata_sr[51]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[51]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [51]),
        .I1(\prdata_sr_reg[159]_i_8_5 [51]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [51]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [51]),
        .O(\prdata_sr[51]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[52]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[51]),
        .I2(\prdata_sr[52]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[52]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[52]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[52]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [6]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [52]),
        .O(\prdata_sr[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[52]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [52]),
        .I1(\prdata_sr_reg[159]_i_7_1 [52]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [52]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [52]),
        .O(\prdata_sr[52]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[52]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [52]),
        .I1(\prdata_sr_reg[159]_i_7_5 [52]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [52]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [52]),
        .O(\prdata_sr[52]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[52]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [52]),
        .I1(\prdata_sr_reg[159]_i_8_1 [52]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [52]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [52]),
        .O(\prdata_sr[52]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[52]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [52]),
        .I1(\prdata_sr_reg[159]_i_8_5 [52]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [52]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [52]),
        .O(\prdata_sr[52]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[53]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[52]),
        .I2(\prdata_sr[53]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[53]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[53]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[53]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [7]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [53]),
        .O(\prdata_sr[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[53]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [53]),
        .I1(\prdata_sr_reg[159]_i_7_1 [53]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [53]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [53]),
        .O(\prdata_sr[53]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[53]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [53]),
        .I1(\prdata_sr_reg[159]_i_7_5 [53]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [53]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [53]),
        .O(\prdata_sr[53]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[53]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [53]),
        .I1(\prdata_sr_reg[159]_i_8_1 [53]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [53]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [53]),
        .O(\prdata_sr[53]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[53]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [53]),
        .I1(\prdata_sr_reg[159]_i_8_5 [53]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [53]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [53]),
        .O(\prdata_sr[53]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[54]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[53]),
        .I2(\prdata_sr[54]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[54]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[54]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[54]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [8]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [54]),
        .O(\prdata_sr[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[54]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [54]),
        .I1(\prdata_sr_reg[159]_i_7_1 [54]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [54]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [54]),
        .O(\prdata_sr[54]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[54]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [54]),
        .I1(\prdata_sr_reg[159]_i_7_5 [54]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [54]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [54]),
        .O(\prdata_sr[54]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[54]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [54]),
        .I1(\prdata_sr_reg[159]_i_8_1 [54]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [54]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [54]),
        .O(\prdata_sr[54]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[54]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [54]),
        .I1(\prdata_sr_reg[159]_i_8_5 [54]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [54]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [54]),
        .O(\prdata_sr[54]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[55]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[54]),
        .I2(\prdata_sr[55]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[55]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[55]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[55]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [9]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .O(\prdata_sr[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[55]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [55]),
        .I1(\prdata_sr_reg[159]_i_7_1 [55]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [55]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [55]),
        .O(\prdata_sr[55]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[55]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [55]),
        .I1(\prdata_sr_reg[159]_i_7_5 [55]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [55]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [55]),
        .O(\prdata_sr[55]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[55]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [55]),
        .I1(\prdata_sr_reg[159]_i_8_1 [55]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [55]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [55]),
        .O(\prdata_sr[55]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[55]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [55]),
        .I1(\prdata_sr_reg[159]_i_8_5 [55]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [55]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [55]),
        .O(\prdata_sr[55]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[56]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[55]),
        .I2(\prdata_sr[56]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[56]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[56]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[56]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [10]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [56]),
        .O(\prdata_sr[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[56]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [56]),
        .I1(\prdata_sr_reg[159]_i_7_1 [56]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [56]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [56]),
        .O(\prdata_sr[56]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[56]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [56]),
        .I1(\prdata_sr_reg[159]_i_7_5 [56]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [56]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [56]),
        .O(\prdata_sr[56]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[56]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [56]),
        .I1(\prdata_sr_reg[159]_i_8_1 [56]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [56]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [56]),
        .O(\prdata_sr[56]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[56]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [56]),
        .I1(\prdata_sr_reg[159]_i_8_5 [56]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [56]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [56]),
        .O(\prdata_sr[56]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[57]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[56]),
        .I2(\prdata_sr[57]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[57]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[57]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[57]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [11]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [57]),
        .O(\prdata_sr[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[57]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [57]),
        .I1(\prdata_sr_reg[159]_i_7_1 [57]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [57]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [57]),
        .O(\prdata_sr[57]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[57]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [57]),
        .I1(\prdata_sr_reg[159]_i_7_5 [57]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [57]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [57]),
        .O(\prdata_sr[57]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[57]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [57]),
        .I1(\prdata_sr_reg[159]_i_8_1 [57]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [57]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [57]),
        .O(\prdata_sr[57]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[57]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [57]),
        .I1(\prdata_sr_reg[159]_i_8_5 [57]),
        .I2(\paddr_reg[1]_rep__2_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [57]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [57]),
        .O(\prdata_sr[57]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[58]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[57]),
        .I2(\prdata_sr[58]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[58]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[58]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[58]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [12]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [58]),
        .O(\prdata_sr[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[58]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [58]),
        .I1(\prdata_sr_reg[159]_i_7_1 [58]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [58]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [58]),
        .O(\prdata_sr[58]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[58]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [58]),
        .I1(\prdata_sr_reg[159]_i_7_5 [58]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [58]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [58]),
        .O(\prdata_sr[58]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[58]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [58]),
        .I1(\prdata_sr_reg[159]_i_8_1 [58]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [58]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [58]),
        .O(\prdata_sr[58]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[58]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [58]),
        .I1(\prdata_sr_reg[159]_i_8_5 [58]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [58]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [58]),
        .O(\prdata_sr[58]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[59]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[58]),
        .I2(\prdata_sr[59]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[59]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[59]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[59]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [13]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [59]),
        .O(\prdata_sr[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[59]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [59]),
        .I1(\prdata_sr_reg[159]_i_7_1 [59]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [59]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [59]),
        .O(\prdata_sr[59]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[59]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [59]),
        .I1(\prdata_sr_reg[159]_i_7_5 [59]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [59]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [59]),
        .O(\prdata_sr[59]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[59]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [59]),
        .I1(\prdata_sr_reg[159]_i_8_1 [59]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [59]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [59]),
        .O(\prdata_sr[59]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[59]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [59]),
        .I1(\prdata_sr_reg[159]_i_8_5 [59]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [59]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [59]),
        .O(\prdata_sr[59]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \prdata_sr[5]_i_1 
       (.I0(\prdata_sr[5]_i_2_n_0 ),
        .I1(\prdata_sr[5]_i_3_n_0 ),
        .I2(\prdata_sr[5]_i_4_n_0 ),
        .I3(\prdata_sr[5]_i_5_n_0 ),
        .I4(\prdata_sr[5]_i_6_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[5]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [5]),
        .I1(\prdata_sr_reg[159]_i_8_1 [5]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [5]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [5]),
        .O(\prdata_sr[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[5]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [5]),
        .I1(\prdata_sr_reg[159]_i_8_5 [5]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [5]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [5]),
        .O(\prdata_sr[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[5]_i_14 
       (.I0(\prdata_sr[47]_i_5_2 [5]),
        .I1(\prdata_sr[47]_i_5_3 [5]),
        .I2(\prdata_sr[47]_i_5_0 [5]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__4_1 ),
        .I5(\prdata_sr[47]_i_5_1 [5]),
        .O(\prdata_sr[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \prdata_sr[5]_i_16 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\prdata_sr[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[5]_i_2 
       (.I0(prdata_sr[4]),
        .I1(\prdata_sr[159]_i_4_n_0 ),
        .O(\prdata_sr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[5]_i_22 
       (.I0(\prdata_sr_reg[159]_i_7_0 [5]),
        .I1(\prdata_sr_reg[159]_i_7_1 [5]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [5]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [5]),
        .O(\prdata_sr[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[5]_i_23 
       (.I0(\prdata_sr_reg[159]_i_7_4 [5]),
        .I1(\prdata_sr_reg[159]_i_7_5 [5]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [5]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [5]),
        .O(\prdata_sr[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFFFE)) 
    \prdata_sr[5]_i_3 
       (.I0(\prdata_sr[5]_i_7_n_0 ),
        .I1(\prdata_sr[5]_i_8_n_0 ),
        .I2(\prdata_sr_reg[5]_0 ),
        .I3(\prdata_sr_reg[5]_1 ),
        .I4(\prdata_sr_reg[5]_2 ),
        .I5(\paddr_reg[0]_rep__4_0 ),
        .O(\prdata_sr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[5]_i_4 
       (.I0(\prdata_sr_reg[47]_0 [5]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[5]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [5]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .O(\prdata_sr[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[5]_i_6 
       (.I0(\prdata_sr_reg[5]_i_11_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[5]_i_12_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[5]_i_13_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000440)) 
    \prdata_sr[5]_i_7 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[5]_i_14_n_0 ),
        .O(\prdata_sr[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h004040C000404000)) 
    \prdata_sr[5]_i_8 
       (.I0(\prdata_sr[5]_i_3_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\prdata_sr[5]_i_16_n_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\prdata_sr[29]_i_4_0 [4]),
        .O(\prdata_sr[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[60]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[59]),
        .I2(\prdata_sr[60]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[60]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[60]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[60]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [14]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [60]),
        .O(\prdata_sr[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[60]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [60]),
        .I1(\prdata_sr_reg[159]_i_7_1 [60]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [60]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [60]),
        .O(\prdata_sr[60]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[60]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [60]),
        .I1(\prdata_sr_reg[159]_i_7_5 [60]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [60]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [60]),
        .O(\prdata_sr[60]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[60]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [60]),
        .I1(\prdata_sr_reg[159]_i_8_1 [60]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [60]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [60]),
        .O(\prdata_sr[60]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[60]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [60]),
        .I1(\prdata_sr_reg[159]_i_8_5 [60]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [60]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [60]),
        .O(\prdata_sr[60]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[61]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[60]),
        .I2(\prdata_sr[61]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[61]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[61]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[61]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [15]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [61]),
        .O(\prdata_sr[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[61]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [61]),
        .I1(\prdata_sr_reg[159]_i_7_1 [61]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [61]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [61]),
        .O(\prdata_sr[61]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[61]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [61]),
        .I1(\prdata_sr_reg[159]_i_7_5 [61]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [61]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [61]),
        .O(\prdata_sr[61]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[61]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [61]),
        .I1(\prdata_sr_reg[159]_i_8_1 [61]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [61]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [61]),
        .O(\prdata_sr[61]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[61]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [61]),
        .I1(\prdata_sr_reg[159]_i_8_5 [61]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [61]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [61]),
        .O(\prdata_sr[61]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[62]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[61]),
        .I2(\prdata_sr[62]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[62]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[62]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[62]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [16]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [62]),
        .O(\prdata_sr[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[62]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [62]),
        .I1(\prdata_sr_reg[159]_i_7_1 [62]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [62]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [62]),
        .O(\prdata_sr[62]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[62]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [62]),
        .I1(\prdata_sr_reg[159]_i_7_5 [62]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [62]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [62]),
        .O(\prdata_sr[62]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[62]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [62]),
        .I1(\prdata_sr_reg[159]_i_8_1 [62]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [62]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [62]),
        .O(\prdata_sr[62]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[62]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [62]),
        .I1(\prdata_sr_reg[159]_i_8_5 [62]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [62]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [62]),
        .O(\prdata_sr[62]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[63]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[62]),
        .I2(\prdata_sr[63]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[63]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[63]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[63]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [17]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [63]),
        .O(\prdata_sr[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[63]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [63]),
        .I1(\prdata_sr_reg[159]_i_7_1 [63]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [63]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [63]),
        .O(\prdata_sr[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[63]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [63]),
        .I1(\prdata_sr_reg[159]_i_7_5 [63]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [63]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [63]),
        .O(\prdata_sr[63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[63]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [63]),
        .I1(\prdata_sr_reg[159]_i_8_1 [63]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [63]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [63]),
        .O(\prdata_sr[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[63]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [63]),
        .I1(\prdata_sr_reg[159]_i_8_5 [63]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [63]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [63]),
        .O(\prdata_sr[63]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[64]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[63]),
        .I2(\prdata_sr[64]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[64]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[64]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[64]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [18]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [64]),
        .O(\prdata_sr[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[64]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [64]),
        .I1(\prdata_sr_reg[159]_i_7_1 [64]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [64]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [64]),
        .O(\prdata_sr[64]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[64]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [64]),
        .I1(\prdata_sr_reg[159]_i_7_5 [64]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [64]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [64]),
        .O(\prdata_sr[64]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[64]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [64]),
        .I1(\prdata_sr_reg[159]_i_8_1 [64]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [64]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [64]),
        .O(\prdata_sr[64]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[64]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [64]),
        .I1(\prdata_sr_reg[159]_i_8_5 [64]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [64]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [64]),
        .O(\prdata_sr[64]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[65]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[64]),
        .I2(\prdata_sr[65]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[65]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[65]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[65]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [19]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [65]),
        .O(\prdata_sr[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[65]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [65]),
        .I1(\prdata_sr_reg[159]_i_7_1 [65]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [65]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [65]),
        .O(\prdata_sr[65]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[65]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [65]),
        .I1(\prdata_sr_reg[159]_i_7_5 [65]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [65]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [65]),
        .O(\prdata_sr[65]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[65]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [65]),
        .I1(\prdata_sr_reg[159]_i_8_1 [65]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [65]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [65]),
        .O(\prdata_sr[65]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[65]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [65]),
        .I1(\prdata_sr_reg[159]_i_8_5 [65]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [65]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [65]),
        .O(\prdata_sr[65]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[66]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[65]),
        .I2(\prdata_sr[66]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[66]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[66]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[66]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [20]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [66]),
        .O(\prdata_sr[66]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[66]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [66]),
        .I1(\prdata_sr_reg[159]_i_7_1 [66]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [66]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [66]),
        .O(\prdata_sr[66]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[66]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [66]),
        .I1(\prdata_sr_reg[159]_i_7_5 [66]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [66]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [66]),
        .O(\prdata_sr[66]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[66]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [66]),
        .I1(\prdata_sr_reg[159]_i_8_1 [66]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [66]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [66]),
        .O(\prdata_sr[66]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[66]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [66]),
        .I1(\prdata_sr_reg[159]_i_8_5 [66]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [66]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [66]),
        .O(\prdata_sr[66]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[67]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[66]),
        .I2(\prdata_sr[67]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[67]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[67]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[67]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [21]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [67]),
        .O(\prdata_sr[67]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[67]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [67]),
        .I1(\prdata_sr_reg[159]_i_7_1 [67]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [67]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [67]),
        .O(\prdata_sr[67]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[67]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [67]),
        .I1(\prdata_sr_reg[159]_i_7_5 [67]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [67]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [67]),
        .O(\prdata_sr[67]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[67]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [67]),
        .I1(\prdata_sr_reg[159]_i_8_1 [67]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [67]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [67]),
        .O(\prdata_sr[67]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[67]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [67]),
        .I1(\prdata_sr_reg[159]_i_8_5 [67]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [67]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [67]),
        .O(\prdata_sr[67]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[68]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[67]),
        .I2(\prdata_sr[68]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[68]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[68]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[68]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [22]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [68]),
        .O(\prdata_sr[68]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[68]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [68]),
        .I1(\prdata_sr_reg[159]_i_7_1 [68]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [68]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [68]),
        .O(\prdata_sr[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[68]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [68]),
        .I1(\prdata_sr_reg[159]_i_7_5 [68]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [68]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [68]),
        .O(\prdata_sr[68]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[68]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [68]),
        .I1(\prdata_sr_reg[159]_i_8_1 [68]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [68]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [68]),
        .O(\prdata_sr[68]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[68]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [68]),
        .I1(\prdata_sr_reg[159]_i_8_5 [68]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [68]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [68]),
        .O(\prdata_sr[68]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[69]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[68]),
        .I2(\prdata_sr[69]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[69]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[69]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[69]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [23]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [69]),
        .O(\prdata_sr[69]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[69]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [69]),
        .I1(\prdata_sr_reg[159]_i_7_1 [69]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [69]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [69]),
        .O(\prdata_sr[69]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[69]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [69]),
        .I1(\prdata_sr_reg[159]_i_7_5 [69]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [69]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [69]),
        .O(\prdata_sr[69]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[69]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [69]),
        .I1(\prdata_sr_reg[159]_i_8_1 [69]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [69]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [69]),
        .O(\prdata_sr[69]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[69]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [69]),
        .I1(\prdata_sr_reg[159]_i_8_5 [69]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [69]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [69]),
        .O(\prdata_sr[69]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAFFFFEEEAEEEA)) 
    \prdata_sr[6]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\prdata_sr[8]_i_2_n_0 ),
        .I2(\prdata_sr[6]_i_2_n_0 ),
        .I3(\prdata_sr[6]_i_3_n_0 ),
        .I4(\prdata_sr[159]_i_4_n_0 ),
        .I5(prdata_sr[5]),
        .O(prdata_sr_d[6]));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[6]_i_10 
       (.I0(\paddr_reg[2]_2 ),
        .I1(\prdata_sr[6]_i_3_0 ),
        .I2(\prdata_sr[8]_i_18_n_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [5]),
        .O(\prdata_sr[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[6]_i_11 
       (.I0(\prdata_sr_reg[147]_0 [6]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .O(\prdata_sr[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[6]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_0 [6]),
        .I1(\prdata_sr_reg[159]_i_7_1 [6]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [6]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [6]),
        .O(\prdata_sr[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[6]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_4 [6]),
        .I1(\prdata_sr_reg[159]_i_7_5 [6]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [6]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [6]),
        .O(\prdata_sr[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[6]_i_14 
       (.I0(\prdata_sr[47]_i_5_2 [6]),
        .I1(\prdata_sr[47]_i_5_3 [6]),
        .I2(\prdata_sr[47]_i_5_0 [6]),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg[0]_rep__5_n_0 ),
        .I5(\prdata_sr[47]_i_5_1 [6]),
        .O(\prdata_sr[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[6]_i_2 
       (.I0(\prdata_sr_reg[6]_i_4_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[6]_i_5_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[6]_i_6_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \prdata_sr[6]_i_20 
       (.I0(\FSM_sequential_state[2]_i_13_n_0 ),
        .I1(\misc_cnfg_bits_reg[96] ),
        .I2(\misc_cnfg_bits_reg[97] ),
        .I3(\misc_cnfg_bits_reg[92]_0 ),
        .I4(\FSM_sequential_state[2]_i_12_n_0 ),
        .O(\misc_cnfg_bits_reg[96]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \prdata_sr[6]_i_3 
       (.I0(\prdata_sr[6]_i_7_n_0 ),
        .I1(\prdata_sr[6]_i_8_n_0 ),
        .I2(\prdata_sr_reg[158]_0 [1]),
        .I3(\paddr_reg[0]_rep__4_0 ),
        .I4(\prdata_sr[6]_i_10_n_0 ),
        .I5(\prdata_sr[6]_i_11_n_0 ),
        .O(\prdata_sr[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[6]_i_5 
       (.I0(\prdata_sr_reg[159]_i_8_0 [6]),
        .I1(\prdata_sr_reg[159]_i_8_1 [6]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [6]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [6]),
        .O(\prdata_sr[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[6]_i_6 
       (.I0(\prdata_sr_reg[159]_i_8_4 [6]),
        .I1(\prdata_sr_reg[159]_i_8_5 [6]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [6]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [6]),
        .O(\prdata_sr[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[6]_i_7 
       (.I0(\prdata_sr_reg[47]_0 [6]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000440)) 
    \prdata_sr[6]_i_8 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[6]_i_14_n_0 ),
        .O(\prdata_sr[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[70]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[69]),
        .I2(\prdata_sr[70]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[70]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[70]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[70]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [24]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [70]),
        .O(\prdata_sr[70]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[70]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [70]),
        .I1(\prdata_sr_reg[159]_i_7_1 [70]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [70]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [70]),
        .O(\prdata_sr[70]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[70]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [70]),
        .I1(\prdata_sr_reg[159]_i_7_5 [70]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [70]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [70]),
        .O(\prdata_sr[70]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[70]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [70]),
        .I1(\prdata_sr_reg[159]_i_8_1 [70]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [70]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [70]),
        .O(\prdata_sr[70]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[70]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [70]),
        .I1(\prdata_sr_reg[159]_i_8_5 [70]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [70]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [70]),
        .O(\prdata_sr[70]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[71]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[70]),
        .I2(\prdata_sr[71]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[71]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[71]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[71]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [25]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [71]),
        .O(\prdata_sr[71]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[71]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [71]),
        .I1(\prdata_sr_reg[159]_i_7_1 [71]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [71]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [71]),
        .O(\prdata_sr[71]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[71]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [71]),
        .I1(\prdata_sr_reg[159]_i_7_5 [71]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [71]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [71]),
        .O(\prdata_sr[71]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[71]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [71]),
        .I1(\prdata_sr_reg[159]_i_8_1 [71]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [71]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [71]),
        .O(\prdata_sr[71]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[71]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [71]),
        .I1(\prdata_sr_reg[159]_i_8_5 [71]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [71]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [71]),
        .O(\prdata_sr[71]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[72]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[71]),
        .I2(\prdata_sr[72]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[72]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[72]));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \prdata_sr[72]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(\prdata_sr_reg[72]_0 [26]),
        .I2(\prdata_sr_reg[48]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [72]),
        .O(\prdata_sr[72]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[72]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [72]),
        .I1(\prdata_sr_reg[159]_i_7_1 [72]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [72]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [72]),
        .O(\prdata_sr[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[72]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [72]),
        .I1(\prdata_sr_reg[159]_i_7_5 [72]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [72]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [72]),
        .O(\prdata_sr[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[72]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [72]),
        .I1(\prdata_sr_reg[159]_i_8_1 [72]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [72]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [72]),
        .O(\prdata_sr[72]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[72]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [72]),
        .I1(\prdata_sr_reg[159]_i_8_5 [72]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [72]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [72]),
        .O(\prdata_sr[72]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[73]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[72]),
        .I2(\prdata_sr[73]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[73]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[73]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [73]),
        .I1(\prdata_sr_reg[159]_i_7_5 [73]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [73]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [73]),
        .O(\prdata_sr[73]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [73]),
        .I1(\prdata_sr_reg[159]_i_8_1 [73]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [73]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [73]),
        .O(\prdata_sr[73]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [73]),
        .I1(\prdata_sr_reg[159]_i_8_5 [73]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [73]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [73]),
        .O(\prdata_sr[73]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_0 [6]),
        .I1(\prdata_sr_reg[159]_i_7_1 [6]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [6]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [6]),
        .O(\prdata_sr[73]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_14 
       (.I0(\prdata_sr_reg[159]_i_7_4 [6]),
        .I1(\prdata_sr_reg[159]_i_7_5 [6]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [6]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [6]),
        .O(\prdata_sr[73]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_15 
       (.I0(\prdata_sr_reg[159]_i_8_0 [6]),
        .I1(\prdata_sr_reg[159]_i_8_1 [6]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [6]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [6]),
        .O(\prdata_sr[73]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_16 
       (.I0(\prdata_sr_reg[159]_i_8_4 [6]),
        .I1(\prdata_sr_reg[159]_i_8_5 [6]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [6]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [6]),
        .O(\prdata_sr[73]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[73]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(adc_read_dac_lvl[0]),
        .I2(\prdata_sr_reg[73]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [73]),
        .O(\prdata_sr[73]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[73]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [73]),
        .I1(\prdata_sr_reg[159]_i_7_1 [73]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [73]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [73]),
        .O(\prdata_sr[73]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[74]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[73]),
        .I2(\prdata_sr[74]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[74]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[74]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [74]),
        .I1(\prdata_sr_reg[159]_i_7_5 [74]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [74]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [74]),
        .O(\prdata_sr[74]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [74]),
        .I1(\prdata_sr_reg[159]_i_8_1 [74]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [74]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [74]),
        .O(\prdata_sr[74]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [74]),
        .I1(\prdata_sr_reg[159]_i_8_5 [74]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [74]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [74]),
        .O(\prdata_sr[74]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_0 [7]),
        .I1(\prdata_sr_reg[159]_i_7_1 [7]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [7]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [7]),
        .O(\prdata_sr[74]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_14 
       (.I0(\prdata_sr_reg[159]_i_7_4 [7]),
        .I1(\prdata_sr_reg[159]_i_7_5 [7]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [7]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [7]),
        .O(\prdata_sr[74]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_15 
       (.I0(\prdata_sr_reg[159]_i_8_0 [7]),
        .I1(\prdata_sr_reg[159]_i_8_1 [7]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [7]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [7]),
        .O(\prdata_sr[74]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_16 
       (.I0(\prdata_sr_reg[159]_i_8_4 [7]),
        .I1(\prdata_sr_reg[159]_i_8_5 [7]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [7]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [7]),
        .O(\prdata_sr[74]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[74]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(adc_read_dac_lvl[1]),
        .I2(\prdata_sr_reg[73]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [74]),
        .O(\prdata_sr[74]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[74]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [74]),
        .I1(\prdata_sr_reg[159]_i_7_1 [74]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [74]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [74]),
        .O(\prdata_sr[74]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[75]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[74]),
        .I2(\prdata_sr[75]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[75]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[75]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [75]),
        .I1(\prdata_sr_reg[159]_i_7_5 [75]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [75]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [75]),
        .O(\prdata_sr[75]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [75]),
        .I1(\prdata_sr_reg[159]_i_8_1 [75]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [75]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [75]),
        .O(\prdata_sr[75]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [75]),
        .I1(\prdata_sr_reg[159]_i_8_5 [75]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [75]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [75]),
        .O(\prdata_sr[75]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_0 [8]),
        .I1(\prdata_sr_reg[159]_i_7_1 [8]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [8]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [8]),
        .O(\prdata_sr[75]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_14 
       (.I0(\prdata_sr_reg[159]_i_7_4 [8]),
        .I1(\prdata_sr_reg[159]_i_7_5 [8]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [8]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [8]),
        .O(\prdata_sr[75]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_15 
       (.I0(\prdata_sr_reg[159]_i_8_0 [8]),
        .I1(\prdata_sr_reg[159]_i_8_1 [8]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [8]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [8]),
        .O(\prdata_sr[75]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_16 
       (.I0(\prdata_sr_reg[159]_i_8_4 [8]),
        .I1(\prdata_sr_reg[159]_i_8_5 [8]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [8]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [8]),
        .O(\prdata_sr[75]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[75]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(adc_read_dac_lvl[2]),
        .I2(\prdata_sr_reg[73]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [75]),
        .O(\prdata_sr[75]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[75]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [75]),
        .I1(\prdata_sr_reg[159]_i_7_1 [75]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [75]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [75]),
        .O(\prdata_sr[75]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[76]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[75]),
        .I2(\prdata_sr[76]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[76]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[76]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [76]),
        .I1(\prdata_sr_reg[159]_i_7_1 [76]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [76]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [76]),
        .O(\prdata_sr[76]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [76]),
        .I1(\prdata_sr_reg[159]_i_7_5 [76]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [76]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [76]),
        .O(\prdata_sr[76]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [76]),
        .I1(\prdata_sr_reg[159]_i_8_1 [76]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [76]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [76]),
        .O(\prdata_sr[76]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [76]),
        .I1(\prdata_sr_reg[159]_i_8_5 [76]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [76]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [76]),
        .O(\prdata_sr[76]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_14 
       (.I0(\prdata_sr_reg[159]_i_7_0 [9]),
        .I1(\prdata_sr_reg[159]_i_7_1 [9]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [9]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [9]),
        .O(\prdata_sr[76]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_15 
       (.I0(\prdata_sr_reg[159]_i_7_4 [9]),
        .I1(\prdata_sr_reg[159]_i_7_5 [9]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [9]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [9]),
        .O(\prdata_sr[76]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_16 
       (.I0(\prdata_sr_reg[159]_i_8_0 [9]),
        .I1(\prdata_sr_reg[159]_i_8_1 [9]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [9]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [9]),
        .O(\prdata_sr[76]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[76]_i_17 
       (.I0(\prdata_sr_reg[159]_i_8_4 [9]),
        .I1(\prdata_sr_reg[159]_i_8_5 [9]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [9]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [9]),
        .O(\prdata_sr[76]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \prdata_sr[76]_i_2 
       (.I0(\paddr_reg[0]_rep__4_0 ),
        .I1(adc_read_dac_lvl[3]),
        .I2(\prdata_sr_reg[73]_0 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [76]),
        .O(\prdata_sr[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \prdata_sr[77]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[76]),
        .I2(\prdata_sr[77]_i_2_n_0 ),
        .O(prdata_sr_d[77]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[77]_i_10 
       (.I0(\prdata_sr_reg[159]_i_8_0 [77]),
        .I1(\prdata_sr_reg[159]_i_8_1 [77]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [77]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [77]),
        .O(\prdata_sr[77]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[77]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_4 [77]),
        .I1(\prdata_sr_reg[159]_i_8_5 [77]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [77]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [77]),
        .O(\prdata_sr[77]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA08AAAAAA08AA08)) 
    \prdata_sr[77]_i_2 
       (.I0(\prdata_sr[159]_i_6_n_0 ),
        .I1(\prdata_sr_reg[77]_i_3_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[77]_0 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [77]),
        .O(\prdata_sr[77]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[77]_i_8 
       (.I0(\prdata_sr_reg[159]_i_7_0 [77]),
        .I1(\prdata_sr_reg[159]_i_7_1 [77]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [77]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [77]),
        .O(\prdata_sr[77]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[77]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_4 [77]),
        .I1(\prdata_sr_reg[159]_i_7_5 [77]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [77]),
        .I4(\paddr_reg[0]_rep__1_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [77]),
        .O(\prdata_sr[77]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[78]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[77]),
        .I2(\prdata_sr[78]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[78]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[78]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [78]),
        .I1(\prdata_sr_reg[159]_i_7_5 [78]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [78]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [78]),
        .O(\prdata_sr[78]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [78]),
        .I1(\prdata_sr_reg[159]_i_8_1 [78]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [78]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [78]),
        .O(\prdata_sr[78]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [78]),
        .I1(\prdata_sr_reg[159]_i_8_5 [78]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [78]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [78]),
        .O(\prdata_sr[78]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [10]),
        .I1(\prdata_sr_reg[159]_i_7_1 [10]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [10]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [10]),
        .O(\prdata_sr[78]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [10]),
        .I1(\prdata_sr_reg[159]_i_7_5 [10]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [10]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [10]),
        .O(\prdata_sr[78]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [10]),
        .I1(\prdata_sr_reg[159]_i_8_1 [10]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [10]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [10]),
        .O(\prdata_sr[78]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[78]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [3]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [78]),
        .O(\prdata_sr[78]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [10]),
        .I1(\prdata_sr_reg[159]_i_8_5 [10]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [10]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [10]),
        .O(\prdata_sr[78]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_25 
       (.I0(\prdata_sr_reg[159]_i_7_0 [16]),
        .I1(\prdata_sr_reg[159]_i_7_1 [16]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [16]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [16]),
        .O(\prdata_sr[78]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_26 
       (.I0(\prdata_sr_reg[159]_i_7_4 [16]),
        .I1(\prdata_sr_reg[159]_i_7_5 [16]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [16]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [16]),
        .O(\prdata_sr[78]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_27 
       (.I0(\prdata_sr_reg[159]_i_8_0 [16]),
        .I1(\prdata_sr_reg[159]_i_8_1 [16]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [16]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [16]),
        .O(\prdata_sr[78]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_28 
       (.I0(\prdata_sr_reg[159]_i_8_4 [16]),
        .I1(\prdata_sr_reg[159]_i_8_5 [16]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [16]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [16]),
        .O(\prdata_sr[78]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_29 
       (.I0(\prdata_sr_reg[159]_i_7_0 [22]),
        .I1(\prdata_sr_reg[159]_i_7_1 [22]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [22]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [22]),
        .O(\prdata_sr[78]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_30 
       (.I0(\prdata_sr_reg[159]_i_7_4 [22]),
        .I1(\prdata_sr_reg[159]_i_7_5 [22]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [22]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [22]),
        .O(\prdata_sr[78]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_31 
       (.I0(\prdata_sr_reg[159]_i_8_0 [22]),
        .I1(\prdata_sr_reg[159]_i_8_1 [22]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [22]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [22]),
        .O(\prdata_sr[78]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_32 
       (.I0(\prdata_sr_reg[159]_i_8_4 [22]),
        .I1(\prdata_sr_reg[159]_i_8_5 [22]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [22]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [22]),
        .O(\prdata_sr[78]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hC0FEC0C2C1FFFDFF)) 
    \prdata_sr[78]_i_8 
       (.I0(\prdata_sr_reg[147]_0 [55]),
        .I1(\prdata_sr[78]_i_4 [0]),
        .I2(\prdata_sr[78]_i_4 [1]),
        .I3(adc_lower_write_ref_lvl[0]),
        .I4(set_rst_loop),
        .I5(adc_upper_write_ref_lvl[0]),
        .O(\misc_cnfg_bits_reg[55]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[78]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [78]),
        .I1(\prdata_sr_reg[159]_i_7_1 [78]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [78]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [78]),
        .O(\prdata_sr[78]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[79]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[78]),
        .I2(\prdata_sr[79]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[79]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[79]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [79]),
        .I1(\prdata_sr_reg[159]_i_7_5 [79]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [79]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [79]),
        .O(\prdata_sr[79]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [79]),
        .I1(\prdata_sr_reg[159]_i_8_1 [79]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [79]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [79]),
        .O(\prdata_sr[79]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [79]),
        .I1(\prdata_sr_reg[159]_i_8_5 [79]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [79]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [79]),
        .O(\prdata_sr[79]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [11]),
        .I1(\prdata_sr_reg[159]_i_7_1 [11]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [11]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [11]),
        .O(\prdata_sr[79]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [11]),
        .I1(\prdata_sr_reg[159]_i_7_5 [11]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [11]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [11]),
        .O(\prdata_sr[79]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [11]),
        .I1(\prdata_sr_reg[159]_i_8_1 [11]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [11]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [11]),
        .O(\prdata_sr[79]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[79]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [4]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [79]),
        .O(\prdata_sr[79]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [11]),
        .I1(\prdata_sr_reg[159]_i_8_5 [11]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [11]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [11]),
        .O(\prdata_sr[79]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_25 
       (.I0(\prdata_sr_reg[159]_i_7_0 [23]),
        .I1(\prdata_sr_reg[159]_i_7_1 [23]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [23]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [23]),
        .O(\prdata_sr[79]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_26 
       (.I0(\prdata_sr_reg[159]_i_7_4 [23]),
        .I1(\prdata_sr_reg[159]_i_7_5 [23]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [23]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [23]),
        .O(\prdata_sr[79]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_27 
       (.I0(\prdata_sr_reg[159]_i_8_0 [23]),
        .I1(\prdata_sr_reg[159]_i_8_1 [23]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [23]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [23]),
        .O(\prdata_sr[79]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_28 
       (.I0(\prdata_sr_reg[159]_i_8_4 [23]),
        .I1(\prdata_sr_reg[159]_i_8_5 [23]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [23]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [23]),
        .O(\prdata_sr[79]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_29 
       (.I0(\prdata_sr_reg[159]_i_7_0 [17]),
        .I1(\prdata_sr_reg[159]_i_7_1 [17]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [17]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [17]),
        .O(\prdata_sr[79]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_30 
       (.I0(\prdata_sr_reg[159]_i_7_4 [17]),
        .I1(\prdata_sr_reg[159]_i_7_5 [17]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [17]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [17]),
        .O(\prdata_sr[79]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_31 
       (.I0(\prdata_sr_reg[159]_i_8_0 [17]),
        .I1(\prdata_sr_reg[159]_i_8_1 [17]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [17]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [17]),
        .O(\prdata_sr[79]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_32 
       (.I0(\prdata_sr_reg[159]_i_8_4 [17]),
        .I1(\prdata_sr_reg[159]_i_8_5 [17]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [17]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [17]),
        .O(\prdata_sr[79]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[79]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [79]),
        .I1(\prdata_sr_reg[159]_i_7_1 [79]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [79]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [79]),
        .O(\prdata_sr[79]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \prdata_sr[7]_i_1 
       (.I0(\prdata_sr[7]_i_2_n_0 ),
        .I1(\prdata_sr[7]_i_3_n_0 ),
        .I2(\prdata_sr[7]_i_4_n_0 ),
        .I3(\prdata_sr[7]_i_5_n_0 ),
        .I4(\prdata_sr[7]_i_6_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[7]));
  LUT6 #(
    .INIT(64'h0000000000088880)) 
    \prdata_sr[7]_i_10 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\prdata_sr[7]_i_3_0 ),
        .O(\prdata_sr[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000440)) 
    \prdata_sr[7]_i_11 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[1]_rep__5_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[7]_i_19_n_0 ),
        .O(\prdata_sr[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[7]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_0 [7]),
        .I1(\prdata_sr_reg[159]_i_8_1 [7]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [7]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [7]),
        .O(\prdata_sr[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[7]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_4 [7]),
        .I1(\prdata_sr_reg[159]_i_8_5 [7]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [7]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [7]),
        .O(\prdata_sr[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[7]_i_19 
       (.I0(\prdata_sr[47]_i_5_2 [7]),
        .I1(\prdata_sr[47]_i_5_3 [7]),
        .I2(\prdata_sr[47]_i_5_0 [7]),
        .I3(\paddr_reg[1]_rep__5_n_0 ),
        .I4(\paddr_reg[0]_rep__5_n_0 ),
        .I5(\prdata_sr[47]_i_5_1 [7]),
        .O(\prdata_sr[7]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[7]_i_2 
       (.I0(prdata_sr[6]),
        .I1(\prdata_sr[159]_i_4_n_0 ),
        .O(\prdata_sr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[7]_i_20 
       (.I0(\prdata_sr_reg[159]_i_7_0 [7]),
        .I1(\prdata_sr_reg[159]_i_7_1 [7]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [7]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [7]),
        .O(\prdata_sr[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[7]_i_21 
       (.I0(\prdata_sr_reg[159]_i_7_4 [7]),
        .I1(\prdata_sr_reg[159]_i_7_5 [7]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [7]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [7]),
        .O(\prdata_sr[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \prdata_sr[7]_i_29 
       (.I0(\prdata_sr[3]_i_3_0 [0]),
        .I1(\prdata_sr[3]_i_3_0 [1]),
        .I2(\prdata_sr[3]_i_3_0 [2]),
        .O(\fsm_cmd_bits_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBA)) 
    \prdata_sr[7]_i_3 
       (.I0(\prdata_sr[7]_i_7_n_0 ),
        .I1(\paddr_reg[0]_rep__4_0 ),
        .I2(\prdata_sr_reg[7]_0 ),
        .I3(\prdata_sr_reg[7]_1 ),
        .I4(\prdata_sr[7]_i_10_n_0 ),
        .I5(\prdata_sr[7]_i_11_n_0 ),
        .O(\prdata_sr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[7]_i_4 
       (.I0(\prdata_sr_reg[47]_0 [7]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[7]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [7]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .O(\prdata_sr[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[7]_i_6 
       (.I0(\prdata_sr_reg[7]_i_12_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[7]_i_13_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[7]_i_14_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \prdata_sr[7]_i_7 
       (.I0(\prdata_sr[29]_i_4_0 [6]),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg[0]_rep__4_1 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\prdata_sr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[80]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[79]),
        .I2(\prdata_sr[80]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[80]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[80]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [80]),
        .I1(\prdata_sr_reg[159]_i_7_5 [80]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [80]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [80]),
        .O(\prdata_sr[80]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [80]),
        .I1(\prdata_sr_reg[159]_i_8_1 [80]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [80]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [80]),
        .O(\prdata_sr[80]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [80]),
        .I1(\prdata_sr_reg[159]_i_8_5 [80]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [80]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [80]),
        .O(\prdata_sr[80]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [12]),
        .I1(\prdata_sr_reg[159]_i_7_1 [12]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [12]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [12]),
        .O(\prdata_sr[80]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [12]),
        .I1(\prdata_sr_reg[159]_i_7_5 [12]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [12]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [12]),
        .O(\prdata_sr[80]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [12]),
        .I1(\prdata_sr_reg[159]_i_8_1 [12]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [12]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [12]),
        .O(\prdata_sr[80]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[80]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [5]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [80]),
        .O(\prdata_sr[80]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [12]),
        .I1(\prdata_sr_reg[159]_i_8_5 [12]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [12]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [12]),
        .O(\prdata_sr[80]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_25 
       (.I0(\prdata_sr_reg[159]_i_7_0 [24]),
        .I1(\prdata_sr_reg[159]_i_7_1 [24]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [24]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [24]),
        .O(\prdata_sr[80]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_26 
       (.I0(\prdata_sr_reg[159]_i_7_4 [24]),
        .I1(\prdata_sr_reg[159]_i_7_5 [24]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [24]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [24]),
        .O(\prdata_sr[80]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_27 
       (.I0(\prdata_sr_reg[159]_i_8_0 [24]),
        .I1(\prdata_sr_reg[159]_i_8_1 [24]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [24]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [24]),
        .O(\prdata_sr[80]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_28 
       (.I0(\prdata_sr_reg[159]_i_8_4 [24]),
        .I1(\prdata_sr_reg[159]_i_8_5 [24]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [24]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [24]),
        .O(\prdata_sr[80]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_29 
       (.I0(\prdata_sr_reg[159]_i_7_0 [18]),
        .I1(\prdata_sr_reg[159]_i_7_1 [18]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [18]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [18]),
        .O(\prdata_sr[80]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_30 
       (.I0(\prdata_sr_reg[159]_i_7_4 [18]),
        .I1(\prdata_sr_reg[159]_i_7_5 [18]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [18]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [18]),
        .O(\prdata_sr[80]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_31 
       (.I0(\prdata_sr_reg[159]_i_8_0 [18]),
        .I1(\prdata_sr_reg[159]_i_8_1 [18]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [18]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [18]),
        .O(\prdata_sr[80]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_32 
       (.I0(\prdata_sr_reg[159]_i_8_4 [18]),
        .I1(\prdata_sr_reg[159]_i_8_5 [18]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [18]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [18]),
        .O(\prdata_sr[80]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[80]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [80]),
        .I1(\prdata_sr_reg[159]_i_7_1 [80]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [80]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [80]),
        .O(\prdata_sr[80]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[81]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[80]),
        .I2(\prdata_sr[81]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[81]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[81]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_4 [81]),
        .I1(\prdata_sr_reg[159]_i_7_5 [81]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [81]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [81]),
        .O(\prdata_sr[81]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [81]),
        .I1(\prdata_sr_reg[159]_i_8_1 [81]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [81]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [81]),
        .O(\prdata_sr[81]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [81]),
        .I1(\prdata_sr_reg[159]_i_8_5 [81]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [81]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [81]),
        .O(\prdata_sr[81]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_17 
       (.I0(\prdata_sr_reg[159]_i_7_0 [13]),
        .I1(\prdata_sr_reg[159]_i_7_1 [13]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [13]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [13]),
        .O(\prdata_sr[81]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_4 [13]),
        .I1(\prdata_sr_reg[159]_i_7_5 [13]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [13]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [13]),
        .O(\prdata_sr[81]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_19 
       (.I0(\prdata_sr_reg[159]_i_8_0 [13]),
        .I1(\prdata_sr_reg[159]_i_8_1 [13]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [13]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [13]),
        .O(\prdata_sr[81]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[81]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [6]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [81]),
        .O(\prdata_sr[81]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_4 [13]),
        .I1(\prdata_sr_reg[159]_i_8_5 [13]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [13]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [13]),
        .O(\prdata_sr[81]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_25 
       (.I0(\prdata_sr_reg[159]_i_7_0 [25]),
        .I1(\prdata_sr_reg[159]_i_7_1 [25]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [25]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [25]),
        .O(\prdata_sr[81]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_26 
       (.I0(\prdata_sr_reg[159]_i_7_4 [25]),
        .I1(\prdata_sr_reg[159]_i_7_5 [25]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [25]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [25]),
        .O(\prdata_sr[81]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_27 
       (.I0(\prdata_sr_reg[159]_i_8_0 [25]),
        .I1(\prdata_sr_reg[159]_i_8_1 [25]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [25]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [25]),
        .O(\prdata_sr[81]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_28 
       (.I0(\prdata_sr_reg[159]_i_8_4 [25]),
        .I1(\prdata_sr_reg[159]_i_8_5 [25]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [25]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [25]),
        .O(\prdata_sr[81]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_29 
       (.I0(\prdata_sr_reg[159]_i_7_0 [19]),
        .I1(\prdata_sr_reg[159]_i_7_1 [19]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [19]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [19]),
        .O(\prdata_sr[81]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_30 
       (.I0(\prdata_sr_reg[159]_i_7_4 [19]),
        .I1(\prdata_sr_reg[159]_i_7_5 [19]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [19]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [19]),
        .O(\prdata_sr[81]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_31 
       (.I0(\prdata_sr_reg[159]_i_8_0 [19]),
        .I1(\prdata_sr_reg[159]_i_8_1 [19]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [19]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [19]),
        .O(\prdata_sr[81]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_32 
       (.I0(\prdata_sr_reg[159]_i_8_4 [19]),
        .I1(\prdata_sr_reg[159]_i_8_5 [19]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [19]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [19]),
        .O(\prdata_sr[81]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[81]_i_9 
       (.I0(\prdata_sr_reg[159]_i_7_0 [81]),
        .I1(\prdata_sr_reg[159]_i_7_1 [81]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [81]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [81]),
        .O(\prdata_sr[81]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[82]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[81]),
        .I2(\prdata_sr[82]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[82]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[82]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_10 
       (.I0(\prdata_sr_reg[159]_i_7_0 [82]),
        .I1(\prdata_sr_reg[159]_i_7_1 [82]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [82]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [82]),
        .O(\prdata_sr[82]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_11 
       (.I0(\prdata_sr_reg[159]_i_7_4 [82]),
        .I1(\prdata_sr_reg[159]_i_7_5 [82]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [82]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [82]),
        .O(\prdata_sr[82]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_0 [82]),
        .I1(\prdata_sr_reg[159]_i_8_1 [82]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [82]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [82]),
        .O(\prdata_sr[82]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_13 
       (.I0(\prdata_sr_reg[159]_i_8_4 [82]),
        .I1(\prdata_sr_reg[159]_i_8_5 [82]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [82]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [82]),
        .O(\prdata_sr[82]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_18 
       (.I0(\prdata_sr_reg[159]_i_7_0 [14]),
        .I1(\prdata_sr_reg[159]_i_7_1 [14]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [14]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [14]),
        .O(\prdata_sr[82]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_19 
       (.I0(\prdata_sr_reg[159]_i_7_4 [14]),
        .I1(\prdata_sr_reg[159]_i_7_5 [14]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [14]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [14]),
        .O(\prdata_sr[82]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[82]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[158]_0 [7]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [82]),
        .O(\prdata_sr[82]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_20 
       (.I0(\prdata_sr_reg[159]_i_8_0 [14]),
        .I1(\prdata_sr_reg[159]_i_8_1 [14]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [14]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [14]),
        .O(\prdata_sr[82]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_21 
       (.I0(\prdata_sr_reg[159]_i_8_4 [14]),
        .I1(\prdata_sr_reg[159]_i_8_5 [14]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [14]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [14]),
        .O(\prdata_sr[82]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_26 
       (.I0(\prdata_sr_reg[159]_i_7_0 [20]),
        .I1(\prdata_sr_reg[159]_i_7_1 [20]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [20]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [20]),
        .O(\prdata_sr[82]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_27 
       (.I0(\prdata_sr_reg[159]_i_7_4 [20]),
        .I1(\prdata_sr_reg[159]_i_7_5 [20]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [20]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [20]),
        .O(\prdata_sr[82]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_28 
       (.I0(\prdata_sr_reg[159]_i_8_0 [20]),
        .I1(\prdata_sr_reg[159]_i_8_1 [20]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [20]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [20]),
        .O(\prdata_sr[82]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_29 
       (.I0(\prdata_sr_reg[159]_i_8_4 [20]),
        .I1(\prdata_sr_reg[159]_i_8_5 [20]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [20]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [20]),
        .O(\prdata_sr[82]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_30 
       (.I0(\prdata_sr_reg[159]_i_7_0 [26]),
        .I1(\prdata_sr_reg[159]_i_7_1 [26]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [26]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [26]),
        .O(\prdata_sr[82]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_31 
       (.I0(\prdata_sr_reg[159]_i_7_4 [26]),
        .I1(\prdata_sr_reg[159]_i_7_5 [26]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [26]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [26]),
        .O(\prdata_sr[82]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_32 
       (.I0(\prdata_sr_reg[159]_i_8_0 [26]),
        .I1(\prdata_sr_reg[159]_i_8_1 [26]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [26]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [26]),
        .O(\prdata_sr[82]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[82]_i_33 
       (.I0(\prdata_sr_reg[159]_i_8_4 [26]),
        .I1(\prdata_sr_reg[159]_i_8_5 [26]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [26]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [26]),
        .O(\prdata_sr[82]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hC0FEC0C2C1FFFDFF)) 
    \prdata_sr[82]_i_9 
       (.I0(\prdata_sr_reg[147]_0 [55]),
        .I1(\prdata_sr[78]_i_4 [0]),
        .I2(\prdata_sr[78]_i_4 [1]),
        .I3(adc_lower_write_ref_lvl[4]),
        .I4(set_rst_loop),
        .I5(adc_upper_write_ref_lvl[4]),
        .O(\misc_cnfg_bits_reg[55] ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[83]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[82]),
        .I2(\prdata_sr[83]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[83]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[83]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \prdata_sr[83]_i_10 
       (.I0(set_rst_loop),
        .I1(\prdata_sr[78]_i_4 [1]),
        .I2(adc_lower_write_ref_lvl[5]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(adc_upper_write_ref_lvl[5]),
        .O(set_rst_loop_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \prdata_sr[83]_i_11 
       (.I0(adc_lower_write_ref_lvl[5]),
        .I1(set_rst_loop),
        .I2(adc_upper_write_ref_lvl[5]),
        .O(set_rst_loop_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_12 
       (.I0(\prdata_sr_reg[159]_i_7_0 [83]),
        .I1(\prdata_sr_reg[159]_i_7_1 [83]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [83]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [83]),
        .O(\prdata_sr[83]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_13 
       (.I0(\prdata_sr_reg[159]_i_7_4 [83]),
        .I1(\prdata_sr_reg[159]_i_7_5 [83]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [83]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [83]),
        .O(\prdata_sr[83]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_14 
       (.I0(\prdata_sr_reg[159]_i_8_0 [83]),
        .I1(\prdata_sr_reg[159]_i_8_1 [83]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [83]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [83]),
        .O(\prdata_sr[83]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_15 
       (.I0(\prdata_sr_reg[159]_i_8_4 [83]),
        .I1(\prdata_sr_reg[159]_i_8_5 [83]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [83]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [83]),
        .O(\prdata_sr[83]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \prdata_sr[83]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\prdata_sr_reg[83]_0 ),
        .I2(\prdata_sr_reg[83]_1 ),
        .I3(\paddr_reg[3]_rep_1 ),
        .I4(\paddr_reg[4]_rep__0_0 ),
        .I5(\prdata_sr_reg[147]_0 [83]),
        .O(\prdata_sr[83]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_20 
       (.I0(\prdata_sr_reg[159]_i_7_0 [15]),
        .I1(\prdata_sr_reg[159]_i_7_1 [15]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [15]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [15]),
        .O(\prdata_sr[83]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_21 
       (.I0(\prdata_sr_reg[159]_i_7_4 [15]),
        .I1(\prdata_sr_reg[159]_i_7_5 [15]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [15]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [15]),
        .O(\prdata_sr[83]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_22 
       (.I0(\prdata_sr_reg[159]_i_8_0 [15]),
        .I1(\prdata_sr_reg[159]_i_8_1 [15]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [15]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [15]),
        .O(\prdata_sr[83]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_23 
       (.I0(\prdata_sr_reg[159]_i_8_4 [15]),
        .I1(\prdata_sr_reg[159]_i_8_5 [15]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [15]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [15]),
        .O(\prdata_sr[83]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_28 
       (.I0(\prdata_sr_reg[159]_i_7_0 [21]),
        .I1(\prdata_sr_reg[159]_i_7_1 [21]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [21]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [21]),
        .O(\prdata_sr[83]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_29 
       (.I0(\prdata_sr_reg[159]_i_7_4 [21]),
        .I1(\prdata_sr_reg[159]_i_7_5 [21]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [21]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [21]),
        .O(\prdata_sr[83]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_30 
       (.I0(\prdata_sr_reg[159]_i_8_0 [21]),
        .I1(\prdata_sr_reg[159]_i_8_1 [21]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [21]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [21]),
        .O(\prdata_sr[83]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_31 
       (.I0(\prdata_sr_reg[159]_i_8_4 [21]),
        .I1(\prdata_sr_reg[159]_i_8_5 [21]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [21]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [21]),
        .O(\prdata_sr[83]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_32 
       (.I0(\prdata_sr_reg[159]_i_7_0 [27]),
        .I1(\prdata_sr_reg[159]_i_7_1 [27]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_2 [27]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_3 [27]),
        .O(\prdata_sr[83]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_33 
       (.I0(\prdata_sr_reg[159]_i_7_4 [27]),
        .I1(\prdata_sr_reg[159]_i_7_5 [27]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_7_6 [27]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_7_7 [27]),
        .O(\prdata_sr[83]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_34 
       (.I0(\prdata_sr_reg[159]_i_8_0 [27]),
        .I1(\prdata_sr_reg[159]_i_8_1 [27]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_2 [27]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_3 [27]),
        .O(\prdata_sr[83]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[83]_i_35 
       (.I0(\prdata_sr_reg[159]_i_8_4 [27]),
        .I1(\prdata_sr_reg[159]_i_8_5 [27]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[159]_i_8_6 [27]),
        .I4(\prdata_sr_reg[118]_0 [0]),
        .I5(\prdata_sr_reg[159]_i_8_7 [27]),
        .O(\prdata_sr[83]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[84]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[83]),
        .I2(\prdata_sr[84]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[84]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[84]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[84]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[0]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [84]),
        .O(\prdata_sr[84]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[84]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [84]),
        .I1(\prdata_sr_reg[159]_i_7_1 [84]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [84]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [84]),
        .O(\prdata_sr[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[84]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [84]),
        .I1(\prdata_sr_reg[159]_i_7_5 [84]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [84]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [84]),
        .O(\prdata_sr[84]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[84]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [84]),
        .I1(\prdata_sr_reg[159]_i_8_1 [84]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [84]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [84]),
        .O(\prdata_sr[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[84]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [84]),
        .I1(\prdata_sr_reg[159]_i_8_5 [84]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [84]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [84]),
        .O(\prdata_sr[84]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[85]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[84]),
        .I2(\prdata_sr[85]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[85]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[85]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[85]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[1]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [85]),
        .O(\prdata_sr[85]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[85]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [85]),
        .I1(\prdata_sr_reg[159]_i_7_1 [85]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [85]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [85]),
        .O(\prdata_sr[85]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[85]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [85]),
        .I1(\prdata_sr_reg[159]_i_7_5 [85]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [85]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [85]),
        .O(\prdata_sr[85]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[85]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [85]),
        .I1(\prdata_sr_reg[159]_i_8_1 [85]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [85]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [85]),
        .O(\prdata_sr[85]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[85]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [85]),
        .I1(\prdata_sr_reg[159]_i_8_5 [85]),
        .I2(\paddr_reg[1]_rep__1_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [85]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [85]),
        .O(\prdata_sr[85]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[86]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[85]),
        .I2(\prdata_sr[86]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[86]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[86]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[86]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[2]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [86]),
        .O(\prdata_sr[86]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[86]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [86]),
        .I1(\prdata_sr_reg[159]_i_7_1 [86]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [86]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [86]),
        .O(\prdata_sr[86]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[86]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [86]),
        .I1(\prdata_sr_reg[159]_i_7_5 [86]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [86]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [86]),
        .O(\prdata_sr[86]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[86]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [86]),
        .I1(\prdata_sr_reg[159]_i_8_1 [86]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [86]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [86]),
        .O(\prdata_sr[86]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[86]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [86]),
        .I1(\prdata_sr_reg[159]_i_8_5 [86]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [86]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [86]),
        .O(\prdata_sr[86]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[87]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[86]),
        .I2(\prdata_sr[87]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[87]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[87]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[87]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[3]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [87]),
        .O(\prdata_sr[87]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[87]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [87]),
        .I1(\prdata_sr_reg[159]_i_7_1 [87]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [87]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [87]),
        .O(\prdata_sr[87]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[87]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [87]),
        .I1(\prdata_sr_reg[159]_i_7_5 [87]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [87]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [87]),
        .O(\prdata_sr[87]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[87]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [87]),
        .I1(\prdata_sr_reg[159]_i_8_1 [87]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [87]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [87]),
        .O(\prdata_sr[87]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[87]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [87]),
        .I1(\prdata_sr_reg[159]_i_8_5 [87]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [87]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [87]),
        .O(\prdata_sr[87]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[88]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[87]),
        .I2(\prdata_sr[88]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[88]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[88]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[88]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[4]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [88]),
        .O(\prdata_sr[88]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[88]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [88]),
        .I1(\prdata_sr_reg[159]_i_7_1 [88]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [88]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [88]),
        .O(\prdata_sr[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[88]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [88]),
        .I1(\prdata_sr_reg[159]_i_7_5 [88]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [88]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [88]),
        .O(\prdata_sr[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[88]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [88]),
        .I1(\prdata_sr_reg[159]_i_8_1 [88]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [88]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [88]),
        .O(\prdata_sr[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[88]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [88]),
        .I1(\prdata_sr_reg[159]_i_8_5 [88]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [88]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [88]),
        .O(\prdata_sr[88]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[89]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[88]),
        .I2(\prdata_sr[89]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[89]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[89]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[89]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[5]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [89]),
        .O(\prdata_sr[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[89]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [89]),
        .I1(\prdata_sr_reg[159]_i_7_1 [89]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [89]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [89]),
        .O(\prdata_sr[89]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[89]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [89]),
        .I1(\prdata_sr_reg[159]_i_7_5 [89]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [89]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [89]),
        .O(\prdata_sr[89]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[89]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [89]),
        .I1(\prdata_sr_reg[159]_i_8_1 [89]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [89]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [89]),
        .O(\prdata_sr[89]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[89]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [89]),
        .I1(\prdata_sr_reg[159]_i_8_5 [89]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [89]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [89]),
        .O(\prdata_sr[89]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \prdata_sr[8]_i_1 
       (.I0(\prdata_sr[22]_i_2_n_0 ),
        .I1(\prdata_sr[8]_i_2_n_0 ),
        .I2(\prdata_sr[8]_i_3_n_0 ),
        .I3(\prdata_sr[8]_i_4_n_0 ),
        .I4(\prdata_sr[8]_i_5_n_0 ),
        .I5(\prdata_sr[8]_i_6_n_0 ),
        .O(prdata_sr_d[8]));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \prdata_sr[8]_i_10 
       (.I0(\paddr_reg[2]_2 ),
        .I1(\prdata_sr[8]_i_4_0 ),
        .I2(\prdata_sr[8]_i_18_n_0 ),
        .I3(\paddr_reg[3]_rep_0 ),
        .I4(\prdata_sr[29]_i_4_0 [7]),
        .O(\prdata_sr[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000440)) 
    \prdata_sr[8]_i_13 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[1]_rep__5_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[8]_i_26_n_0 ),
        .O(\prdata_sr[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[8]_i_14 
       (.I0(\prdata_sr_reg[47]_0 [8]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[8]_i_15 
       (.I0(\prdata_sr_reg[159]_i_7_0 [8]),
        .I1(\prdata_sr_reg[159]_i_7_1 [8]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [8]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [8]),
        .O(\prdata_sr[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[8]_i_16 
       (.I0(\prdata_sr_reg[159]_i_7_4 [8]),
        .I1(\prdata_sr_reg[159]_i_7_5 [8]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [8]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [8]),
        .O(\prdata_sr[8]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \prdata_sr[8]_i_18 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(\paddr_reg[1]_rep__4_0 ),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[8]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \prdata_sr[8]_i_19 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[0]_rep__4_1 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .O(\paddr_reg[3]_rep_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prdata_sr[8]_i_2 
       (.I0(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .O(\prdata_sr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \prdata_sr[8]_i_26 
       (.I0(\prdata_sr[47]_i_5_2 [8]),
        .I1(\prdata_sr[47]_i_5_3 [8]),
        .I2(\prdata_sr[47]_i_5_0 [8]),
        .I3(\paddr_reg[1]_rep__5_n_0 ),
        .I4(\paddr_reg[0]_rep__5_n_0 ),
        .I5(\prdata_sr[47]_i_5_1 [8]),
        .O(\prdata_sr[8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7F33)) 
    \prdata_sr[8]_i_29 
       (.I0(\prdata_sr[3]_i_3_0 [1]),
        .I1(\prdata_sr[8]_i_24 ),
        .I2(\prdata_sr[3]_i_3_0 [0]),
        .I3(\prdata_sr[3]_i_3_0 [2]),
        .O(\fsm_cmd_bits_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[8]_i_3 
       (.I0(\prdata_sr_reg[8]_i_7_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[8]_i_8_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[8]_i_9_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBA)) 
    \prdata_sr[8]_i_4 
       (.I0(\prdata_sr[8]_i_10_n_0 ),
        .I1(\paddr_reg[0]_rep__4_0 ),
        .I2(\prdata_sr_reg[8]_0 ),
        .I3(\prdata_sr_reg[8]_1 ),
        .I4(\prdata_sr[8]_i_13_n_0 ),
        .I5(\prdata_sr[8]_i_14_n_0 ),
        .O(\prdata_sr[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[8]_i_5 
       (.I0(\prdata_sr_reg[147]_0 [8]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .O(\prdata_sr[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[8]_i_6 
       (.I0(prdata_sr[7]),
        .I1(\prdata_sr[159]_i_4_n_0 ),
        .O(\prdata_sr[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[8]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [8]),
        .I1(\prdata_sr_reg[159]_i_8_1 [8]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [8]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [8]),
        .O(\prdata_sr[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[8]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [8]),
        .I1(\prdata_sr_reg[159]_i_8_5 [8]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [8]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [8]),
        .O(\prdata_sr[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[90]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[89]),
        .I2(\prdata_sr[90]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[90]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[90]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[90]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[6]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [90]),
        .O(\prdata_sr[90]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[90]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [90]),
        .I1(\prdata_sr_reg[159]_i_7_1 [90]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [90]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [90]),
        .O(\prdata_sr[90]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[90]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [90]),
        .I1(\prdata_sr_reg[159]_i_7_5 [90]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [90]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [90]),
        .O(\prdata_sr[90]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[90]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [90]),
        .I1(\prdata_sr_reg[159]_i_8_1 [90]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [90]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [90]),
        .O(\prdata_sr[90]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[90]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [90]),
        .I1(\prdata_sr_reg[159]_i_8_5 [90]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [90]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [90]),
        .O(\prdata_sr[90]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[91]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[90]),
        .I2(\prdata_sr[91]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[91]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[91]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[91]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[7]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [91]),
        .O(\prdata_sr[91]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[91]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [91]),
        .I1(\prdata_sr_reg[159]_i_7_1 [91]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [91]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [91]),
        .O(\prdata_sr[91]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[91]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [91]),
        .I1(\prdata_sr_reg[159]_i_7_5 [91]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [91]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [91]),
        .O(\prdata_sr[91]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[91]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [91]),
        .I1(\prdata_sr_reg[159]_i_8_1 [91]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [91]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [91]),
        .O(\prdata_sr[91]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[91]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [91]),
        .I1(\prdata_sr_reg[159]_i_8_5 [91]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [91]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [91]),
        .O(\prdata_sr[91]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[92]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[91]),
        .I2(\prdata_sr[92]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[92]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[92]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[92]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[8]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [92]),
        .O(\prdata_sr[92]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[92]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [92]),
        .I1(\prdata_sr_reg[159]_i_7_1 [92]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [92]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [92]),
        .O(\prdata_sr[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[92]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [92]),
        .I1(\prdata_sr_reg[159]_i_7_5 [92]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [92]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [92]),
        .O(\prdata_sr[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[92]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [92]),
        .I1(\prdata_sr_reg[159]_i_8_1 [92]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [92]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [92]),
        .O(\prdata_sr[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[92]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [92]),
        .I1(\prdata_sr_reg[159]_i_8_5 [92]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [92]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [92]),
        .O(\prdata_sr[92]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[93]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[92]),
        .I2(\prdata_sr[93]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[93]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[93]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[93]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[9]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [93]),
        .O(\prdata_sr[93]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[93]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [93]),
        .I1(\prdata_sr_reg[159]_i_7_1 [93]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [93]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [93]),
        .O(\prdata_sr[93]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[93]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [93]),
        .I1(\prdata_sr_reg[159]_i_7_5 [93]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [93]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [93]),
        .O(\prdata_sr[93]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[93]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [93]),
        .I1(\prdata_sr_reg[159]_i_8_1 [93]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [93]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [93]),
        .O(\prdata_sr[93]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[93]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [93]),
        .I1(\prdata_sr_reg[159]_i_8_5 [93]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [93]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [93]),
        .O(\prdata_sr[93]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[94]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[93]),
        .I2(\prdata_sr[94]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[94]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[94]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[94]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[10]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [94]),
        .O(\prdata_sr[94]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[94]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [94]),
        .I1(\prdata_sr_reg[159]_i_7_1 [94]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [94]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [94]),
        .O(\prdata_sr[94]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[94]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [94]),
        .I1(\prdata_sr_reg[159]_i_7_5 [94]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [94]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [94]),
        .O(\prdata_sr[94]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[94]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [94]),
        .I1(\prdata_sr_reg[159]_i_8_1 [94]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [94]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [94]),
        .O(\prdata_sr[94]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[94]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [94]),
        .I1(\prdata_sr_reg[159]_i_8_5 [94]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [94]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [94]),
        .O(\prdata_sr[94]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[95]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[94]),
        .I2(\prdata_sr[95]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[95]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[95]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[95]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[11]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [95]),
        .O(\prdata_sr[95]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[95]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [95]),
        .I1(\prdata_sr_reg[159]_i_7_1 [95]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [95]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [95]),
        .O(\prdata_sr[95]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[95]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [95]),
        .I1(\prdata_sr_reg[159]_i_7_5 [95]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [95]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [95]),
        .O(\prdata_sr[95]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[95]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [95]),
        .I1(\prdata_sr_reg[159]_i_8_1 [95]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [95]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [95]),
        .O(\prdata_sr[95]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[95]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [95]),
        .I1(\prdata_sr_reg[159]_i_8_5 [95]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [95]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [95]),
        .O(\prdata_sr[95]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[96]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[95]),
        .I2(\prdata_sr[96]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[96]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[96]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[96]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[12]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [96]),
        .O(\prdata_sr[96]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[96]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [96]),
        .I1(\prdata_sr_reg[159]_i_7_1 [96]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [96]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [96]),
        .O(\prdata_sr[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[96]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [96]),
        .I1(\prdata_sr_reg[159]_i_7_5 [96]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [96]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [96]),
        .O(\prdata_sr[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[96]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [96]),
        .I1(\prdata_sr_reg[159]_i_8_1 [96]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [96]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [96]),
        .O(\prdata_sr[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[96]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [96]),
        .I1(\prdata_sr_reg[159]_i_8_5 [96]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [96]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [96]),
        .O(\prdata_sr[96]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[97]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[96]),
        .I2(\prdata_sr[97]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[97]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[97]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[97]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[13]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [97]),
        .O(\prdata_sr[97]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[97]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [97]),
        .I1(\prdata_sr_reg[159]_i_7_1 [97]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [97]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [97]),
        .O(\prdata_sr[97]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[97]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [97]),
        .I1(\prdata_sr_reg[159]_i_7_5 [97]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [97]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [97]),
        .O(\prdata_sr[97]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[97]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [97]),
        .I1(\prdata_sr_reg[159]_i_8_1 [97]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [97]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [97]),
        .O(\prdata_sr[97]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[97]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [97]),
        .I1(\prdata_sr_reg[159]_i_8_5 [97]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [97]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [97]),
        .O(\prdata_sr[97]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[98]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[97]),
        .I2(\prdata_sr[98]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[98]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[98]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[98]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[14]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [98]),
        .O(\prdata_sr[98]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[98]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [98]),
        .I1(\prdata_sr_reg[159]_i_7_1 [98]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [98]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [98]),
        .O(\prdata_sr[98]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[98]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [98]),
        .I1(\prdata_sr_reg[159]_i_7_5 [98]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [98]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [98]),
        .O(\prdata_sr[98]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[98]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [98]),
        .I1(\prdata_sr_reg[159]_i_8_1 [98]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [98]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [98]),
        .O(\prdata_sr[98]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[98]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [98]),
        .I1(\prdata_sr_reg[159]_i_8_5 [98]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [98]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [98]),
        .O(\prdata_sr[98]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \prdata_sr[99]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[98]),
        .I2(\prdata_sr[99]_i_2_n_0 ),
        .I3(\paddr_reg[4]_rep_n_0 ),
        .I4(\prdata_sr_reg[99]_i_3_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[99]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \prdata_sr[99]_i_2 
       (.I0(\paddr_reg[0]_rep__4_1 ),
        .I1(rram_addr[15]),
        .I2(\paddr_reg[3]_rep_1 ),
        .I3(\paddr_reg[4]_rep__0_0 ),
        .I4(\prdata_sr_reg[147]_0 [99]),
        .O(\prdata_sr[99]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[99]_i_6 
       (.I0(\prdata_sr_reg[159]_i_7_0 [99]),
        .I1(\prdata_sr_reg[159]_i_7_1 [99]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [99]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [99]),
        .O(\prdata_sr[99]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[99]_i_7 
       (.I0(\prdata_sr_reg[159]_i_7_4 [99]),
        .I1(\prdata_sr_reg[159]_i_7_5 [99]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [99]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [99]),
        .O(\prdata_sr[99]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[99]_i_8 
       (.I0(\prdata_sr_reg[159]_i_8_0 [99]),
        .I1(\prdata_sr_reg[159]_i_8_1 [99]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [99]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [99]),
        .O(\prdata_sr[99]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[99]_i_9 
       (.I0(\prdata_sr_reg[159]_i_8_4 [99]),
        .I1(\prdata_sr_reg[159]_i_8_5 [99]),
        .I2(\paddr_reg[1]_rep__0_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [99]),
        .I4(\paddr_reg[0]_rep__0_n_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [99]),
        .O(\prdata_sr[99]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    \prdata_sr[9]_i_1 
       (.I0(\prdata_sr[159]_i_4_n_0 ),
        .I1(prdata_sr[8]),
        .I2(\prdata_sr[9]_i_2_n_0 ),
        .I3(\prdata_sr[9]_i_3_n_0 ),
        .I4(\prdata_sr[9]_i_4_n_0 ),
        .I5(\prdata_sr[159]_i_6_n_0 ),
        .O(prdata_sr_d[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[9]_i_11 
       (.I0(\prdata_sr_reg[159]_i_8_0 [9]),
        .I1(\prdata_sr_reg[159]_i_8_1 [9]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_2 [9]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_3 [9]),
        .O(\prdata_sr[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[9]_i_12 
       (.I0(\prdata_sr_reg[159]_i_8_4 [9]),
        .I1(\prdata_sr_reg[159]_i_8_5 [9]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_8_6 [9]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_8_7 [9]),
        .O(\prdata_sr[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \prdata_sr[9]_i_13 
       (.I0(\prdata_sr[47]_i_5_2 [9]),
        .I1(\prdata_sr[47]_i_5_1 [9]),
        .I2(\prdata_sr[47]_i_5_0 [9]),
        .I3(\paddr_reg[1]_rep__5_n_0 ),
        .I4(\paddr_reg[0]_rep__5_n_0 ),
        .I5(\prdata_sr[47]_i_5_3 [9]),
        .O(\prdata_sr[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \prdata_sr[9]_i_18 
       (.I0(\prdata_sr[9]_i_8 ),
        .I1(\prdata_sr[3]_i_3_0 [0]),
        .I2(\prdata_sr[3]_i_3_0 [2]),
        .I3(\prdata_sr[3]_i_3_0 [1]),
        .I4(\prdata_sr[8]_i_24 ),
        .I5(\prdata_sr[9]_i_8_0 ),
        .O(\fsm_cmd_bits_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[9]_i_19 
       (.I0(\prdata_sr_reg[159]_i_7_0 [9]),
        .I1(\prdata_sr_reg[159]_i_7_1 [9]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_2 [9]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_3 [9]),
        .O(\prdata_sr[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \prdata_sr[9]_i_2 
       (.I0(\prdata_sr[9]_i_5_n_0 ),
        .I1(\prdata_sr[9]_i_6_n_0 ),
        .I2(\prdata_sr[9]_i_7_n_0 ),
        .I3(\prdata_sr_reg[158]_0 [2]),
        .I4(\paddr_reg[0]_rep__4_0 ),
        .I5(\prdata_sr[9]_i_9_n_0 ),
        .O(\prdata_sr[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \prdata_sr[9]_i_20 
       (.I0(\prdata_sr_reg[159]_i_7_4 [9]),
        .I1(\prdata_sr_reg[159]_i_7_5 [9]),
        .I2(\paddr_reg[1]_rep__3_n_0 ),
        .I3(\prdata_sr_reg[159]_i_7_6 [9]),
        .I4(\paddr_reg[0]_rep__3_0 ),
        .I5(\prdata_sr_reg[159]_i_7_7 [9]),
        .O(\prdata_sr[9]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prdata_sr[9]_i_3 
       (.I0(\prdata_sr_reg[147]_0 [9]),
        .I1(\paddr_reg[4]_rep__0_0 ),
        .O(\prdata_sr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \prdata_sr[9]_i_4 
       (.I0(\prdata_sr_reg[9]_i_10_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\prdata_sr[9]_i_11_n_0 ),
        .I3(\paddr_reg[2]_rep_n_0 ),
        .I4(\prdata_sr[9]_i_12_n_0 ),
        .I5(\paddr_reg[4]_rep__0_n_0 ),
        .O(\prdata_sr[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000440)) 
    \prdata_sr[9]_i_5 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(\paddr_reg[1]_rep__5_n_0 ),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(\prdata_sr[9]_i_13_n_0 ),
        .O(\prdata_sr[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000088880)) 
    \prdata_sr[9]_i_6 
       (.I0(\paddr_reg[3]_rep_n_0 ),
        .I1(\paddr_reg[4]_rep__0_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\prdata_sr[9]_i_2_0 ),
        .O(\prdata_sr[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \prdata_sr[9]_i_7 
       (.I0(\prdata_sr[29]_i_4_0 [8]),
        .I1(\paddr_reg_n_0_[2] ),
        .I2(\paddr_reg[1]_rep__4_0 ),
        .I3(\paddr_reg[0]_rep__4_1 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\prdata_sr[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \prdata_sr[9]_i_9 
       (.I0(\prdata_sr_reg[47]_0 [9]),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[1]_rep__4_0 ),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(\paddr_reg[0]_rep__4_1 ),
        .O(\prdata_sr[9]_i_9_n_0 ));
  FDCE \prdata_sr_reg[0] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[0]),
        .Q(prdata_sr[0]));
  MUXF8 \prdata_sr_reg[0]_i_4 
       (.I0(\prdata_sr_reg[0]_i_6_n_0 ),
        .I1(\prdata_sr_reg[0]_i_7_n_0 ),
        .O(\prdata_sr_reg[0]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[0]_i_6 
       (.I0(\prdata_sr[0]_i_11_n_0 ),
        .I1(\prdata_sr[0]_i_12_n_0 ),
        .O(\prdata_sr_reg[0]_i_6_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[0]_i_7 
       (.I0(\prdata_sr[0]_i_13_n_0 ),
        .I1(\prdata_sr[0]_i_14_n_0 ),
        .O(\prdata_sr_reg[0]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[100] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[100]),
        .Q(prdata_sr[100]));
  MUXF8 \prdata_sr_reg[100]_i_3 
       (.I0(\prdata_sr_reg[100]_i_4_n_0 ),
        .I1(\prdata_sr_reg[100]_i_5_n_0 ),
        .O(\prdata_sr_reg[100]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[100]_i_4 
       (.I0(\prdata_sr[100]_i_6_n_0 ),
        .I1(\prdata_sr[100]_i_7_n_0 ),
        .O(\prdata_sr_reg[100]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[100]_i_5 
       (.I0(\prdata_sr[100]_i_8_n_0 ),
        .I1(\prdata_sr[100]_i_9_n_0 ),
        .O(\prdata_sr_reg[100]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[101] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[101]),
        .Q(prdata_sr[101]));
  MUXF8 \prdata_sr_reg[101]_i_3 
       (.I0(\prdata_sr_reg[101]_i_5_n_0 ),
        .I1(\prdata_sr_reg[101]_i_6_n_0 ),
        .O(\prdata_sr_reg[101]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[101]_i_5 
       (.I0(\prdata_sr[101]_i_7_n_0 ),
        .I1(\prdata_sr[101]_i_8_n_0 ),
        .O(\prdata_sr_reg[101]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[101]_i_6 
       (.I0(\prdata_sr[101]_i_9_n_0 ),
        .I1(\prdata_sr[101]_i_10_n_0 ),
        .O(\prdata_sr_reg[101]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[102] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[102]),
        .Q(prdata_sr[102]));
  MUXF8 \prdata_sr_reg[102]_i_3 
       (.I0(\prdata_sr_reg[102]_i_4_n_0 ),
        .I1(\prdata_sr_reg[102]_i_5_n_0 ),
        .O(\prdata_sr_reg[102]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[102]_i_4 
       (.I0(\prdata_sr[102]_i_6_n_0 ),
        .I1(\prdata_sr[102]_i_7_n_0 ),
        .O(\prdata_sr_reg[102]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[102]_i_5 
       (.I0(\prdata_sr[102]_i_8_n_0 ),
        .I1(\prdata_sr[102]_i_9_n_0 ),
        .O(\prdata_sr_reg[102]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[103] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[103]),
        .Q(prdata_sr[103]));
  MUXF8 \prdata_sr_reg[103]_i_3 
       (.I0(\prdata_sr_reg[103]_i_5_n_0 ),
        .I1(\prdata_sr_reg[103]_i_6_n_0 ),
        .O(\prdata_sr_reg[103]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[103]_i_5 
       (.I0(\prdata_sr[103]_i_7_n_0 ),
        .I1(\prdata_sr[103]_i_8_n_0 ),
        .O(\prdata_sr_reg[103]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[103]_i_6 
       (.I0(\prdata_sr[103]_i_9_n_0 ),
        .I1(\prdata_sr[103]_i_10_n_0 ),
        .O(\prdata_sr_reg[103]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[104] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[104]),
        .Q(prdata_sr[104]));
  MUXF8 \prdata_sr_reg[104]_i_3 
       (.I0(\prdata_sr_reg[104]_i_6_n_0 ),
        .I1(\prdata_sr_reg[104]_i_7_n_0 ),
        .O(\prdata_sr_reg[104]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[104]_i_6 
       (.I0(\prdata_sr[104]_i_10_n_0 ),
        .I1(\prdata_sr[104]_i_11_n_0 ),
        .O(\prdata_sr_reg[104]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[104]_i_7 
       (.I0(\prdata_sr[104]_i_12_n_0 ),
        .I1(\prdata_sr[104]_i_13_n_0 ),
        .O(\prdata_sr_reg[104]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[105] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[105]),
        .Q(prdata_sr[105]));
  MUXF8 \prdata_sr_reg[105]_i_3 
       (.I0(\prdata_sr_reg[105]_i_5_n_0 ),
        .I1(\prdata_sr_reg[105]_i_6_n_0 ),
        .O(\prdata_sr_reg[105]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[105]_i_5 
       (.I0(\prdata_sr[105]_i_8_n_0 ),
        .I1(\prdata_sr[105]_i_9_n_0 ),
        .O(\prdata_sr_reg[105]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[105]_i_6 
       (.I0(\prdata_sr[105]_i_10_n_0 ),
        .I1(\prdata_sr[105]_i_11_n_0 ),
        .O(\prdata_sr_reg[105]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[106] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[106]),
        .Q(prdata_sr[106]));
  MUXF8 \prdata_sr_reg[106]_i_3 
       (.I0(\prdata_sr_reg[106]_i_5_n_0 ),
        .I1(\prdata_sr_reg[106]_i_6_n_0 ),
        .O(\prdata_sr_reg[106]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[106]_i_5 
       (.I0(\prdata_sr[106]_i_8_n_0 ),
        .I1(\prdata_sr[106]_i_9_n_0 ),
        .O(\prdata_sr_reg[106]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[106]_i_6 
       (.I0(\prdata_sr[106]_i_10_n_0 ),
        .I1(\prdata_sr[106]_i_11_n_0 ),
        .O(\prdata_sr_reg[106]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[107] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[107]),
        .Q(prdata_sr[107]));
  MUXF8 \prdata_sr_reg[107]_i_3 
       (.I0(\prdata_sr_reg[107]_i_5_n_0 ),
        .I1(\prdata_sr_reg[107]_i_6_n_0 ),
        .O(\prdata_sr_reg[107]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[107]_i_5 
       (.I0(\prdata_sr[107]_i_8_n_0 ),
        .I1(\prdata_sr[107]_i_9_n_0 ),
        .O(\prdata_sr_reg[107]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[107]_i_6 
       (.I0(\prdata_sr[107]_i_10_n_0 ),
        .I1(\prdata_sr[107]_i_11_n_0 ),
        .O(\prdata_sr_reg[107]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[108] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[108]),
        .Q(prdata_sr[108]));
  MUXF8 \prdata_sr_reg[108]_i_3 
       (.I0(\prdata_sr_reg[108]_i_5_n_0 ),
        .I1(\prdata_sr_reg[108]_i_6_n_0 ),
        .O(\prdata_sr_reg[108]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[108]_i_5 
       (.I0(\prdata_sr[108]_i_8_n_0 ),
        .I1(\prdata_sr[108]_i_9_n_0 ),
        .O(\prdata_sr_reg[108]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[108]_i_6 
       (.I0(\prdata_sr[108]_i_10_n_0 ),
        .I1(\prdata_sr[108]_i_11_n_0 ),
        .O(\prdata_sr_reg[108]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[109] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[109]),
        .Q(prdata_sr[109]));
  MUXF8 \prdata_sr_reg[109]_i_3 
       (.I0(\prdata_sr_reg[109]_i_5_n_0 ),
        .I1(\prdata_sr_reg[109]_i_6_n_0 ),
        .O(\prdata_sr_reg[109]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[109]_i_5 
       (.I0(\prdata_sr[109]_i_8_n_0 ),
        .I1(\prdata_sr[109]_i_9_n_0 ),
        .O(\prdata_sr_reg[109]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[109]_i_6 
       (.I0(\prdata_sr[109]_i_10_n_0 ),
        .I1(\prdata_sr[109]_i_11_n_0 ),
        .O(\prdata_sr_reg[109]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[10] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[10]),
        .Q(prdata_sr[10]));
  MUXF8 \prdata_sr_reg[10]_i_3 
       (.I0(\prdata_sr_reg[10]_i_5_n_0 ),
        .I1(\prdata_sr_reg[10]_i_6_n_0 ),
        .O(\prdata_sr_reg[10]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[10]_i_5 
       (.I0(\prdata_sr[10]_i_10_n_0 ),
        .I1(\prdata_sr[10]_i_11_n_0 ),
        .O(\prdata_sr_reg[10]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[10]_i_6 
       (.I0(\prdata_sr[10]_i_12_n_0 ),
        .I1(\prdata_sr[10]_i_13_n_0 ),
        .O(\prdata_sr_reg[10]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[110] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[110]),
        .Q(prdata_sr[110]));
  MUXF8 \prdata_sr_reg[110]_i_3 
       (.I0(\prdata_sr_reg[110]_i_5_n_0 ),
        .I1(\prdata_sr_reg[110]_i_6_n_0 ),
        .O(\prdata_sr_reg[110]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[110]_i_5 
       (.I0(\prdata_sr[110]_i_8_n_0 ),
        .I1(\prdata_sr[110]_i_9_n_0 ),
        .O(\prdata_sr_reg[110]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[110]_i_6 
       (.I0(\prdata_sr[110]_i_10_n_0 ),
        .I1(\prdata_sr[110]_i_11_n_0 ),
        .O(\prdata_sr_reg[110]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[111] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[111]),
        .Q(prdata_sr[111]));
  MUXF8 \prdata_sr_reg[111]_i_3 
       (.I0(\prdata_sr_reg[111]_i_5_n_0 ),
        .I1(\prdata_sr_reg[111]_i_6_n_0 ),
        .O(\prdata_sr_reg[111]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[111]_i_5 
       (.I0(\prdata_sr[111]_i_8_n_0 ),
        .I1(\prdata_sr[111]_i_9_n_0 ),
        .O(\prdata_sr_reg[111]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[111]_i_6 
       (.I0(\prdata_sr[111]_i_10_n_0 ),
        .I1(\prdata_sr[111]_i_11_n_0 ),
        .O(\prdata_sr_reg[111]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[112] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[112]),
        .Q(prdata_sr[112]));
  MUXF8 \prdata_sr_reg[112]_i_3 
       (.I0(\prdata_sr_reg[112]_i_6_n_0 ),
        .I1(\prdata_sr_reg[112]_i_7_n_0 ),
        .O(\prdata_sr_reg[112]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[112]_i_6 
       (.I0(\prdata_sr[112]_i_9_n_0 ),
        .I1(\prdata_sr[112]_i_10_n_0 ),
        .O(\prdata_sr_reg[112]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[112]_i_7 
       (.I0(\prdata_sr[112]_i_11_n_0 ),
        .I1(\prdata_sr[112]_i_12_n_0 ),
        .O(\prdata_sr_reg[112]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[113] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[113]),
        .Q(prdata_sr[113]));
  MUXF8 \prdata_sr_reg[113]_i_3 
       (.I0(\prdata_sr_reg[113]_i_6_n_0 ),
        .I1(\prdata_sr_reg[113]_i_7_n_0 ),
        .O(\prdata_sr_reg[113]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[113]_i_6 
       (.I0(\prdata_sr[113]_i_9_n_0 ),
        .I1(\prdata_sr[113]_i_10_n_0 ),
        .O(\prdata_sr_reg[113]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[113]_i_7 
       (.I0(\prdata_sr[113]_i_11_n_0 ),
        .I1(\prdata_sr[113]_i_12_n_0 ),
        .O(\prdata_sr_reg[113]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[114] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[114]),
        .Q(prdata_sr[114]));
  MUXF8 \prdata_sr_reg[114]_i_3 
       (.I0(\prdata_sr_reg[114]_i_6_n_0 ),
        .I1(\prdata_sr_reg[114]_i_7_n_0 ),
        .O(\prdata_sr_reg[114]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[114]_i_6 
       (.I0(\prdata_sr[114]_i_8_n_0 ),
        .I1(\prdata_sr[114]_i_9_n_0 ),
        .O(\prdata_sr_reg[114]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[114]_i_7 
       (.I0(\prdata_sr[114]_i_10_n_0 ),
        .I1(\prdata_sr[114]_i_11_n_0 ),
        .O(\prdata_sr_reg[114]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[115] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[115]),
        .Q(prdata_sr[115]));
  MUXF8 \prdata_sr_reg[115]_i_3 
       (.I0(\prdata_sr_reg[115]_i_4_n_0 ),
        .I1(\prdata_sr_reg[115]_i_5_n_0 ),
        .O(\prdata_sr_reg[115]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[115]_i_4 
       (.I0(\prdata_sr[115]_i_6_n_0 ),
        .I1(\prdata_sr[115]_i_7_n_0 ),
        .O(\prdata_sr_reg[115]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[115]_i_5 
       (.I0(\prdata_sr[115]_i_8_n_0 ),
        .I1(\prdata_sr[115]_i_9_n_0 ),
        .O(\prdata_sr_reg[115]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[116] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[116]),
        .Q(prdata_sr[116]));
  MUXF8 \prdata_sr_reg[116]_i_3 
       (.I0(\prdata_sr_reg[116]_i_4_n_0 ),
        .I1(\prdata_sr_reg[116]_i_5_n_0 ),
        .O(\prdata_sr_reg[116]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[116]_i_4 
       (.I0(\prdata_sr[116]_i_6_n_0 ),
        .I1(\prdata_sr[116]_i_7_n_0 ),
        .O(\prdata_sr_reg[116]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[116]_i_5 
       (.I0(\prdata_sr[116]_i_8_n_0 ),
        .I1(\prdata_sr[116]_i_9_n_0 ),
        .O(\prdata_sr_reg[116]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[117] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[117]),
        .Q(prdata_sr[117]));
  MUXF8 \prdata_sr_reg[117]_i_3 
       (.I0(\prdata_sr_reg[117]_i_4_n_0 ),
        .I1(\prdata_sr_reg[117]_i_5_n_0 ),
        .O(\prdata_sr_reg[117]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[117]_i_4 
       (.I0(\prdata_sr[117]_i_6_n_0 ),
        .I1(\prdata_sr[117]_i_7_n_0 ),
        .O(\prdata_sr_reg[117]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[117]_i_5 
       (.I0(\prdata_sr[117]_i_8_n_0 ),
        .I1(\prdata_sr[117]_i_9_n_0 ),
        .O(\prdata_sr_reg[117]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[118] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[118]),
        .Q(prdata_sr[118]));
  MUXF8 \prdata_sr_reg[118]_i_3 
       (.I0(\prdata_sr_reg[118]_i_4_n_0 ),
        .I1(\prdata_sr_reg[118]_i_5_n_0 ),
        .O(\prdata_sr_reg[118]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[118]_i_4 
       (.I0(\prdata_sr[118]_i_6_n_0 ),
        .I1(\prdata_sr[118]_i_7_n_0 ),
        .O(\prdata_sr_reg[118]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[118]_i_5 
       (.I0(\prdata_sr[118]_i_8_n_0 ),
        .I1(\prdata_sr[118]_i_9_n_0 ),
        .O(\prdata_sr_reg[118]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[119] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[119]),
        .Q(prdata_sr[119]));
  MUXF8 \prdata_sr_reg[119]_i_4 
       (.I0(\prdata_sr_reg[119]_i_7_n_0 ),
        .I1(\prdata_sr_reg[119]_i_8_n_0 ),
        .O(\prdata_sr_reg[119]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[119]_i_7 
       (.I0(\prdata_sr[119]_i_9_n_0 ),
        .I1(\prdata_sr[119]_i_10_n_0 ),
        .O(\prdata_sr_reg[119]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[119]_i_8 
       (.I0(\prdata_sr[119]_i_11_n_0 ),
        .I1(\prdata_sr[119]_i_12_n_0 ),
        .O(\prdata_sr_reg[119]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[11] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[11]),
        .Q(prdata_sr[11]));
  MUXF8 \prdata_sr_reg[11]_i_3 
       (.I0(\prdata_sr_reg[11]_i_5_n_0 ),
        .I1(\prdata_sr_reg[11]_i_6_n_0 ),
        .O(\prdata_sr_reg[11]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[11]_i_5 
       (.I0(\prdata_sr[11]_i_10_n_0 ),
        .I1(\prdata_sr[11]_i_11_n_0 ),
        .O(\prdata_sr_reg[11]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[11]_i_6 
       (.I0(\prdata_sr[11]_i_12_n_0 ),
        .I1(\prdata_sr[11]_i_13_n_0 ),
        .O(\prdata_sr_reg[11]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[120] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[120]),
        .Q(prdata_sr[120]));
  MUXF8 \prdata_sr_reg[120]_i_4 
       (.I0(\prdata_sr_reg[120]_i_7_n_0 ),
        .I1(\prdata_sr_reg[120]_i_8_n_0 ),
        .O(\prdata_sr_reg[120]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[120]_i_7 
       (.I0(\prdata_sr[120]_i_9_n_0 ),
        .I1(\prdata_sr[120]_i_10_n_0 ),
        .O(\prdata_sr_reg[120]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[120]_i_8 
       (.I0(\prdata_sr[120]_i_11_n_0 ),
        .I1(\prdata_sr[120]_i_12_n_0 ),
        .O(\prdata_sr_reg[120]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[121] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[121]),
        .Q(prdata_sr[121]));
  MUXF8 \prdata_sr_reg[121]_i_4 
       (.I0(\prdata_sr_reg[121]_i_7_n_0 ),
        .I1(\prdata_sr_reg[121]_i_8_n_0 ),
        .O(\prdata_sr_reg[121]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[121]_i_7 
       (.I0(\prdata_sr[121]_i_9_n_0 ),
        .I1(\prdata_sr[121]_i_10_n_0 ),
        .O(\prdata_sr_reg[121]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[121]_i_8 
       (.I0(\prdata_sr[121]_i_11_n_0 ),
        .I1(\prdata_sr[121]_i_12_n_0 ),
        .O(\prdata_sr_reg[121]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[122] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[122]),
        .Q(prdata_sr[122]));
  MUXF8 \prdata_sr_reg[122]_i_4 
       (.I0(\prdata_sr_reg[122]_i_7_n_0 ),
        .I1(\prdata_sr_reg[122]_i_8_n_0 ),
        .O(\prdata_sr_reg[122]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[122]_i_7 
       (.I0(\prdata_sr[122]_i_9_n_0 ),
        .I1(\prdata_sr[122]_i_10_n_0 ),
        .O(\prdata_sr_reg[122]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[122]_i_8 
       (.I0(\prdata_sr[122]_i_11_n_0 ),
        .I1(\prdata_sr[122]_i_12_n_0 ),
        .O(\prdata_sr_reg[122]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[123] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[123]),
        .Q(prdata_sr[123]));
  MUXF8 \prdata_sr_reg[123]_i_4 
       (.I0(\prdata_sr_reg[123]_i_7_n_0 ),
        .I1(\prdata_sr_reg[123]_i_8_n_0 ),
        .O(\prdata_sr_reg[123]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[123]_i_7 
       (.I0(\prdata_sr[123]_i_9_n_0 ),
        .I1(\prdata_sr[123]_i_10_n_0 ),
        .O(\prdata_sr_reg[123]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[123]_i_8 
       (.I0(\prdata_sr[123]_i_11_n_0 ),
        .I1(\prdata_sr[123]_i_12_n_0 ),
        .O(\prdata_sr_reg[123]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[124] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[124]),
        .Q(prdata_sr[124]));
  MUXF8 \prdata_sr_reg[124]_i_4 
       (.I0(\prdata_sr_reg[124]_i_7_n_0 ),
        .I1(\prdata_sr_reg[124]_i_8_n_0 ),
        .O(\prdata_sr_reg[124]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[124]_i_7 
       (.I0(\prdata_sr[124]_i_9_n_0 ),
        .I1(\prdata_sr[124]_i_10_n_0 ),
        .O(\prdata_sr_reg[124]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[124]_i_8 
       (.I0(\prdata_sr[124]_i_11_n_0 ),
        .I1(\prdata_sr[124]_i_12_n_0 ),
        .O(\prdata_sr_reg[124]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[125] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[125]),
        .Q(prdata_sr[125]));
  MUXF8 \prdata_sr_reg[125]_i_4 
       (.I0(\prdata_sr_reg[125]_i_7_n_0 ),
        .I1(\prdata_sr_reg[125]_i_8_n_0 ),
        .O(\prdata_sr_reg[125]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[125]_i_7 
       (.I0(\prdata_sr[125]_i_9_n_0 ),
        .I1(\prdata_sr[125]_i_10_n_0 ),
        .O(\prdata_sr_reg[125]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[125]_i_8 
       (.I0(\prdata_sr[125]_i_11_n_0 ),
        .I1(\prdata_sr[125]_i_12_n_0 ),
        .O(\prdata_sr_reg[125]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[126] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[126]),
        .Q(prdata_sr[126]));
  MUXF7 \prdata_sr_reg[126]_i_10 
       (.I0(\prdata_sr[126]_i_13_n_0 ),
        .I1(\prdata_sr[126]_i_14_n_0 ),
        .O(\prdata_sr_reg[126]_i_10_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF8 \prdata_sr_reg[126]_i_4 
       (.I0(\prdata_sr_reg[126]_i_9_n_0 ),
        .I1(\prdata_sr_reg[126]_i_10_n_0 ),
        .O(\prdata_sr_reg[126]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[126]_i_9 
       (.I0(\prdata_sr[126]_i_11_n_0 ),
        .I1(\prdata_sr[126]_i_12_n_0 ),
        .O(\prdata_sr_reg[126]_i_9_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[127] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[127]),
        .Q(prdata_sr[127]));
  MUXF8 \prdata_sr_reg[127]_i_3 
       (.I0(\prdata_sr_reg[127]_i_4_n_0 ),
        .I1(\prdata_sr_reg[127]_i_5_n_0 ),
        .O(\prdata_sr_reg[127]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[127]_i_4 
       (.I0(\prdata_sr[127]_i_6_n_0 ),
        .I1(\prdata_sr[127]_i_7_n_0 ),
        .O(\prdata_sr_reg[127]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[127]_i_5 
       (.I0(\prdata_sr[127]_i_8_n_0 ),
        .I1(\prdata_sr[127]_i_9_n_0 ),
        .O(\prdata_sr_reg[127]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[128] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[128]),
        .Q(prdata_sr[128]));
  MUXF8 \prdata_sr_reg[128]_i_3 
       (.I0(\prdata_sr_reg[128]_i_4_n_0 ),
        .I1(\prdata_sr_reg[128]_i_5_n_0 ),
        .O(\prdata_sr_reg[128]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[128]_i_4 
       (.I0(\prdata_sr[128]_i_6_n_0 ),
        .I1(\prdata_sr[128]_i_7_n_0 ),
        .O(\prdata_sr_reg[128]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[128]_i_5 
       (.I0(\prdata_sr[128]_i_8_n_0 ),
        .I1(\prdata_sr[128]_i_9_n_0 ),
        .O(\prdata_sr_reg[128]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[129] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[129]),
        .Q(prdata_sr[129]));
  MUXF8 \prdata_sr_reg[129]_i_3 
       (.I0(\prdata_sr_reg[129]_i_4_n_0 ),
        .I1(\prdata_sr_reg[129]_i_5_n_0 ),
        .O(\prdata_sr_reg[129]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[129]_i_4 
       (.I0(\prdata_sr[129]_i_6_n_0 ),
        .I1(\prdata_sr[129]_i_7_n_0 ),
        .O(\prdata_sr_reg[129]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[129]_i_5 
       (.I0(\prdata_sr[129]_i_8_n_0 ),
        .I1(\prdata_sr[129]_i_9_n_0 ),
        .O(\prdata_sr_reg[129]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[12] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[12]),
        .Q(prdata_sr[12]));
  MUXF8 \prdata_sr_reg[12]_i_3 
       (.I0(\prdata_sr_reg[12]_i_5_n_0 ),
        .I1(\prdata_sr_reg[12]_i_6_n_0 ),
        .O(\prdata_sr_reg[12]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[12]_i_5 
       (.I0(\prdata_sr[12]_i_10_n_0 ),
        .I1(\prdata_sr[12]_i_11_n_0 ),
        .O(\prdata_sr_reg[12]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[12]_i_6 
       (.I0(\prdata_sr[12]_i_12_n_0 ),
        .I1(\prdata_sr[12]_i_13_n_0 ),
        .O(\prdata_sr_reg[12]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[130] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[130]),
        .Q(prdata_sr[130]));
  MUXF8 \prdata_sr_reg[130]_i_3 
       (.I0(\prdata_sr_reg[130]_i_4_n_0 ),
        .I1(\prdata_sr_reg[130]_i_5_n_0 ),
        .O(\prdata_sr_reg[130]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[130]_i_4 
       (.I0(\prdata_sr[130]_i_6_n_0 ),
        .I1(\prdata_sr[130]_i_7_n_0 ),
        .O(\prdata_sr_reg[130]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[130]_i_5 
       (.I0(\prdata_sr[130]_i_8_n_0 ),
        .I1(\prdata_sr[130]_i_9_n_0 ),
        .O(\prdata_sr_reg[130]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[131] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[131]),
        .Q(prdata_sr[131]));
  MUXF8 \prdata_sr_reg[131]_i_3 
       (.I0(\prdata_sr_reg[131]_i_4_n_0 ),
        .I1(\prdata_sr_reg[131]_i_5_n_0 ),
        .O(\prdata_sr_reg[131]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[131]_i_4 
       (.I0(\prdata_sr[131]_i_6_n_0 ),
        .I1(\prdata_sr[131]_i_7_n_0 ),
        .O(\prdata_sr_reg[131]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[131]_i_5 
       (.I0(\prdata_sr[131]_i_8_n_0 ),
        .I1(\prdata_sr[131]_i_9_n_0 ),
        .O(\prdata_sr_reg[131]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[132] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[132]),
        .Q(prdata_sr[132]));
  MUXF8 \prdata_sr_reg[132]_i_3 
       (.I0(\prdata_sr_reg[132]_i_4_n_0 ),
        .I1(\prdata_sr_reg[132]_i_5_n_0 ),
        .O(\prdata_sr_reg[132]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[132]_i_4 
       (.I0(\prdata_sr[132]_i_6_n_0 ),
        .I1(\prdata_sr[132]_i_7_n_0 ),
        .O(\prdata_sr_reg[132]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[132]_i_5 
       (.I0(\prdata_sr[132]_i_8_n_0 ),
        .I1(\prdata_sr[132]_i_9_n_0 ),
        .O(\prdata_sr_reg[132]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[133] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[133]),
        .Q(prdata_sr[133]));
  MUXF8 \prdata_sr_reg[133]_i_3 
       (.I0(\prdata_sr_reg[133]_i_4_n_0 ),
        .I1(\prdata_sr_reg[133]_i_5_n_0 ),
        .O(\prdata_sr_reg[133]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[133]_i_4 
       (.I0(\prdata_sr[133]_i_6_n_0 ),
        .I1(\prdata_sr[133]_i_7_n_0 ),
        .O(\prdata_sr_reg[133]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[133]_i_5 
       (.I0(\prdata_sr[133]_i_8_n_0 ),
        .I1(\prdata_sr[133]_i_9_n_0 ),
        .O(\prdata_sr_reg[133]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[134] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[134]),
        .Q(prdata_sr[134]));
  MUXF8 \prdata_sr_reg[134]_i_3 
       (.I0(\prdata_sr_reg[134]_i_4_n_0 ),
        .I1(\prdata_sr_reg[134]_i_5_n_0 ),
        .O(\prdata_sr_reg[134]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[134]_i_4 
       (.I0(\prdata_sr[134]_i_6_n_0 ),
        .I1(\prdata_sr[134]_i_7_n_0 ),
        .O(\prdata_sr_reg[134]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[134]_i_5 
       (.I0(\prdata_sr[134]_i_8_n_0 ),
        .I1(\prdata_sr[134]_i_9_n_0 ),
        .O(\prdata_sr_reg[134]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[135] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[135]),
        .Q(prdata_sr[135]));
  MUXF8 \prdata_sr_reg[135]_i_3 
       (.I0(\prdata_sr_reg[135]_i_4_n_0 ),
        .I1(\prdata_sr_reg[135]_i_5_n_0 ),
        .O(\prdata_sr_reg[135]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[135]_i_4 
       (.I0(\prdata_sr[135]_i_6_n_0 ),
        .I1(\prdata_sr[135]_i_7_n_0 ),
        .O(\prdata_sr_reg[135]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[135]_i_5 
       (.I0(\prdata_sr[135]_i_8_n_0 ),
        .I1(\prdata_sr[135]_i_9_n_0 ),
        .O(\prdata_sr_reg[135]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[136] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[136]),
        .Q(prdata_sr[136]));
  MUXF8 \prdata_sr_reg[136]_i_3 
       (.I0(\prdata_sr_reg[136]_i_4_n_0 ),
        .I1(\prdata_sr_reg[136]_i_5_n_0 ),
        .O(\prdata_sr_reg[136]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[136]_i_4 
       (.I0(\prdata_sr[136]_i_6_n_0 ),
        .I1(\prdata_sr[136]_i_7_n_0 ),
        .O(\prdata_sr_reg[136]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[136]_i_5 
       (.I0(\prdata_sr[136]_i_8_n_0 ),
        .I1(\prdata_sr[136]_i_9_n_0 ),
        .O(\prdata_sr_reg[136]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[137] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[137]),
        .Q(prdata_sr[137]));
  MUXF8 \prdata_sr_reg[137]_i_3 
       (.I0(\prdata_sr_reg[137]_i_4_n_0 ),
        .I1(\prdata_sr_reg[137]_i_5_n_0 ),
        .O(\prdata_sr_reg[137]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[137]_i_4 
       (.I0(\prdata_sr[137]_i_6_n_0 ),
        .I1(\prdata_sr[137]_i_7_n_0 ),
        .O(\prdata_sr_reg[137]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[137]_i_5 
       (.I0(\prdata_sr[137]_i_8_n_0 ),
        .I1(\prdata_sr[137]_i_9_n_0 ),
        .O(\prdata_sr_reg[137]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[138] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[138]),
        .Q(prdata_sr[138]));
  MUXF8 \prdata_sr_reg[138]_i_3 
       (.I0(\prdata_sr_reg[138]_i_4_n_0 ),
        .I1(\prdata_sr_reg[138]_i_5_n_0 ),
        .O(\prdata_sr_reg[138]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[138]_i_4 
       (.I0(\prdata_sr[138]_i_6_n_0 ),
        .I1(\prdata_sr[138]_i_7_n_0 ),
        .O(\prdata_sr_reg[138]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[138]_i_5 
       (.I0(\prdata_sr[138]_i_8_n_0 ),
        .I1(\prdata_sr[138]_i_9_n_0 ),
        .O(\prdata_sr_reg[138]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[139] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[139]),
        .Q(prdata_sr[139]));
  MUXF8 \prdata_sr_reg[139]_i_3 
       (.I0(\prdata_sr_reg[139]_i_4_n_0 ),
        .I1(\prdata_sr_reg[139]_i_5_n_0 ),
        .O(\prdata_sr_reg[139]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[139]_i_4 
       (.I0(\prdata_sr[139]_i_6_n_0 ),
        .I1(\prdata_sr[139]_i_7_n_0 ),
        .O(\prdata_sr_reg[139]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[139]_i_5 
       (.I0(\prdata_sr[139]_i_8_n_0 ),
        .I1(\prdata_sr[139]_i_9_n_0 ),
        .O(\prdata_sr_reg[139]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[13] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[13]),
        .Q(prdata_sr[13]));
  MUXF8 \prdata_sr_reg[13]_i_3 
       (.I0(\prdata_sr_reg[13]_i_5_n_0 ),
        .I1(\prdata_sr_reg[13]_i_6_n_0 ),
        .O(\prdata_sr_reg[13]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[13]_i_5 
       (.I0(\prdata_sr[13]_i_10_n_0 ),
        .I1(\prdata_sr[13]_i_11_n_0 ),
        .O(\prdata_sr_reg[13]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[13]_i_6 
       (.I0(\prdata_sr[13]_i_12_n_0 ),
        .I1(\prdata_sr[13]_i_13_n_0 ),
        .O(\prdata_sr_reg[13]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[140] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[140]),
        .Q(prdata_sr[140]));
  MUXF8 \prdata_sr_reg[140]_i_3 
       (.I0(\prdata_sr_reg[140]_i_4_n_0 ),
        .I1(\prdata_sr_reg[140]_i_5_n_0 ),
        .O(\prdata_sr_reg[140]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[140]_i_4 
       (.I0(\prdata_sr[140]_i_6_n_0 ),
        .I1(\prdata_sr[140]_i_7_n_0 ),
        .O(\prdata_sr_reg[140]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[140]_i_5 
       (.I0(\prdata_sr[140]_i_8_n_0 ),
        .I1(\prdata_sr[140]_i_9_n_0 ),
        .O(\prdata_sr_reg[140]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[141] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[141]),
        .Q(prdata_sr[141]));
  MUXF8 \prdata_sr_reg[141]_i_3 
       (.I0(\prdata_sr_reg[141]_i_4_n_0 ),
        .I1(\prdata_sr_reg[141]_i_5_n_0 ),
        .O(\prdata_sr_reg[141]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[141]_i_4 
       (.I0(\prdata_sr[141]_i_6_n_0 ),
        .I1(\prdata_sr[141]_i_7_n_0 ),
        .O(\prdata_sr_reg[141]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[141]_i_5 
       (.I0(\prdata_sr[141]_i_8_n_0 ),
        .I1(\prdata_sr[141]_i_9_n_0 ),
        .O(\prdata_sr_reg[141]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[142] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[142]),
        .Q(prdata_sr[142]));
  MUXF8 \prdata_sr_reg[142]_i_3 
       (.I0(\prdata_sr_reg[142]_i_4_n_0 ),
        .I1(\prdata_sr_reg[142]_i_5_n_0 ),
        .O(\prdata_sr_reg[142]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[142]_i_4 
       (.I0(\prdata_sr[142]_i_6_n_0 ),
        .I1(\prdata_sr[142]_i_7_n_0 ),
        .O(\prdata_sr_reg[142]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[142]_i_5 
       (.I0(\prdata_sr[142]_i_8_n_0 ),
        .I1(\prdata_sr[142]_i_9_n_0 ),
        .O(\prdata_sr_reg[142]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[143] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[143]),
        .Q(prdata_sr[143]));
  MUXF8 \prdata_sr_reg[143]_i_3 
       (.I0(\prdata_sr_reg[143]_i_4_n_0 ),
        .I1(\prdata_sr_reg[143]_i_5_n_0 ),
        .O(\prdata_sr_reg[143]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[143]_i_4 
       (.I0(\prdata_sr[143]_i_6_n_0 ),
        .I1(\prdata_sr[143]_i_7_n_0 ),
        .O(\prdata_sr_reg[143]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[143]_i_5 
       (.I0(\prdata_sr[143]_i_8_n_0 ),
        .I1(\prdata_sr[143]_i_9_n_0 ),
        .O(\prdata_sr_reg[143]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[144] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[144]),
        .Q(prdata_sr[144]));
  MUXF8 \prdata_sr_reg[144]_i_3 
       (.I0(\prdata_sr_reg[144]_i_4_n_0 ),
        .I1(\prdata_sr_reg[144]_i_5_n_0 ),
        .O(\prdata_sr_reg[144]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[144]_i_4 
       (.I0(\prdata_sr[144]_i_6_n_0 ),
        .I1(\prdata_sr[144]_i_7_n_0 ),
        .O(\prdata_sr_reg[144]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[144]_i_5 
       (.I0(\prdata_sr[144]_i_8_n_0 ),
        .I1(\prdata_sr[144]_i_9_n_0 ),
        .O(\prdata_sr_reg[144]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[145] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[145]),
        .Q(prdata_sr[145]));
  MUXF8 \prdata_sr_reg[145]_i_3 
       (.I0(\prdata_sr_reg[145]_i_4_n_0 ),
        .I1(\prdata_sr_reg[145]_i_5_n_0 ),
        .O(\prdata_sr_reg[145]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[145]_i_4 
       (.I0(\prdata_sr[145]_i_6_n_0 ),
        .I1(\prdata_sr[145]_i_7_n_0 ),
        .O(\prdata_sr_reg[145]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[145]_i_5 
       (.I0(\prdata_sr[145]_i_8_n_0 ),
        .I1(\prdata_sr[145]_i_9_n_0 ),
        .O(\prdata_sr_reg[145]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[146] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[146]),
        .Q(prdata_sr[146]));
  MUXF8 \prdata_sr_reg[146]_i_3 
       (.I0(\prdata_sr_reg[146]_i_4_n_0 ),
        .I1(\prdata_sr_reg[146]_i_5_n_0 ),
        .O(\prdata_sr_reg[146]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[146]_i_4 
       (.I0(\prdata_sr[146]_i_6_n_0 ),
        .I1(\prdata_sr[146]_i_7_n_0 ),
        .O(\prdata_sr_reg[146]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[146]_i_5 
       (.I0(\prdata_sr[146]_i_8_n_0 ),
        .I1(\prdata_sr[146]_i_9_n_0 ),
        .O(\prdata_sr_reg[146]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[147] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[147]),
        .Q(prdata_sr[147]));
  MUXF8 \prdata_sr_reg[147]_i_3 
       (.I0(\prdata_sr_reg[147]_i_5_n_0 ),
        .I1(\prdata_sr_reg[147]_i_6_n_0 ),
        .O(\prdata_sr_reg[147]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[147]_i_5 
       (.I0(\prdata_sr[147]_i_7_n_0 ),
        .I1(\prdata_sr[147]_i_8_n_0 ),
        .O(\prdata_sr_reg[147]_i_5_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[147]_i_6 
       (.I0(\prdata_sr[147]_i_9_n_0 ),
        .I1(\prdata_sr[147]_i_10_n_0 ),
        .O(\prdata_sr_reg[147]_i_6_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[148] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[148]),
        .Q(prdata_sr[148]));
  MUXF7 \prdata_sr_reg[148]_i_3 
       (.I0(\prdata_sr[148]_i_6_n_0 ),
        .I1(\prdata_sr[148]_i_7_n_0 ),
        .O(\prdata_sr_reg[148]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[149] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[149]),
        .Q(prdata_sr[149]));
  MUXF7 \prdata_sr_reg[149]_i_3 
       (.I0(\prdata_sr[149]_i_6_n_0 ),
        .I1(\prdata_sr[149]_i_7_n_0 ),
        .O(\prdata_sr_reg[149]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[14] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[14]),
        .Q(prdata_sr[14]));
  MUXF8 \prdata_sr_reg[14]_i_4 
       (.I0(\prdata_sr_reg[14]_i_7_n_0 ),
        .I1(\prdata_sr_reg[14]_i_8_n_0 ),
        .O(\prdata_sr_reg[14]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[14]_i_7 
       (.I0(\prdata_sr[14]_i_11_n_0 ),
        .I1(\prdata_sr[14]_i_12_n_0 ),
        .O(\prdata_sr_reg[14]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[14]_i_8 
       (.I0(\prdata_sr[14]_i_13_n_0 ),
        .I1(\prdata_sr[14]_i_14_n_0 ),
        .O(\prdata_sr_reg[14]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[150] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[150]),
        .Q(prdata_sr[150]));
  MUXF7 \prdata_sr_reg[150]_i_8 
       (.I0(\prdata_sr[150]_i_15_n_0 ),
        .I1(\prdata_sr[150]_i_16_n_0 ),
        .O(\prdata_sr_reg[150]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[151] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[151]),
        .Q(prdata_sr[151]));
  MUXF7 \prdata_sr_reg[151]_i_8 
       (.I0(\prdata_sr[151]_i_13_n_0 ),
        .I1(\prdata_sr[151]_i_14_n_0 ),
        .O(\prdata_sr_reg[151]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[152] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[152]),
        .Q(prdata_sr[152]));
  MUXF7 \prdata_sr_reg[152]_i_9 
       (.I0(\prdata_sr[152]_i_21_n_0 ),
        .I1(\prdata_sr[152]_i_22_n_0 ),
        .O(\prdata_sr_reg[152]_i_9_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[153] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[153]),
        .Q(prdata_sr[153]));
  MUXF7 \prdata_sr_reg[153]_i_5 
       (.I0(\prdata_sr[153]_i_8_n_0 ),
        .I1(\prdata_sr[153]_i_9_n_0 ),
        .O(\prdata_sr_reg[153]_i_5_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[154] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[154]),
        .Q(prdata_sr[154]));
  MUXF7 \prdata_sr_reg[154]_i_3 
       (.I0(\prdata_sr[154]_i_6_n_0 ),
        .I1(\prdata_sr[154]_i_7_n_0 ),
        .O(\prdata_sr_reg[154]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[155] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[155]),
        .Q(prdata_sr[155]));
  MUXF7 \prdata_sr_reg[155]_i_3 
       (.I0(\prdata_sr[155]_i_6_n_0 ),
        .I1(\prdata_sr[155]_i_7_n_0 ),
        .O(\prdata_sr_reg[155]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[156] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[156]),
        .Q(prdata_sr[156]));
  MUXF7 \prdata_sr_reg[156]_i_3 
       (.I0(\prdata_sr[156]_i_6_n_0 ),
        .I1(\prdata_sr[156]_i_7_n_0 ),
        .O(\prdata_sr_reg[156]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[157] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[157]),
        .Q(prdata_sr[157]));
  MUXF7 \prdata_sr_reg[157]_i_4 
       (.I0(\prdata_sr[157]_i_7_n_0 ),
        .I1(\prdata_sr[157]_i_8_n_0 ),
        .O(\prdata_sr_reg[157]_i_4_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[158] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[158]),
        .Q(prdata_sr[158]));
  MUXF8 \prdata_sr_reg[158]_i_3 
       (.I0(\prdata_sr_reg[158]_i_4_n_0 ),
        .I1(\prdata_sr_reg[158]_i_5_n_0 ),
        .O(\prdata_sr_reg[158]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[158]_i_4 
       (.I0(\prdata_sr[158]_i_6_n_0 ),
        .I1(\prdata_sr[158]_i_7_n_0 ),
        .O(\prdata_sr_reg[158]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[158]_i_5 
       (.I0(\prdata_sr[158]_i_8_n_0 ),
        .I1(\prdata_sr[158]_i_9_n_0 ),
        .O(\prdata_sr_reg[158]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[159] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[159]),
        .Q(miso));
  MUXF8 \prdata_sr_reg[159]_i_5 
       (.I0(\prdata_sr_reg[159]_i_7_n_0 ),
        .I1(\prdata_sr_reg[159]_i_8_n_0 ),
        .O(\prdata_sr_reg[159]_i_5_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[159]_i_7 
       (.I0(\prdata_sr[159]_i_9_n_0 ),
        .I1(\prdata_sr[159]_i_10_n_0 ),
        .O(\prdata_sr_reg[159]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[159]_i_8 
       (.I0(\prdata_sr[159]_i_11_n_0 ),
        .I1(\prdata_sr[159]_i_12_n_0 ),
        .O(\prdata_sr_reg[159]_i_8_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[15] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[15]),
        .Q(prdata_sr[15]));
  MUXF8 \prdata_sr_reg[15]_i_3 
       (.I0(\prdata_sr_reg[15]_i_5_n_0 ),
        .I1(\prdata_sr_reg[15]_i_6_n_0 ),
        .O(\prdata_sr_reg[15]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[15]_i_5 
       (.I0(\prdata_sr[15]_i_10_n_0 ),
        .I1(\prdata_sr[15]_i_11_n_0 ),
        .O(\prdata_sr_reg[15]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[15]_i_6 
       (.I0(\prdata_sr[15]_i_12_n_0 ),
        .I1(\prdata_sr[15]_i_13_n_0 ),
        .O(\prdata_sr_reg[15]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[16] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[16]),
        .Q(prdata_sr[16]));
  MUXF8 \prdata_sr_reg[16]_i_3 
       (.I0(\prdata_sr_reg[16]_i_5_n_0 ),
        .I1(\prdata_sr_reg[16]_i_6_n_0 ),
        .O(\prdata_sr_reg[16]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[16]_i_5 
       (.I0(\prdata_sr[16]_i_10_n_0 ),
        .I1(\prdata_sr[16]_i_11_n_0 ),
        .O(\prdata_sr_reg[16]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[16]_i_6 
       (.I0(\prdata_sr[16]_i_12_n_0 ),
        .I1(\prdata_sr[16]_i_13_n_0 ),
        .O(\prdata_sr_reg[16]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[17] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[17]),
        .Q(prdata_sr[17]));
  MUXF8 \prdata_sr_reg[17]_i_4 
       (.I0(\prdata_sr_reg[17]_i_7_n_0 ),
        .I1(\prdata_sr_reg[17]_i_8_n_0 ),
        .O(\prdata_sr_reg[17]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[17]_i_7 
       (.I0(\prdata_sr[17]_i_11_n_0 ),
        .I1(\prdata_sr[17]_i_12_n_0 ),
        .O(\prdata_sr_reg[17]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[17]_i_8 
       (.I0(\prdata_sr[17]_i_13_n_0 ),
        .I1(\prdata_sr[17]_i_14_n_0 ),
        .O(\prdata_sr_reg[17]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[18] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[18]),
        .Q(prdata_sr[18]));
  MUXF8 \prdata_sr_reg[18]_i_3 
       (.I0(\prdata_sr_reg[18]_i_5_n_0 ),
        .I1(\prdata_sr_reg[18]_i_6_n_0 ),
        .O(\prdata_sr_reg[18]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[18]_i_5 
       (.I0(\prdata_sr[18]_i_10_n_0 ),
        .I1(\prdata_sr[18]_i_11_n_0 ),
        .O(\prdata_sr_reg[18]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[18]_i_6 
       (.I0(\prdata_sr[18]_i_12_n_0 ),
        .I1(\prdata_sr[18]_i_13_n_0 ),
        .O(\prdata_sr_reg[18]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[19] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[19]),
        .Q(prdata_sr[19]));
  MUXF8 \prdata_sr_reg[19]_i_14 
       (.I0(\prdata_sr_reg[19]_i_15_n_0 ),
        .I1(\prdata_sr_reg[19]_i_16_n_0 ),
        .O(adc_clamp_ref_lvl[0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[19]_i_15 
       (.I0(\prdata_sr[19]_i_17_n_0 ),
        .I1(\prdata_sr[19]_i_18_n_0 ),
        .O(\prdata_sr_reg[19]_i_15_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[19]_i_16 
       (.I0(\prdata_sr[19]_i_19_n_0 ),
        .I1(\prdata_sr[19]_i_20_n_0 ),
        .O(\prdata_sr_reg[19]_i_16_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF8 \prdata_sr_reg[19]_i_3 
       (.I0(\prdata_sr_reg[19]_i_5_n_0 ),
        .I1(\prdata_sr_reg[19]_i_6_n_0 ),
        .O(\prdata_sr_reg[19]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[19]_i_5 
       (.I0(\prdata_sr[19]_i_10_n_0 ),
        .I1(\prdata_sr[19]_i_11_n_0 ),
        .O(\prdata_sr_reg[19]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[19]_i_6 
       (.I0(\prdata_sr[19]_i_12_n_0 ),
        .I1(\prdata_sr[19]_i_13_n_0 ),
        .O(\prdata_sr_reg[19]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[1] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[1]),
        .Q(prdata_sr[1]));
  MUXF8 \prdata_sr_reg[1]_i_3 
       (.I0(\prdata_sr_reg[1]_i_5_n_0 ),
        .I1(\prdata_sr_reg[1]_i_6_n_0 ),
        .O(\prdata_sr_reg[1]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[1]_i_5 
       (.I0(\prdata_sr[1]_i_10_n_0 ),
        .I1(\prdata_sr[1]_i_11_n_0 ),
        .O(\prdata_sr_reg[1]_i_5_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[1]_i_6 
       (.I0(\prdata_sr[1]_i_12_n_0 ),
        .I1(\prdata_sr[1]_i_13_n_0 ),
        .O(\prdata_sr_reg[1]_i_6_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[20] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[20]),
        .Q(prdata_sr[20]));
  MUXF8 \prdata_sr_reg[20]_i_10 
       (.I0(\prdata_sr_reg[20]_i_16_n_0 ),
        .I1(\prdata_sr_reg[20]_i_17_n_0 ),
        .O(adc_clamp_ref_lvl[1]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[20]_i_16 
       (.I0(\prdata_sr[20]_i_18_n_0 ),
        .I1(\prdata_sr[20]_i_19_n_0 ),
        .O(\prdata_sr_reg[20]_i_16_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[20]_i_17 
       (.I0(\prdata_sr[20]_i_20_n_0 ),
        .I1(\prdata_sr[20]_i_21_n_0 ),
        .O(\prdata_sr_reg[20]_i_17_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF8 \prdata_sr_reg[20]_i_4 
       (.I0(\prdata_sr_reg[20]_i_7_n_0 ),
        .I1(\prdata_sr_reg[20]_i_8_n_0 ),
        .O(\prdata_sr_reg[20]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[20]_i_7 
       (.I0(\prdata_sr[20]_i_11_n_0 ),
        .I1(\prdata_sr[20]_i_12_n_0 ),
        .O(\prdata_sr_reg[20]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[20]_i_8 
       (.I0(\prdata_sr[20]_i_13_n_0 ),
        .I1(\prdata_sr[20]_i_14_n_0 ),
        .O(\prdata_sr_reg[20]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[21] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[21]),
        .Q(prdata_sr[21]));
  MUXF8 \prdata_sr_reg[21]_i_14 
       (.I0(\prdata_sr_reg[21]_i_15_n_0 ),
        .I1(\prdata_sr_reg[21]_i_16_n_0 ),
        .O(adc_clamp_ref_lvl[2]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[21]_i_15 
       (.I0(\prdata_sr[21]_i_17_n_0 ),
        .I1(\prdata_sr[21]_i_18_n_0 ),
        .O(\prdata_sr_reg[21]_i_15_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[21]_i_16 
       (.I0(\prdata_sr[21]_i_19_n_0 ),
        .I1(\prdata_sr[21]_i_20_n_0 ),
        .O(\prdata_sr_reg[21]_i_16_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF8 \prdata_sr_reg[21]_i_3 
       (.I0(\prdata_sr_reg[21]_i_5_n_0 ),
        .I1(\prdata_sr_reg[21]_i_6_n_0 ),
        .O(\prdata_sr_reg[21]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[21]_i_5 
       (.I0(\prdata_sr[21]_i_10_n_0 ),
        .I1(\prdata_sr[21]_i_11_n_0 ),
        .O(\prdata_sr_reg[21]_i_5_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[21]_i_6 
       (.I0(\prdata_sr[21]_i_12_n_0 ),
        .I1(\prdata_sr[21]_i_13_n_0 ),
        .O(\prdata_sr_reg[21]_i_6_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[22] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[22]),
        .Q(prdata_sr[22]));
  MUXF8 \prdata_sr_reg[22]_i_11 
       (.I0(\prdata_sr_reg[22]_i_17_n_0 ),
        .I1(\prdata_sr_reg[22]_i_18_n_0 ),
        .O(adc_clamp_ref_lvl[3]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[22]_i_17 
       (.I0(\prdata_sr[22]_i_19_n_0 ),
        .I1(\prdata_sr[22]_i_20_n_0 ),
        .O(\prdata_sr_reg[22]_i_17_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[22]_i_18 
       (.I0(\prdata_sr[22]_i_21_n_0 ),
        .I1(\prdata_sr[22]_i_22_n_0 ),
        .O(\prdata_sr_reg[22]_i_18_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF8 \prdata_sr_reg[22]_i_5 
       (.I0(\prdata_sr_reg[22]_i_8_n_0 ),
        .I1(\prdata_sr_reg[22]_i_9_n_0 ),
        .O(\prdata_sr_reg[22]_i_5_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[22]_i_8 
       (.I0(\prdata_sr[22]_i_12_n_0 ),
        .I1(\prdata_sr[22]_i_13_n_0 ),
        .O(\prdata_sr_reg[22]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[22]_i_9 
       (.I0(\prdata_sr[22]_i_14_n_0 ),
        .I1(\prdata_sr[22]_i_15_n_0 ),
        .O(\prdata_sr_reg[22]_i_9_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[23] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[23]),
        .Q(prdata_sr[23]));
  MUXF8 \prdata_sr_reg[23]_i_14 
       (.I0(\prdata_sr_reg[23]_i_15_n_0 ),
        .I1(\prdata_sr_reg[23]_i_16_n_0 ),
        .O(adc_clamp_ref_lvl[4]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[23]_i_15 
       (.I0(\prdata_sr[23]_i_17_n_0 ),
        .I1(\prdata_sr[23]_i_18_n_0 ),
        .O(\prdata_sr_reg[23]_i_15_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[23]_i_16 
       (.I0(\prdata_sr[23]_i_19_n_0 ),
        .I1(\prdata_sr[23]_i_20_n_0 ),
        .O(\prdata_sr_reg[23]_i_16_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF8 \prdata_sr_reg[23]_i_3 
       (.I0(\prdata_sr_reg[23]_i_5_n_0 ),
        .I1(\prdata_sr_reg[23]_i_6_n_0 ),
        .O(\prdata_sr_reg[23]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[23]_i_5 
       (.I0(\prdata_sr[23]_i_10_n_0 ),
        .I1(\prdata_sr[23]_i_11_n_0 ),
        .O(\prdata_sr_reg[23]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[23]_i_6 
       (.I0(\prdata_sr[23]_i_12_n_0 ),
        .I1(\prdata_sr[23]_i_13_n_0 ),
        .O(\prdata_sr_reg[23]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[24] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[24]),
        .Q(prdata_sr[24]));
  MUXF8 \prdata_sr_reg[24]_i_14 
       (.I0(\prdata_sr_reg[24]_i_15_n_0 ),
        .I1(\prdata_sr_reg[24]_i_16_n_0 ),
        .O(adc_clamp_ref_lvl[5]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[24]_i_15 
       (.I0(\prdata_sr[24]_i_17_n_0 ),
        .I1(\prdata_sr[24]_i_18_n_0 ),
        .O(\prdata_sr_reg[24]_i_15_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[24]_i_16 
       (.I0(\prdata_sr[24]_i_19_n_0 ),
        .I1(\prdata_sr[24]_i_20_n_0 ),
        .O(\prdata_sr_reg[24]_i_16_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF8 \prdata_sr_reg[24]_i_3 
       (.I0(\prdata_sr_reg[24]_i_5_n_0 ),
        .I1(\prdata_sr_reg[24]_i_6_n_0 ),
        .O(\prdata_sr_reg[24]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[24]_i_5 
       (.I0(\prdata_sr[24]_i_10_n_0 ),
        .I1(\prdata_sr[24]_i_11_n_0 ),
        .O(\prdata_sr_reg[24]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[24]_i_6 
       (.I0(\prdata_sr[24]_i_12_n_0 ),
        .I1(\prdata_sr[24]_i_13_n_0 ),
        .O(\prdata_sr_reg[24]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[25] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[25]),
        .Q(prdata_sr[25]));
  MUXF8 \prdata_sr_reg[25]_i_3 
       (.I0(\prdata_sr_reg[25]_i_5_n_0 ),
        .I1(\prdata_sr_reg[25]_i_6_n_0 ),
        .O(\prdata_sr_reg[25]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[25]_i_5 
       (.I0(\prdata_sr[25]_i_10_n_0 ),
        .I1(\prdata_sr[25]_i_11_n_0 ),
        .O(\prdata_sr_reg[25]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[25]_i_6 
       (.I0(\prdata_sr[25]_i_12_n_0 ),
        .I1(\prdata_sr[25]_i_13_n_0 ),
        .O(\prdata_sr_reg[25]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[26] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[26]),
        .Q(prdata_sr[26]));
  MUXF8 \prdata_sr_reg[26]_i_3 
       (.I0(\prdata_sr_reg[26]_i_5_n_0 ),
        .I1(\prdata_sr_reg[26]_i_6_n_0 ),
        .O(\prdata_sr_reg[26]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[26]_i_5 
       (.I0(\prdata_sr[26]_i_10_n_0 ),
        .I1(\prdata_sr[26]_i_11_n_0 ),
        .O(\prdata_sr_reg[26]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[26]_i_6 
       (.I0(\prdata_sr[26]_i_12_n_0 ),
        .I1(\prdata_sr[26]_i_13_n_0 ),
        .O(\prdata_sr_reg[26]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[27] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[27]),
        .Q(prdata_sr[27]));
  MUXF8 \prdata_sr_reg[27]_i_3 
       (.I0(\prdata_sr_reg[27]_i_5_n_0 ),
        .I1(\prdata_sr_reg[27]_i_6_n_0 ),
        .O(\prdata_sr_reg[27]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[27]_i_5 
       (.I0(\prdata_sr[27]_i_9_n_0 ),
        .I1(\prdata_sr[27]_i_10_n_0 ),
        .O(\prdata_sr_reg[27]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[27]_i_6 
       (.I0(\prdata_sr[27]_i_11_n_0 ),
        .I1(\prdata_sr[27]_i_12_n_0 ),
        .O(\prdata_sr_reg[27]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[28] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[28]),
        .Q(prdata_sr[28]));
  MUXF8 \prdata_sr_reg[28]_i_3 
       (.I0(\prdata_sr_reg[28]_i_5_n_0 ),
        .I1(\prdata_sr_reg[28]_i_6_n_0 ),
        .O(\prdata_sr_reg[28]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[28]_i_5 
       (.I0(\prdata_sr[28]_i_10_n_0 ),
        .I1(\prdata_sr[28]_i_11_n_0 ),
        .O(\prdata_sr_reg[28]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[28]_i_6 
       (.I0(\prdata_sr[28]_i_12_n_0 ),
        .I1(\prdata_sr[28]_i_13_n_0 ),
        .O(\prdata_sr_reg[28]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[29] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[29]),
        .Q(prdata_sr[29]));
  MUXF8 \prdata_sr_reg[29]_i_3 
       (.I0(\prdata_sr_reg[29]_i_5_n_0 ),
        .I1(\prdata_sr_reg[29]_i_6_n_0 ),
        .O(\prdata_sr_reg[29]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[29]_i_5 
       (.I0(\prdata_sr[29]_i_9_n_0 ),
        .I1(\prdata_sr[29]_i_10_n_0 ),
        .O(\prdata_sr_reg[29]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[29]_i_6 
       (.I0(\prdata_sr[29]_i_11_n_0 ),
        .I1(\prdata_sr[29]_i_12_n_0 ),
        .O(\prdata_sr_reg[29]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[2] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[2]),
        .Q(prdata_sr[2]));
  MUXF8 \prdata_sr_reg[2]_i_4 
       (.I0(\prdata_sr_reg[2]_i_7_n_0 ),
        .I1(\prdata_sr_reg[2]_i_8_n_0 ),
        .O(\prdata_sr_reg[2]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[2]_i_7 
       (.I0(\prdata_sr[2]_i_10_n_0 ),
        .I1(\prdata_sr[2]_i_11_n_0 ),
        .O(\prdata_sr_reg[2]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[2]_i_8 
       (.I0(\prdata_sr[2]_i_12_n_0 ),
        .I1(\prdata_sr[2]_i_13_n_0 ),
        .O(\prdata_sr_reg[2]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[30] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[30]),
        .Q(prdata_sr[30]));
  MUXF8 \prdata_sr_reg[30]_i_3 
       (.I0(\prdata_sr_reg[30]_i_5_n_0 ),
        .I1(\prdata_sr_reg[30]_i_6_n_0 ),
        .O(\prdata_sr_reg[30]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[30]_i_5 
       (.I0(\prdata_sr[30]_i_10_n_0 ),
        .I1(\prdata_sr[30]_i_11_n_0 ),
        .O(\prdata_sr_reg[30]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[30]_i_6 
       (.I0(\prdata_sr[30]_i_12_n_0 ),
        .I1(\prdata_sr[30]_i_13_n_0 ),
        .O(\prdata_sr_reg[30]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[31] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[31]),
        .Q(prdata_sr[31]));
  MUXF8 \prdata_sr_reg[31]_i_3 
       (.I0(\prdata_sr_reg[31]_i_5_n_0 ),
        .I1(\prdata_sr_reg[31]_i_6_n_0 ),
        .O(\prdata_sr_reg[31]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[31]_i_5 
       (.I0(\prdata_sr[31]_i_10_n_0 ),
        .I1(\prdata_sr[31]_i_11_n_0 ),
        .O(\prdata_sr_reg[31]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[31]_i_6 
       (.I0(\prdata_sr[31]_i_12_n_0 ),
        .I1(\prdata_sr[31]_i_13_n_0 ),
        .O(\prdata_sr_reg[31]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[32] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[32]),
        .Q(prdata_sr[32]));
  MUXF8 \prdata_sr_reg[32]_i_3 
       (.I0(\prdata_sr_reg[32]_i_5_n_0 ),
        .I1(\prdata_sr_reg[32]_i_6_n_0 ),
        .O(\prdata_sr_reg[32]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[32]_i_5 
       (.I0(\prdata_sr[32]_i_9_n_0 ),
        .I1(\prdata_sr[32]_i_10_n_0 ),
        .O(\prdata_sr_reg[32]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[32]_i_6 
       (.I0(\prdata_sr[32]_i_11_n_0 ),
        .I1(\prdata_sr[32]_i_12_n_0 ),
        .O(\prdata_sr_reg[32]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[33] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[33]),
        .Q(prdata_sr[33]));
  MUXF8 \prdata_sr_reg[33]_i_3 
       (.I0(\prdata_sr_reg[33]_i_5_n_0 ),
        .I1(\prdata_sr_reg[33]_i_6_n_0 ),
        .O(\prdata_sr_reg[33]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[33]_i_5 
       (.I0(\prdata_sr[33]_i_9_n_0 ),
        .I1(\prdata_sr[33]_i_10_n_0 ),
        .O(\prdata_sr_reg[33]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[33]_i_6 
       (.I0(\prdata_sr[33]_i_11_n_0 ),
        .I1(\prdata_sr[33]_i_12_n_0 ),
        .O(\prdata_sr_reg[33]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[34] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[34]),
        .Q(prdata_sr[34]));
  MUXF8 \prdata_sr_reg[34]_i_3 
       (.I0(\prdata_sr_reg[34]_i_5_n_0 ),
        .I1(\prdata_sr_reg[34]_i_6_n_0 ),
        .O(\prdata_sr_reg[34]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[34]_i_5 
       (.I0(\prdata_sr[34]_i_9_n_0 ),
        .I1(\prdata_sr[34]_i_10_n_0 ),
        .O(\prdata_sr_reg[34]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[34]_i_6 
       (.I0(\prdata_sr[34]_i_11_n_0 ),
        .I1(\prdata_sr[34]_i_12_n_0 ),
        .O(\prdata_sr_reg[34]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[35] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[35]),
        .Q(prdata_sr[35]));
  MUXF8 \prdata_sr_reg[35]_i_3 
       (.I0(\prdata_sr_reg[35]_i_5_n_0 ),
        .I1(\prdata_sr_reg[35]_i_6_n_0 ),
        .O(\prdata_sr_reg[35]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[35]_i_5 
       (.I0(\prdata_sr[35]_i_9_n_0 ),
        .I1(\prdata_sr[35]_i_10_n_0 ),
        .O(\prdata_sr_reg[35]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[35]_i_6 
       (.I0(\prdata_sr[35]_i_11_n_0 ),
        .I1(\prdata_sr[35]_i_12_n_0 ),
        .O(\prdata_sr_reg[35]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[36] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[36]),
        .Q(prdata_sr[36]));
  MUXF8 \prdata_sr_reg[36]_i_3 
       (.I0(\prdata_sr_reg[36]_i_5_n_0 ),
        .I1(\prdata_sr_reg[36]_i_6_n_0 ),
        .O(\prdata_sr_reg[36]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[36]_i_5 
       (.I0(\prdata_sr[36]_i_9_n_0 ),
        .I1(\prdata_sr[36]_i_10_n_0 ),
        .O(\prdata_sr_reg[36]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[36]_i_6 
       (.I0(\prdata_sr[36]_i_11_n_0 ),
        .I1(\prdata_sr[36]_i_12_n_0 ),
        .O(\prdata_sr_reg[36]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[37] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[37]),
        .Q(prdata_sr[37]));
  MUXF8 \prdata_sr_reg[37]_i_3 
       (.I0(\prdata_sr_reg[37]_i_5_n_0 ),
        .I1(\prdata_sr_reg[37]_i_6_n_0 ),
        .O(\prdata_sr_reg[37]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[37]_i_5 
       (.I0(\prdata_sr[37]_i_9_n_0 ),
        .I1(\prdata_sr[37]_i_10_n_0 ),
        .O(\prdata_sr_reg[37]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[37]_i_6 
       (.I0(\prdata_sr[37]_i_11_n_0 ),
        .I1(\prdata_sr[37]_i_12_n_0 ),
        .O(\prdata_sr_reg[37]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[38] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[38]),
        .Q(prdata_sr[38]));
  MUXF8 \prdata_sr_reg[38]_i_3 
       (.I0(\prdata_sr_reg[38]_i_5_n_0 ),
        .I1(\prdata_sr_reg[38]_i_6_n_0 ),
        .O(\prdata_sr_reg[38]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[38]_i_5 
       (.I0(\prdata_sr[38]_i_9_n_0 ),
        .I1(\prdata_sr[38]_i_10_n_0 ),
        .O(\prdata_sr_reg[38]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[38]_i_6 
       (.I0(\prdata_sr[38]_i_11_n_0 ),
        .I1(\prdata_sr[38]_i_12_n_0 ),
        .O(\prdata_sr_reg[38]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[39] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[39]),
        .Q(prdata_sr[39]));
  MUXF8 \prdata_sr_reg[39]_i_3 
       (.I0(\prdata_sr_reg[39]_i_5_n_0 ),
        .I1(\prdata_sr_reg[39]_i_6_n_0 ),
        .O(\prdata_sr_reg[39]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[39]_i_5 
       (.I0(\prdata_sr[39]_i_9_n_0 ),
        .I1(\prdata_sr[39]_i_10_n_0 ),
        .O(\prdata_sr_reg[39]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[39]_i_6 
       (.I0(\prdata_sr[39]_i_11_n_0 ),
        .I1(\prdata_sr[39]_i_12_n_0 ),
        .O(\prdata_sr_reg[39]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[3] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[3]),
        .Q(prdata_sr[3]));
  MUXF8 \prdata_sr_reg[3]_i_4 
       (.I0(\prdata_sr_reg[3]_i_8_n_0 ),
        .I1(\prdata_sr_reg[3]_i_9_n_0 ),
        .O(\prdata_sr_reg[3]_i_4_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[3]_i_8 
       (.I0(\prdata_sr[3]_i_11_n_0 ),
        .I1(\prdata_sr[3]_i_12_n_0 ),
        .O(\prdata_sr_reg[3]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[3]_i_9 
       (.I0(\prdata_sr[3]_i_13_n_0 ),
        .I1(\prdata_sr[3]_i_14_n_0 ),
        .O(\prdata_sr_reg[3]_i_9_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[40] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[40]),
        .Q(prdata_sr[40]));
  MUXF8 \prdata_sr_reg[40]_i_3 
       (.I0(\prdata_sr_reg[40]_i_5_n_0 ),
        .I1(\prdata_sr_reg[40]_i_6_n_0 ),
        .O(\prdata_sr_reg[40]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[40]_i_5 
       (.I0(\prdata_sr[40]_i_9_n_0 ),
        .I1(\prdata_sr[40]_i_10_n_0 ),
        .O(\prdata_sr_reg[40]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[40]_i_6 
       (.I0(\prdata_sr[40]_i_11_n_0 ),
        .I1(\prdata_sr[40]_i_12_n_0 ),
        .O(\prdata_sr_reg[40]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[41] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[41]),
        .Q(prdata_sr[41]));
  MUXF8 \prdata_sr_reg[41]_i_3 
       (.I0(\prdata_sr_reg[41]_i_5_n_0 ),
        .I1(\prdata_sr_reg[41]_i_6_n_0 ),
        .O(\prdata_sr_reg[41]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[41]_i_5 
       (.I0(\prdata_sr[41]_i_9_n_0 ),
        .I1(\prdata_sr[41]_i_10_n_0 ),
        .O(\prdata_sr_reg[41]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[41]_i_6 
       (.I0(\prdata_sr[41]_i_11_n_0 ),
        .I1(\prdata_sr[41]_i_12_n_0 ),
        .O(\prdata_sr_reg[41]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[42] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[42]),
        .Q(prdata_sr[42]));
  MUXF8 \prdata_sr_reg[42]_i_3 
       (.I0(\prdata_sr_reg[42]_i_5_n_0 ),
        .I1(\prdata_sr_reg[42]_i_6_n_0 ),
        .O(\prdata_sr_reg[42]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[42]_i_5 
       (.I0(\prdata_sr[42]_i_9_n_0 ),
        .I1(\prdata_sr[42]_i_10_n_0 ),
        .O(\prdata_sr_reg[42]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[42]_i_6 
       (.I0(\prdata_sr[42]_i_11_n_0 ),
        .I1(\prdata_sr[42]_i_12_n_0 ),
        .O(\prdata_sr_reg[42]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[43] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[43]),
        .Q(prdata_sr[43]));
  MUXF8 \prdata_sr_reg[43]_i_3 
       (.I0(\prdata_sr_reg[43]_i_8_n_0 ),
        .I1(\prdata_sr_reg[43]_i_9_n_0 ),
        .O(\prdata_sr_reg[43]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[43]_i_8 
       (.I0(\prdata_sr[43]_i_11_n_0 ),
        .I1(\prdata_sr[43]_i_12_n_0 ),
        .O(\prdata_sr_reg[43]_i_8_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[43]_i_9 
       (.I0(\prdata_sr[43]_i_13_n_0 ),
        .I1(\prdata_sr[43]_i_14_n_0 ),
        .O(\prdata_sr_reg[43]_i_9_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[44] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[44]),
        .Q(prdata_sr[44]));
  MUXF8 \prdata_sr_reg[44]_i_3 
       (.I0(\prdata_sr_reg[44]_i_5_n_0 ),
        .I1(\prdata_sr_reg[44]_i_6_n_0 ),
        .O(\prdata_sr_reg[44]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[44]_i_5 
       (.I0(\prdata_sr[44]_i_9_n_0 ),
        .I1(\prdata_sr[44]_i_10_n_0 ),
        .O(\prdata_sr_reg[44]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[44]_i_6 
       (.I0(\prdata_sr[44]_i_11_n_0 ),
        .I1(\prdata_sr[44]_i_12_n_0 ),
        .O(\prdata_sr_reg[44]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[45] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[45]),
        .Q(prdata_sr[45]));
  MUXF8 \prdata_sr_reg[45]_i_3 
       (.I0(\prdata_sr_reg[45]_i_5_n_0 ),
        .I1(\prdata_sr_reg[45]_i_6_n_0 ),
        .O(\prdata_sr_reg[45]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[45]_i_5 
       (.I0(\prdata_sr[45]_i_9_n_0 ),
        .I1(\prdata_sr[45]_i_10_n_0 ),
        .O(\prdata_sr_reg[45]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[45]_i_6 
       (.I0(\prdata_sr[45]_i_11_n_0 ),
        .I1(\prdata_sr[45]_i_12_n_0 ),
        .O(\prdata_sr_reg[45]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[46] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[46]),
        .Q(prdata_sr[46]));
  MUXF8 \prdata_sr_reg[46]_i_3 
       (.I0(\prdata_sr_reg[46]_i_5_n_0 ),
        .I1(\prdata_sr_reg[46]_i_6_n_0 ),
        .O(\prdata_sr_reg[46]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[46]_i_5 
       (.I0(\prdata_sr[46]_i_9_n_0 ),
        .I1(\prdata_sr[46]_i_10_n_0 ),
        .O(\prdata_sr_reg[46]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[46]_i_6 
       (.I0(\prdata_sr[46]_i_11_n_0 ),
        .I1(\prdata_sr[46]_i_12_n_0 ),
        .O(\prdata_sr_reg[46]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[47] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[47]),
        .Q(prdata_sr[47]));
  MUXF8 \prdata_sr_reg[47]_i_3 
       (.I0(\prdata_sr_reg[47]_i_6_n_0 ),
        .I1(\prdata_sr_reg[47]_i_7_n_0 ),
        .O(\prdata_sr_reg[47]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[47]_i_6 
       (.I0(\prdata_sr[47]_i_11_n_0 ),
        .I1(\prdata_sr[47]_i_12_n_0 ),
        .O(\prdata_sr_reg[47]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[47]_i_7 
       (.I0(\prdata_sr[47]_i_13_n_0 ),
        .I1(\prdata_sr[47]_i_14_n_0 ),
        .O(\prdata_sr_reg[47]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[48] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[48]),
        .Q(prdata_sr[48]));
  MUXF8 \prdata_sr_reg[48]_i_3 
       (.I0(\prdata_sr_reg[48]_i_4_n_0 ),
        .I1(\prdata_sr_reg[48]_i_5_n_0 ),
        .O(\prdata_sr_reg[48]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[48]_i_4 
       (.I0(\prdata_sr[48]_i_6_n_0 ),
        .I1(\prdata_sr[48]_i_7_n_0 ),
        .O(\prdata_sr_reg[48]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[48]_i_5 
       (.I0(\prdata_sr[48]_i_8_n_0 ),
        .I1(\prdata_sr[48]_i_9_n_0 ),
        .O(\prdata_sr_reg[48]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[49] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[49]),
        .Q(prdata_sr[49]));
  MUXF8 \prdata_sr_reg[49]_i_3 
       (.I0(\prdata_sr_reg[49]_i_4_n_0 ),
        .I1(\prdata_sr_reg[49]_i_5_n_0 ),
        .O(\prdata_sr_reg[49]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[49]_i_4 
       (.I0(\prdata_sr[49]_i_6_n_0 ),
        .I1(\prdata_sr[49]_i_7_n_0 ),
        .O(\prdata_sr_reg[49]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[49]_i_5 
       (.I0(\prdata_sr[49]_i_8_n_0 ),
        .I1(\prdata_sr[49]_i_9_n_0 ),
        .O(\prdata_sr_reg[49]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[4] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[4]),
        .Q(prdata_sr[4]));
  MUXF8 \prdata_sr_reg[4]_i_3 
       (.I0(\prdata_sr_reg[4]_i_7_n_0 ),
        .I1(\prdata_sr_reg[4]_i_8_n_0 ),
        .O(\prdata_sr_reg[4]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[4]_i_7 
       (.I0(\prdata_sr[4]_i_11_n_0 ),
        .I1(\prdata_sr[4]_i_12_n_0 ),
        .O(\prdata_sr_reg[4]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[4]_i_8 
       (.I0(\prdata_sr[4]_i_13_n_0 ),
        .I1(\prdata_sr[4]_i_14_n_0 ),
        .O(\prdata_sr_reg[4]_i_8_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[50] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[50]),
        .Q(prdata_sr[50]));
  MUXF8 \prdata_sr_reg[50]_i_3 
       (.I0(\prdata_sr_reg[50]_i_4_n_0 ),
        .I1(\prdata_sr_reg[50]_i_5_n_0 ),
        .O(\prdata_sr_reg[50]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[50]_i_4 
       (.I0(\prdata_sr[50]_i_6_n_0 ),
        .I1(\prdata_sr[50]_i_7_n_0 ),
        .O(\prdata_sr_reg[50]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[50]_i_5 
       (.I0(\prdata_sr[50]_i_8_n_0 ),
        .I1(\prdata_sr[50]_i_9_n_0 ),
        .O(\prdata_sr_reg[50]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[51] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[51]),
        .Q(prdata_sr[51]));
  MUXF8 \prdata_sr_reg[51]_i_3 
       (.I0(\prdata_sr_reg[51]_i_4_n_0 ),
        .I1(\prdata_sr_reg[51]_i_5_n_0 ),
        .O(\prdata_sr_reg[51]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[51]_i_4 
       (.I0(\prdata_sr[51]_i_6_n_0 ),
        .I1(\prdata_sr[51]_i_7_n_0 ),
        .O(\prdata_sr_reg[51]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[51]_i_5 
       (.I0(\prdata_sr[51]_i_8_n_0 ),
        .I1(\prdata_sr[51]_i_9_n_0 ),
        .O(\prdata_sr_reg[51]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[52] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[52]),
        .Q(prdata_sr[52]));
  MUXF8 \prdata_sr_reg[52]_i_3 
       (.I0(\prdata_sr_reg[52]_i_4_n_0 ),
        .I1(\prdata_sr_reg[52]_i_5_n_0 ),
        .O(\prdata_sr_reg[52]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[52]_i_4 
       (.I0(\prdata_sr[52]_i_6_n_0 ),
        .I1(\prdata_sr[52]_i_7_n_0 ),
        .O(\prdata_sr_reg[52]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[52]_i_5 
       (.I0(\prdata_sr[52]_i_8_n_0 ),
        .I1(\prdata_sr[52]_i_9_n_0 ),
        .O(\prdata_sr_reg[52]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[53] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[53]),
        .Q(prdata_sr[53]));
  MUXF8 \prdata_sr_reg[53]_i_3 
       (.I0(\prdata_sr_reg[53]_i_4_n_0 ),
        .I1(\prdata_sr_reg[53]_i_5_n_0 ),
        .O(\prdata_sr_reg[53]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[53]_i_4 
       (.I0(\prdata_sr[53]_i_6_n_0 ),
        .I1(\prdata_sr[53]_i_7_n_0 ),
        .O(\prdata_sr_reg[53]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[53]_i_5 
       (.I0(\prdata_sr[53]_i_8_n_0 ),
        .I1(\prdata_sr[53]_i_9_n_0 ),
        .O(\prdata_sr_reg[53]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[54] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[54]),
        .Q(prdata_sr[54]));
  MUXF8 \prdata_sr_reg[54]_i_3 
       (.I0(\prdata_sr_reg[54]_i_4_n_0 ),
        .I1(\prdata_sr_reg[54]_i_5_n_0 ),
        .O(\prdata_sr_reg[54]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[54]_i_4 
       (.I0(\prdata_sr[54]_i_6_n_0 ),
        .I1(\prdata_sr[54]_i_7_n_0 ),
        .O(\prdata_sr_reg[54]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[54]_i_5 
       (.I0(\prdata_sr[54]_i_8_n_0 ),
        .I1(\prdata_sr[54]_i_9_n_0 ),
        .O(\prdata_sr_reg[54]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[55] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[55]),
        .Q(prdata_sr[55]));
  MUXF8 \prdata_sr_reg[55]_i_3 
       (.I0(\prdata_sr_reg[55]_i_4_n_0 ),
        .I1(\prdata_sr_reg[55]_i_5_n_0 ),
        .O(\prdata_sr_reg[55]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[55]_i_4 
       (.I0(\prdata_sr[55]_i_6_n_0 ),
        .I1(\prdata_sr[55]_i_7_n_0 ),
        .O(\prdata_sr_reg[55]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[55]_i_5 
       (.I0(\prdata_sr[55]_i_8_n_0 ),
        .I1(\prdata_sr[55]_i_9_n_0 ),
        .O(\prdata_sr_reg[55]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[56] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[56]),
        .Q(prdata_sr[56]));
  MUXF8 \prdata_sr_reg[56]_i_3 
       (.I0(\prdata_sr_reg[56]_i_4_n_0 ),
        .I1(\prdata_sr_reg[56]_i_5_n_0 ),
        .O(\prdata_sr_reg[56]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[56]_i_4 
       (.I0(\prdata_sr[56]_i_6_n_0 ),
        .I1(\prdata_sr[56]_i_7_n_0 ),
        .O(\prdata_sr_reg[56]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[56]_i_5 
       (.I0(\prdata_sr[56]_i_8_n_0 ),
        .I1(\prdata_sr[56]_i_9_n_0 ),
        .O(\prdata_sr_reg[56]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[57] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[57]),
        .Q(prdata_sr[57]));
  MUXF8 \prdata_sr_reg[57]_i_3 
       (.I0(\prdata_sr_reg[57]_i_4_n_0 ),
        .I1(\prdata_sr_reg[57]_i_5_n_0 ),
        .O(\prdata_sr_reg[57]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[57]_i_4 
       (.I0(\prdata_sr[57]_i_6_n_0 ),
        .I1(\prdata_sr[57]_i_7_n_0 ),
        .O(\prdata_sr_reg[57]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[57]_i_5 
       (.I0(\prdata_sr[57]_i_8_n_0 ),
        .I1(\prdata_sr[57]_i_9_n_0 ),
        .O(\prdata_sr_reg[57]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[58] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[58]),
        .Q(prdata_sr[58]));
  MUXF8 \prdata_sr_reg[58]_i_3 
       (.I0(\prdata_sr_reg[58]_i_4_n_0 ),
        .I1(\prdata_sr_reg[58]_i_5_n_0 ),
        .O(\prdata_sr_reg[58]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[58]_i_4 
       (.I0(\prdata_sr[58]_i_6_n_0 ),
        .I1(\prdata_sr[58]_i_7_n_0 ),
        .O(\prdata_sr_reg[58]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[58]_i_5 
       (.I0(\prdata_sr[58]_i_8_n_0 ),
        .I1(\prdata_sr[58]_i_9_n_0 ),
        .O(\prdata_sr_reg[58]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[59] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[59]),
        .Q(prdata_sr[59]));
  MUXF8 \prdata_sr_reg[59]_i_3 
       (.I0(\prdata_sr_reg[59]_i_4_n_0 ),
        .I1(\prdata_sr_reg[59]_i_5_n_0 ),
        .O(\prdata_sr_reg[59]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[59]_i_4 
       (.I0(\prdata_sr[59]_i_6_n_0 ),
        .I1(\prdata_sr[59]_i_7_n_0 ),
        .O(\prdata_sr_reg[59]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[59]_i_5 
       (.I0(\prdata_sr[59]_i_8_n_0 ),
        .I1(\prdata_sr[59]_i_9_n_0 ),
        .O(\prdata_sr_reg[59]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[5] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[5]),
        .Q(prdata_sr[5]));
  MUXF7 \prdata_sr_reg[5]_i_11 
       (.I0(\prdata_sr[5]_i_22_n_0 ),
        .I1(\prdata_sr[5]_i_23_n_0 ),
        .O(\prdata_sr_reg[5]_i_11_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[60] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[60]),
        .Q(prdata_sr[60]));
  MUXF8 \prdata_sr_reg[60]_i_3 
       (.I0(\prdata_sr_reg[60]_i_4_n_0 ),
        .I1(\prdata_sr_reg[60]_i_5_n_0 ),
        .O(\prdata_sr_reg[60]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[60]_i_4 
       (.I0(\prdata_sr[60]_i_6_n_0 ),
        .I1(\prdata_sr[60]_i_7_n_0 ),
        .O(\prdata_sr_reg[60]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[60]_i_5 
       (.I0(\prdata_sr[60]_i_8_n_0 ),
        .I1(\prdata_sr[60]_i_9_n_0 ),
        .O(\prdata_sr_reg[60]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[61] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[61]),
        .Q(prdata_sr[61]));
  MUXF8 \prdata_sr_reg[61]_i_3 
       (.I0(\prdata_sr_reg[61]_i_4_n_0 ),
        .I1(\prdata_sr_reg[61]_i_5_n_0 ),
        .O(\prdata_sr_reg[61]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[61]_i_4 
       (.I0(\prdata_sr[61]_i_6_n_0 ),
        .I1(\prdata_sr[61]_i_7_n_0 ),
        .O(\prdata_sr_reg[61]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[61]_i_5 
       (.I0(\prdata_sr[61]_i_8_n_0 ),
        .I1(\prdata_sr[61]_i_9_n_0 ),
        .O(\prdata_sr_reg[61]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[62] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[62]),
        .Q(prdata_sr[62]));
  MUXF8 \prdata_sr_reg[62]_i_3 
       (.I0(\prdata_sr_reg[62]_i_4_n_0 ),
        .I1(\prdata_sr_reg[62]_i_5_n_0 ),
        .O(\prdata_sr_reg[62]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[62]_i_4 
       (.I0(\prdata_sr[62]_i_6_n_0 ),
        .I1(\prdata_sr[62]_i_7_n_0 ),
        .O(\prdata_sr_reg[62]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[62]_i_5 
       (.I0(\prdata_sr[62]_i_8_n_0 ),
        .I1(\prdata_sr[62]_i_9_n_0 ),
        .O(\prdata_sr_reg[62]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[63] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[63]),
        .Q(prdata_sr[63]));
  MUXF8 \prdata_sr_reg[63]_i_3 
       (.I0(\prdata_sr_reg[63]_i_4_n_0 ),
        .I1(\prdata_sr_reg[63]_i_5_n_0 ),
        .O(\prdata_sr_reg[63]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[63]_i_4 
       (.I0(\prdata_sr[63]_i_6_n_0 ),
        .I1(\prdata_sr[63]_i_7_n_0 ),
        .O(\prdata_sr_reg[63]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[63]_i_5 
       (.I0(\prdata_sr[63]_i_8_n_0 ),
        .I1(\prdata_sr[63]_i_9_n_0 ),
        .O(\prdata_sr_reg[63]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[64] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[64]),
        .Q(prdata_sr[64]));
  MUXF8 \prdata_sr_reg[64]_i_3 
       (.I0(\prdata_sr_reg[64]_i_4_n_0 ),
        .I1(\prdata_sr_reg[64]_i_5_n_0 ),
        .O(\prdata_sr_reg[64]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[64]_i_4 
       (.I0(\prdata_sr[64]_i_6_n_0 ),
        .I1(\prdata_sr[64]_i_7_n_0 ),
        .O(\prdata_sr_reg[64]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[64]_i_5 
       (.I0(\prdata_sr[64]_i_8_n_0 ),
        .I1(\prdata_sr[64]_i_9_n_0 ),
        .O(\prdata_sr_reg[64]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[65] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[65]),
        .Q(prdata_sr[65]));
  MUXF8 \prdata_sr_reg[65]_i_3 
       (.I0(\prdata_sr_reg[65]_i_4_n_0 ),
        .I1(\prdata_sr_reg[65]_i_5_n_0 ),
        .O(\prdata_sr_reg[65]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[65]_i_4 
       (.I0(\prdata_sr[65]_i_6_n_0 ),
        .I1(\prdata_sr[65]_i_7_n_0 ),
        .O(\prdata_sr_reg[65]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[65]_i_5 
       (.I0(\prdata_sr[65]_i_8_n_0 ),
        .I1(\prdata_sr[65]_i_9_n_0 ),
        .O(\prdata_sr_reg[65]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[66] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[66]),
        .Q(prdata_sr[66]));
  MUXF8 \prdata_sr_reg[66]_i_3 
       (.I0(\prdata_sr_reg[66]_i_4_n_0 ),
        .I1(\prdata_sr_reg[66]_i_5_n_0 ),
        .O(\prdata_sr_reg[66]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[66]_i_4 
       (.I0(\prdata_sr[66]_i_6_n_0 ),
        .I1(\prdata_sr[66]_i_7_n_0 ),
        .O(\prdata_sr_reg[66]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[66]_i_5 
       (.I0(\prdata_sr[66]_i_8_n_0 ),
        .I1(\prdata_sr[66]_i_9_n_0 ),
        .O(\prdata_sr_reg[66]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[67] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[67]),
        .Q(prdata_sr[67]));
  MUXF8 \prdata_sr_reg[67]_i_3 
       (.I0(\prdata_sr_reg[67]_i_4_n_0 ),
        .I1(\prdata_sr_reg[67]_i_5_n_0 ),
        .O(\prdata_sr_reg[67]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[67]_i_4 
       (.I0(\prdata_sr[67]_i_6_n_0 ),
        .I1(\prdata_sr[67]_i_7_n_0 ),
        .O(\prdata_sr_reg[67]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[67]_i_5 
       (.I0(\prdata_sr[67]_i_8_n_0 ),
        .I1(\prdata_sr[67]_i_9_n_0 ),
        .O(\prdata_sr_reg[67]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[68] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[68]),
        .Q(prdata_sr[68]));
  MUXF8 \prdata_sr_reg[68]_i_3 
       (.I0(\prdata_sr_reg[68]_i_4_n_0 ),
        .I1(\prdata_sr_reg[68]_i_5_n_0 ),
        .O(\prdata_sr_reg[68]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[68]_i_4 
       (.I0(\prdata_sr[68]_i_6_n_0 ),
        .I1(\prdata_sr[68]_i_7_n_0 ),
        .O(\prdata_sr_reg[68]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[68]_i_5 
       (.I0(\prdata_sr[68]_i_8_n_0 ),
        .I1(\prdata_sr[68]_i_9_n_0 ),
        .O(\prdata_sr_reg[68]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[69] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[69]),
        .Q(prdata_sr[69]));
  MUXF8 \prdata_sr_reg[69]_i_3 
       (.I0(\prdata_sr_reg[69]_i_4_n_0 ),
        .I1(\prdata_sr_reg[69]_i_5_n_0 ),
        .O(\prdata_sr_reg[69]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[69]_i_4 
       (.I0(\prdata_sr[69]_i_6_n_0 ),
        .I1(\prdata_sr[69]_i_7_n_0 ),
        .O(\prdata_sr_reg[69]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[69]_i_5 
       (.I0(\prdata_sr[69]_i_8_n_0 ),
        .I1(\prdata_sr[69]_i_9_n_0 ),
        .O(\prdata_sr_reg[69]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[6] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[6]),
        .Q(prdata_sr[6]));
  MUXF7 \prdata_sr_reg[6]_i_4 
       (.I0(\prdata_sr[6]_i_12_n_0 ),
        .I1(\prdata_sr[6]_i_13_n_0 ),
        .O(\prdata_sr_reg[6]_i_4_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[70] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[70]),
        .Q(prdata_sr[70]));
  MUXF8 \prdata_sr_reg[70]_i_3 
       (.I0(\prdata_sr_reg[70]_i_4_n_0 ),
        .I1(\prdata_sr_reg[70]_i_5_n_0 ),
        .O(\prdata_sr_reg[70]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[70]_i_4 
       (.I0(\prdata_sr[70]_i_6_n_0 ),
        .I1(\prdata_sr[70]_i_7_n_0 ),
        .O(\prdata_sr_reg[70]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[70]_i_5 
       (.I0(\prdata_sr[70]_i_8_n_0 ),
        .I1(\prdata_sr[70]_i_9_n_0 ),
        .O(\prdata_sr_reg[70]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[71] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[71]),
        .Q(prdata_sr[71]));
  MUXF8 \prdata_sr_reg[71]_i_3 
       (.I0(\prdata_sr_reg[71]_i_4_n_0 ),
        .I1(\prdata_sr_reg[71]_i_5_n_0 ),
        .O(\prdata_sr_reg[71]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[71]_i_4 
       (.I0(\prdata_sr[71]_i_6_n_0 ),
        .I1(\prdata_sr[71]_i_7_n_0 ),
        .O(\prdata_sr_reg[71]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[71]_i_5 
       (.I0(\prdata_sr[71]_i_8_n_0 ),
        .I1(\prdata_sr[71]_i_9_n_0 ),
        .O(\prdata_sr_reg[71]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[72] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[72]),
        .Q(prdata_sr[72]));
  MUXF8 \prdata_sr_reg[72]_i_3 
       (.I0(\prdata_sr_reg[72]_i_4_n_0 ),
        .I1(\prdata_sr_reg[72]_i_5_n_0 ),
        .O(\prdata_sr_reg[72]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[72]_i_4 
       (.I0(\prdata_sr[72]_i_6_n_0 ),
        .I1(\prdata_sr[72]_i_7_n_0 ),
        .O(\prdata_sr_reg[72]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[72]_i_5 
       (.I0(\prdata_sr[72]_i_8_n_0 ),
        .I1(\prdata_sr[72]_i_9_n_0 ),
        .O(\prdata_sr_reg[72]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  FDCE \prdata_sr_reg[73] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[73]),
        .Q(prdata_sr[73]));
  MUXF8 \prdata_sr_reg[73]_i_3 
       (.I0(\prdata_sr_reg[73]_i_5_n_0 ),
        .I1(\prdata_sr_reg[73]_i_6_n_0 ),
        .O(\prdata_sr_reg[73]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF8 \prdata_sr_reg[73]_i_4 
       (.I0(\prdata_sr_reg[73]_i_7_n_0 ),
        .I1(\prdata_sr_reg[73]_i_8_n_0 ),
        .O(adc_read_dac_lvl[0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[73]_i_5 
       (.I0(\prdata_sr[73]_i_9_n_0 ),
        .I1(\prdata_sr[73]_i_10_n_0 ),
        .O(\prdata_sr_reg[73]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[73]_i_6 
       (.I0(\prdata_sr[73]_i_11_n_0 ),
        .I1(\prdata_sr[73]_i_12_n_0 ),
        .O(\prdata_sr_reg[73]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[73]_i_7 
       (.I0(\prdata_sr[73]_i_13_n_0 ),
        .I1(\prdata_sr[73]_i_14_n_0 ),
        .O(\prdata_sr_reg[73]_i_7_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[73]_i_8 
       (.I0(\prdata_sr[73]_i_15_n_0 ),
        .I1(\prdata_sr[73]_i_16_n_0 ),
        .O(\prdata_sr_reg[73]_i_8_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  FDCE \prdata_sr_reg[74] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[74]),
        .Q(prdata_sr[74]));
  MUXF8 \prdata_sr_reg[74]_i_3 
       (.I0(\prdata_sr_reg[74]_i_5_n_0 ),
        .I1(\prdata_sr_reg[74]_i_6_n_0 ),
        .O(\prdata_sr_reg[74]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF8 \prdata_sr_reg[74]_i_4 
       (.I0(\prdata_sr_reg[74]_i_7_n_0 ),
        .I1(\prdata_sr_reg[74]_i_8_n_0 ),
        .O(adc_read_dac_lvl[1]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[74]_i_5 
       (.I0(\prdata_sr[74]_i_9_n_0 ),
        .I1(\prdata_sr[74]_i_10_n_0 ),
        .O(\prdata_sr_reg[74]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[74]_i_6 
       (.I0(\prdata_sr[74]_i_11_n_0 ),
        .I1(\prdata_sr[74]_i_12_n_0 ),
        .O(\prdata_sr_reg[74]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[74]_i_7 
       (.I0(\prdata_sr[74]_i_13_n_0 ),
        .I1(\prdata_sr[74]_i_14_n_0 ),
        .O(\prdata_sr_reg[74]_i_7_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[74]_i_8 
       (.I0(\prdata_sr[74]_i_15_n_0 ),
        .I1(\prdata_sr[74]_i_16_n_0 ),
        .O(\prdata_sr_reg[74]_i_8_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  FDCE \prdata_sr_reg[75] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[75]),
        .Q(prdata_sr[75]));
  MUXF8 \prdata_sr_reg[75]_i_3 
       (.I0(\prdata_sr_reg[75]_i_5_n_0 ),
        .I1(\prdata_sr_reg[75]_i_6_n_0 ),
        .O(\prdata_sr_reg[75]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF8 \prdata_sr_reg[75]_i_4 
       (.I0(\prdata_sr_reg[75]_i_7_n_0 ),
        .I1(\prdata_sr_reg[75]_i_8_n_0 ),
        .O(adc_read_dac_lvl[2]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[75]_i_5 
       (.I0(\prdata_sr[75]_i_9_n_0 ),
        .I1(\prdata_sr[75]_i_10_n_0 ),
        .O(\prdata_sr_reg[75]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[75]_i_6 
       (.I0(\prdata_sr[75]_i_11_n_0 ),
        .I1(\prdata_sr[75]_i_12_n_0 ),
        .O(\prdata_sr_reg[75]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[75]_i_7 
       (.I0(\prdata_sr[75]_i_13_n_0 ),
        .I1(\prdata_sr[75]_i_14_n_0 ),
        .O(\prdata_sr_reg[75]_i_7_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[75]_i_8 
       (.I0(\prdata_sr[75]_i_15_n_0 ),
        .I1(\prdata_sr[75]_i_16_n_0 ),
        .O(\prdata_sr_reg[75]_i_8_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  FDCE \prdata_sr_reg[76] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[76]),
        .Q(prdata_sr[76]));
  MUXF8 \prdata_sr_reg[76]_i_3 
       (.I0(\prdata_sr_reg[76]_i_6_n_0 ),
        .I1(\prdata_sr_reg[76]_i_7_n_0 ),
        .O(\prdata_sr_reg[76]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF8 \prdata_sr_reg[76]_i_4 
       (.I0(\prdata_sr_reg[76]_i_8_n_0 ),
        .I1(\prdata_sr_reg[76]_i_9_n_0 ),
        .O(adc_read_dac_lvl[3]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[76]_i_6 
       (.I0(\prdata_sr[76]_i_10_n_0 ),
        .I1(\prdata_sr[76]_i_11_n_0 ),
        .O(\prdata_sr_reg[76]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[76]_i_7 
       (.I0(\prdata_sr[76]_i_12_n_0 ),
        .I1(\prdata_sr[76]_i_13_n_0 ),
        .O(\prdata_sr_reg[76]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[76]_i_8 
       (.I0(\prdata_sr[76]_i_14_n_0 ),
        .I1(\prdata_sr[76]_i_15_n_0 ),
        .O(\prdata_sr_reg[76]_i_8_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  MUXF7 \prdata_sr_reg[76]_i_9 
       (.I0(\prdata_sr[76]_i_16_n_0 ),
        .I1(\prdata_sr[76]_i_17_n_0 ),
        .O(\prdata_sr_reg[76]_i_9_n_0 ),
        .S(\prdata_sr_reg[117]_0 ));
  FDCE \prdata_sr_reg[77] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[77]),
        .Q(prdata_sr[77]));
  MUXF8 \prdata_sr_reg[77]_i_3 
       (.I0(\prdata_sr_reg[77]_i_5_n_0 ),
        .I1(\prdata_sr_reg[77]_i_6_n_0 ),
        .O(\prdata_sr_reg[77]_i_3_n_0 ),
        .S(\paddr_reg[3]_rep_n_0 ));
  MUXF7 \prdata_sr_reg[77]_i_5 
       (.I0(\prdata_sr[77]_i_8_n_0 ),
        .I1(\prdata_sr[77]_i_9_n_0 ),
        .O(\prdata_sr_reg[77]_i_5_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  MUXF7 \prdata_sr_reg[77]_i_6 
       (.I0(\prdata_sr[77]_i_10_n_0 ),
        .I1(\prdata_sr[77]_i_11_n_0 ),
        .O(\prdata_sr_reg[77]_i_6_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[78] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[78]),
        .Q(prdata_sr[78]));
  MUXF7 \prdata_sr_reg[78]_i_13 
       (.I0(\prdata_sr[78]_i_17_n_0 ),
        .I1(\prdata_sr[78]_i_18_n_0 ),
        .O(\prdata_sr_reg[78]_i_13_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[78]_i_14 
       (.I0(\prdata_sr[78]_i_19_n_0 ),
        .I1(\prdata_sr[78]_i_20_n_0 ),
        .O(\prdata_sr_reg[78]_i_14_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[78]_i_15 
       (.I0(\prdata_sr_reg[78]_i_21_n_0 ),
        .I1(\prdata_sr_reg[78]_i_22_n_0 ),
        .O(adc_lower_write_ref_lvl[0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF8 \prdata_sr_reg[78]_i_16 
       (.I0(\prdata_sr_reg[78]_i_23_n_0 ),
        .I1(\prdata_sr_reg[78]_i_24_n_0 ),
        .O(adc_upper_write_ref_lvl[0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[78]_i_21 
       (.I0(\prdata_sr[78]_i_25_n_0 ),
        .I1(\prdata_sr[78]_i_26_n_0 ),
        .O(\prdata_sr_reg[78]_i_21_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[78]_i_22 
       (.I0(\prdata_sr[78]_i_27_n_0 ),
        .I1(\prdata_sr[78]_i_28_n_0 ),
        .O(\prdata_sr_reg[78]_i_22_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[78]_i_23 
       (.I0(\prdata_sr[78]_i_29_n_0 ),
        .I1(\prdata_sr[78]_i_30_n_0 ),
        .O(\prdata_sr_reg[78]_i_23_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[78]_i_24 
       (.I0(\prdata_sr[78]_i_31_n_0 ),
        .I1(\prdata_sr[78]_i_32_n_0 ),
        .O(\prdata_sr_reg[78]_i_24_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[78]_i_3 
       (.I0(\prdata_sr_reg[78]_i_5_n_0 ),
        .I1(\prdata_sr_reg[78]_i_6_n_0 ),
        .O(\prdata_sr_reg[78]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[78]_i_5 
       (.I0(\prdata_sr[78]_i_9_n_0 ),
        .I1(\prdata_sr[78]_i_10_n_0 ),
        .O(\prdata_sr_reg[78]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[78]_i_6 
       (.I0(\prdata_sr[78]_i_11_n_0 ),
        .I1(\prdata_sr[78]_i_12_n_0 ),
        .O(\prdata_sr_reg[78]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep_n_0 ));
  MUXF8 \prdata_sr_reg[78]_i_7 
       (.I0(\prdata_sr_reg[78]_i_13_n_0 ),
        .I1(\prdata_sr_reg[78]_i_14_n_0 ),
        .O(adc_upper_read_ref_lvl[0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  FDCE \prdata_sr_reg[79] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[79]),
        .Q(prdata_sr[79]));
  MUXF7 \prdata_sr_reg[79]_i_13 
       (.I0(\prdata_sr[79]_i_17_n_0 ),
        .I1(\prdata_sr[79]_i_18_n_0 ),
        .O(\prdata_sr_reg[79]_i_13_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[79]_i_14 
       (.I0(\prdata_sr[79]_i_19_n_0 ),
        .I1(\prdata_sr[79]_i_20_n_0 ),
        .O(\prdata_sr_reg[79]_i_14_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[79]_i_15 
       (.I0(\prdata_sr_reg[79]_i_21_n_0 ),
        .I1(\prdata_sr_reg[79]_i_22_n_0 ),
        .O(\rangei_reg[3] [0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF8 \prdata_sr_reg[79]_i_16 
       (.I0(\prdata_sr_reg[79]_i_23_n_0 ),
        .I1(\prdata_sr_reg[79]_i_24_n_0 ),
        .O(\rangei_reg[3]_0 [0]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[79]_i_21 
       (.I0(\prdata_sr[79]_i_25_n_0 ),
        .I1(\prdata_sr[79]_i_26_n_0 ),
        .O(\prdata_sr_reg[79]_i_21_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[79]_i_22 
       (.I0(\prdata_sr[79]_i_27_n_0 ),
        .I1(\prdata_sr[79]_i_28_n_0 ),
        .O(\prdata_sr_reg[79]_i_22_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[79]_i_23 
       (.I0(\prdata_sr[79]_i_29_n_0 ),
        .I1(\prdata_sr[79]_i_30_n_0 ),
        .O(\prdata_sr_reg[79]_i_23_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[79]_i_24 
       (.I0(\prdata_sr[79]_i_31_n_0 ),
        .I1(\prdata_sr[79]_i_32_n_0 ),
        .O(\prdata_sr_reg[79]_i_24_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[79]_i_3 
       (.I0(\prdata_sr_reg[79]_i_5_n_0 ),
        .I1(\prdata_sr_reg[79]_i_6_n_0 ),
        .O(\prdata_sr_reg[79]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[79]_i_5 
       (.I0(\prdata_sr[79]_i_9_n_0 ),
        .I1(\prdata_sr[79]_i_10_n_0 ),
        .O(\prdata_sr_reg[79]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[79]_i_6 
       (.I0(\prdata_sr[79]_i_11_n_0 ),
        .I1(\prdata_sr[79]_i_12_n_0 ),
        .O(\prdata_sr_reg[79]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF8 \prdata_sr_reg[79]_i_7 
       (.I0(\prdata_sr_reg[79]_i_13_n_0 ),
        .I1(\prdata_sr_reg[79]_i_14_n_0 ),
        .O(adc_upper_read_ref_lvl[1]),
        .S(\prdata_sr_reg[118]_0 [2]));
  FDCE \prdata_sr_reg[7] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[7]),
        .Q(prdata_sr[7]));
  MUXF7 \prdata_sr_reg[7]_i_12 
       (.I0(\prdata_sr[7]_i_20_n_0 ),
        .I1(\prdata_sr[7]_i_21_n_0 ),
        .O(\prdata_sr_reg[7]_i_12_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[80] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[80]),
        .Q(prdata_sr[80]));
  MUXF7 \prdata_sr_reg[80]_i_13 
       (.I0(\prdata_sr[80]_i_17_n_0 ),
        .I1(\prdata_sr[80]_i_18_n_0 ),
        .O(\prdata_sr_reg[80]_i_13_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[80]_i_14 
       (.I0(\prdata_sr[80]_i_19_n_0 ),
        .I1(\prdata_sr[80]_i_20_n_0 ),
        .O(\prdata_sr_reg[80]_i_14_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[80]_i_15 
       (.I0(\prdata_sr_reg[80]_i_21_n_0 ),
        .I1(\prdata_sr_reg[80]_i_22_n_0 ),
        .O(\rangei_reg[3] [1]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF8 \prdata_sr_reg[80]_i_16 
       (.I0(\prdata_sr_reg[80]_i_23_n_0 ),
        .I1(\prdata_sr_reg[80]_i_24_n_0 ),
        .O(\rangei_reg[3]_0 [1]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[80]_i_21 
       (.I0(\prdata_sr[80]_i_25_n_0 ),
        .I1(\prdata_sr[80]_i_26_n_0 ),
        .O(\prdata_sr_reg[80]_i_21_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[80]_i_22 
       (.I0(\prdata_sr[80]_i_27_n_0 ),
        .I1(\prdata_sr[80]_i_28_n_0 ),
        .O(\prdata_sr_reg[80]_i_22_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[80]_i_23 
       (.I0(\prdata_sr[80]_i_29_n_0 ),
        .I1(\prdata_sr[80]_i_30_n_0 ),
        .O(\prdata_sr_reg[80]_i_23_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[80]_i_24 
       (.I0(\prdata_sr[80]_i_31_n_0 ),
        .I1(\prdata_sr[80]_i_32_n_0 ),
        .O(\prdata_sr_reg[80]_i_24_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[80]_i_3 
       (.I0(\prdata_sr_reg[80]_i_5_n_0 ),
        .I1(\prdata_sr_reg[80]_i_6_n_0 ),
        .O(\prdata_sr_reg[80]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[80]_i_5 
       (.I0(\prdata_sr[80]_i_9_n_0 ),
        .I1(\prdata_sr[80]_i_10_n_0 ),
        .O(\prdata_sr_reg[80]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[80]_i_6 
       (.I0(\prdata_sr[80]_i_11_n_0 ),
        .I1(\prdata_sr[80]_i_12_n_0 ),
        .O(\prdata_sr_reg[80]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF8 \prdata_sr_reg[80]_i_7 
       (.I0(\prdata_sr_reg[80]_i_13_n_0 ),
        .I1(\prdata_sr_reg[80]_i_14_n_0 ),
        .O(adc_upper_read_ref_lvl[2]),
        .S(\prdata_sr_reg[118]_0 [2]));
  FDCE \prdata_sr_reg[81] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[81]),
        .Q(prdata_sr[81]));
  MUXF7 \prdata_sr_reg[81]_i_13 
       (.I0(\prdata_sr[81]_i_17_n_0 ),
        .I1(\prdata_sr[81]_i_18_n_0 ),
        .O(\prdata_sr_reg[81]_i_13_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[81]_i_14 
       (.I0(\prdata_sr[81]_i_19_n_0 ),
        .I1(\prdata_sr[81]_i_20_n_0 ),
        .O(\prdata_sr_reg[81]_i_14_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[81]_i_15 
       (.I0(\prdata_sr_reg[81]_i_21_n_0 ),
        .I1(\prdata_sr_reg[81]_i_22_n_0 ),
        .O(\rangei_reg[3] [2]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF8 \prdata_sr_reg[81]_i_16 
       (.I0(\prdata_sr_reg[81]_i_23_n_0 ),
        .I1(\prdata_sr_reg[81]_i_24_n_0 ),
        .O(\rangei_reg[3]_0 [2]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[81]_i_21 
       (.I0(\prdata_sr[81]_i_25_n_0 ),
        .I1(\prdata_sr[81]_i_26_n_0 ),
        .O(\prdata_sr_reg[81]_i_21_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[81]_i_22 
       (.I0(\prdata_sr[81]_i_27_n_0 ),
        .I1(\prdata_sr[81]_i_28_n_0 ),
        .O(\prdata_sr_reg[81]_i_22_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[81]_i_23 
       (.I0(\prdata_sr[81]_i_29_n_0 ),
        .I1(\prdata_sr[81]_i_30_n_0 ),
        .O(\prdata_sr_reg[81]_i_23_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[81]_i_24 
       (.I0(\prdata_sr[81]_i_31_n_0 ),
        .I1(\prdata_sr[81]_i_32_n_0 ),
        .O(\prdata_sr_reg[81]_i_24_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[81]_i_3 
       (.I0(\prdata_sr_reg[81]_i_5_n_0 ),
        .I1(\prdata_sr_reg[81]_i_6_n_0 ),
        .O(\prdata_sr_reg[81]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[81]_i_5 
       (.I0(\prdata_sr[81]_i_9_n_0 ),
        .I1(\prdata_sr[81]_i_10_n_0 ),
        .O(\prdata_sr_reg[81]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[81]_i_6 
       (.I0(\prdata_sr[81]_i_11_n_0 ),
        .I1(\prdata_sr[81]_i_12_n_0 ),
        .O(\prdata_sr_reg[81]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF8 \prdata_sr_reg[81]_i_7 
       (.I0(\prdata_sr_reg[81]_i_13_n_0 ),
        .I1(\prdata_sr_reg[81]_i_14_n_0 ),
        .O(adc_upper_read_ref_lvl[3]),
        .S(\prdata_sr_reg[118]_0 [2]));
  FDCE \prdata_sr_reg[82] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[82]),
        .Q(prdata_sr[82]));
  MUXF7 \prdata_sr_reg[82]_i_14 
       (.I0(\prdata_sr[82]_i_18_n_0 ),
        .I1(\prdata_sr[82]_i_19_n_0 ),
        .O(\prdata_sr_reg[82]_i_14_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[82]_i_15 
       (.I0(\prdata_sr[82]_i_20_n_0 ),
        .I1(\prdata_sr[82]_i_21_n_0 ),
        .O(\prdata_sr_reg[82]_i_15_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[82]_i_16 
       (.I0(\prdata_sr_reg[82]_i_22_n_0 ),
        .I1(\prdata_sr_reg[82]_i_23_n_0 ),
        .O(adc_lower_write_ref_lvl[4]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF8 \prdata_sr_reg[82]_i_17 
       (.I0(\prdata_sr_reg[82]_i_24_n_0 ),
        .I1(\prdata_sr_reg[82]_i_25_n_0 ),
        .O(adc_upper_write_ref_lvl[4]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[82]_i_22 
       (.I0(\prdata_sr[82]_i_26_n_0 ),
        .I1(\prdata_sr[82]_i_27_n_0 ),
        .O(\prdata_sr_reg[82]_i_22_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[82]_i_23 
       (.I0(\prdata_sr[82]_i_28_n_0 ),
        .I1(\prdata_sr[82]_i_29_n_0 ),
        .O(\prdata_sr_reg[82]_i_23_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[82]_i_24 
       (.I0(\prdata_sr[82]_i_30_n_0 ),
        .I1(\prdata_sr[82]_i_31_n_0 ),
        .O(\prdata_sr_reg[82]_i_24_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[82]_i_25 
       (.I0(\prdata_sr[82]_i_32_n_0 ),
        .I1(\prdata_sr[82]_i_33_n_0 ),
        .O(\prdata_sr_reg[82]_i_25_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[82]_i_3 
       (.I0(\prdata_sr_reg[82]_i_5_n_0 ),
        .I1(\prdata_sr_reg[82]_i_6_n_0 ),
        .O(\prdata_sr_reg[82]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[82]_i_5 
       (.I0(\prdata_sr[82]_i_10_n_0 ),
        .I1(\prdata_sr[82]_i_11_n_0 ),
        .O(\prdata_sr_reg[82]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[82]_i_6 
       (.I0(\prdata_sr[82]_i_12_n_0 ),
        .I1(\prdata_sr[82]_i_13_n_0 ),
        .O(\prdata_sr_reg[82]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF8 \prdata_sr_reg[82]_i_8 
       (.I0(\prdata_sr_reg[82]_i_14_n_0 ),
        .I1(\prdata_sr_reg[82]_i_15_n_0 ),
        .O(adc_upper_read_ref_lvl[4]),
        .S(\prdata_sr_reg[118]_0 [2]));
  FDCE \prdata_sr_reg[83] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[83]),
        .Q(prdata_sr[83]));
  MUXF7 \prdata_sr_reg[83]_i_16 
       (.I0(\prdata_sr[83]_i_20_n_0 ),
        .I1(\prdata_sr[83]_i_21_n_0 ),
        .O(\prdata_sr_reg[83]_i_16_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[83]_i_17 
       (.I0(\prdata_sr[83]_i_22_n_0 ),
        .I1(\prdata_sr[83]_i_23_n_0 ),
        .O(\prdata_sr_reg[83]_i_17_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[83]_i_18 
       (.I0(\prdata_sr_reg[83]_i_24_n_0 ),
        .I1(\prdata_sr_reg[83]_i_25_n_0 ),
        .O(adc_lower_write_ref_lvl[5]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF8 \prdata_sr_reg[83]_i_19 
       (.I0(\prdata_sr_reg[83]_i_26_n_0 ),
        .I1(\prdata_sr_reg[83]_i_27_n_0 ),
        .O(adc_upper_write_ref_lvl[5]),
        .S(\prdata_sr_reg[118]_0 [2]));
  MUXF7 \prdata_sr_reg[83]_i_24 
       (.I0(\prdata_sr[83]_i_28_n_0 ),
        .I1(\prdata_sr[83]_i_29_n_0 ),
        .O(\prdata_sr_reg[83]_i_24_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[83]_i_25 
       (.I0(\prdata_sr[83]_i_30_n_0 ),
        .I1(\prdata_sr[83]_i_31_n_0 ),
        .O(\prdata_sr_reg[83]_i_25_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[83]_i_26 
       (.I0(\prdata_sr[83]_i_32_n_0 ),
        .I1(\prdata_sr[83]_i_33_n_0 ),
        .O(\prdata_sr_reg[83]_i_26_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF7 \prdata_sr_reg[83]_i_27 
       (.I0(\prdata_sr[83]_i_34_n_0 ),
        .I1(\prdata_sr[83]_i_35_n_0 ),
        .O(\prdata_sr_reg[83]_i_27_n_0 ),
        .S(\prdata_sr_reg[82]_i_8_0 ));
  MUXF8 \prdata_sr_reg[83]_i_3 
       (.I0(\prdata_sr_reg[83]_i_6_n_0 ),
        .I1(\prdata_sr_reg[83]_i_7_n_0 ),
        .O(\prdata_sr_reg[83]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[83]_i_6 
       (.I0(\prdata_sr[83]_i_12_n_0 ),
        .I1(\prdata_sr[83]_i_13_n_0 ),
        .O(\prdata_sr_reg[83]_i_6_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[83]_i_7 
       (.I0(\prdata_sr[83]_i_14_n_0 ),
        .I1(\prdata_sr[83]_i_15_n_0 ),
        .O(\prdata_sr_reg[83]_i_7_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF8 \prdata_sr_reg[83]_i_8 
       (.I0(\prdata_sr_reg[83]_i_16_n_0 ),
        .I1(\prdata_sr_reg[83]_i_17_n_0 ),
        .O(adc_upper_read_ref_lvl[5]),
        .S(\prdata_sr_reg[118]_0 [2]));
  FDCE \prdata_sr_reg[84] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[84]),
        .Q(prdata_sr[84]));
  MUXF8 \prdata_sr_reg[84]_i_3 
       (.I0(\prdata_sr_reg[84]_i_4_n_0 ),
        .I1(\prdata_sr_reg[84]_i_5_n_0 ),
        .O(\prdata_sr_reg[84]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[84]_i_4 
       (.I0(\prdata_sr[84]_i_6_n_0 ),
        .I1(\prdata_sr[84]_i_7_n_0 ),
        .O(\prdata_sr_reg[84]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[84]_i_5 
       (.I0(\prdata_sr[84]_i_8_n_0 ),
        .I1(\prdata_sr[84]_i_9_n_0 ),
        .O(\prdata_sr_reg[84]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[85] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[85]),
        .Q(prdata_sr[85]));
  MUXF8 \prdata_sr_reg[85]_i_3 
       (.I0(\prdata_sr_reg[85]_i_4_n_0 ),
        .I1(\prdata_sr_reg[85]_i_5_n_0 ),
        .O(\prdata_sr_reg[85]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[85]_i_4 
       (.I0(\prdata_sr[85]_i_6_n_0 ),
        .I1(\prdata_sr[85]_i_7_n_0 ),
        .O(\prdata_sr_reg[85]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[85]_i_5 
       (.I0(\prdata_sr[85]_i_8_n_0 ),
        .I1(\prdata_sr[85]_i_9_n_0 ),
        .O(\prdata_sr_reg[85]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[86] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[86]),
        .Q(prdata_sr[86]));
  MUXF8 \prdata_sr_reg[86]_i_3 
       (.I0(\prdata_sr_reg[86]_i_4_n_0 ),
        .I1(\prdata_sr_reg[86]_i_5_n_0 ),
        .O(\prdata_sr_reg[86]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[86]_i_4 
       (.I0(\prdata_sr[86]_i_6_n_0 ),
        .I1(\prdata_sr[86]_i_7_n_0 ),
        .O(\prdata_sr_reg[86]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[86]_i_5 
       (.I0(\prdata_sr[86]_i_8_n_0 ),
        .I1(\prdata_sr[86]_i_9_n_0 ),
        .O(\prdata_sr_reg[86]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[87] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[87]),
        .Q(prdata_sr[87]));
  MUXF8 \prdata_sr_reg[87]_i_3 
       (.I0(\prdata_sr_reg[87]_i_4_n_0 ),
        .I1(\prdata_sr_reg[87]_i_5_n_0 ),
        .O(\prdata_sr_reg[87]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[87]_i_4 
       (.I0(\prdata_sr[87]_i_6_n_0 ),
        .I1(\prdata_sr[87]_i_7_n_0 ),
        .O(\prdata_sr_reg[87]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[87]_i_5 
       (.I0(\prdata_sr[87]_i_8_n_0 ),
        .I1(\prdata_sr[87]_i_9_n_0 ),
        .O(\prdata_sr_reg[87]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[88] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[88]),
        .Q(prdata_sr[88]));
  MUXF8 \prdata_sr_reg[88]_i_3 
       (.I0(\prdata_sr_reg[88]_i_4_n_0 ),
        .I1(\prdata_sr_reg[88]_i_5_n_0 ),
        .O(\prdata_sr_reg[88]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[88]_i_4 
       (.I0(\prdata_sr[88]_i_6_n_0 ),
        .I1(\prdata_sr[88]_i_7_n_0 ),
        .O(\prdata_sr_reg[88]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[88]_i_5 
       (.I0(\prdata_sr[88]_i_8_n_0 ),
        .I1(\prdata_sr[88]_i_9_n_0 ),
        .O(\prdata_sr_reg[88]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[89] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[89]),
        .Q(prdata_sr[89]));
  MUXF8 \prdata_sr_reg[89]_i_3 
       (.I0(\prdata_sr_reg[89]_i_4_n_0 ),
        .I1(\prdata_sr_reg[89]_i_5_n_0 ),
        .O(\prdata_sr_reg[89]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[89]_i_4 
       (.I0(\prdata_sr[89]_i_6_n_0 ),
        .I1(\prdata_sr[89]_i_7_n_0 ),
        .O(\prdata_sr_reg[89]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[89]_i_5 
       (.I0(\prdata_sr[89]_i_8_n_0 ),
        .I1(\prdata_sr[89]_i_9_n_0 ),
        .O(\prdata_sr_reg[89]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[8] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[8]),
        .Q(prdata_sr[8]));
  MUXF7 \prdata_sr_reg[8]_i_7 
       (.I0(\prdata_sr[8]_i_15_n_0 ),
        .I1(\prdata_sr[8]_i_16_n_0 ),
        .O(\prdata_sr_reg[8]_i_7_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  FDCE \prdata_sr_reg[90] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[90]),
        .Q(prdata_sr[90]));
  MUXF8 \prdata_sr_reg[90]_i_3 
       (.I0(\prdata_sr_reg[90]_i_4_n_0 ),
        .I1(\prdata_sr_reg[90]_i_5_n_0 ),
        .O(\prdata_sr_reg[90]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[90]_i_4 
       (.I0(\prdata_sr[90]_i_6_n_0 ),
        .I1(\prdata_sr[90]_i_7_n_0 ),
        .O(\prdata_sr_reg[90]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[90]_i_5 
       (.I0(\prdata_sr[90]_i_8_n_0 ),
        .I1(\prdata_sr[90]_i_9_n_0 ),
        .O(\prdata_sr_reg[90]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[91] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[91]),
        .Q(prdata_sr[91]));
  MUXF8 \prdata_sr_reg[91]_i_3 
       (.I0(\prdata_sr_reg[91]_i_4_n_0 ),
        .I1(\prdata_sr_reg[91]_i_5_n_0 ),
        .O(\prdata_sr_reg[91]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[91]_i_4 
       (.I0(\prdata_sr[91]_i_6_n_0 ),
        .I1(\prdata_sr[91]_i_7_n_0 ),
        .O(\prdata_sr_reg[91]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[91]_i_5 
       (.I0(\prdata_sr[91]_i_8_n_0 ),
        .I1(\prdata_sr[91]_i_9_n_0 ),
        .O(\prdata_sr_reg[91]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[92] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[92]),
        .Q(prdata_sr[92]));
  MUXF8 \prdata_sr_reg[92]_i_3 
       (.I0(\prdata_sr_reg[92]_i_4_n_0 ),
        .I1(\prdata_sr_reg[92]_i_5_n_0 ),
        .O(\prdata_sr_reg[92]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[92]_i_4 
       (.I0(\prdata_sr[92]_i_6_n_0 ),
        .I1(\prdata_sr[92]_i_7_n_0 ),
        .O(\prdata_sr_reg[92]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[92]_i_5 
       (.I0(\prdata_sr[92]_i_8_n_0 ),
        .I1(\prdata_sr[92]_i_9_n_0 ),
        .O(\prdata_sr_reg[92]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[93] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[93]),
        .Q(prdata_sr[93]));
  MUXF8 \prdata_sr_reg[93]_i_3 
       (.I0(\prdata_sr_reg[93]_i_4_n_0 ),
        .I1(\prdata_sr_reg[93]_i_5_n_0 ),
        .O(\prdata_sr_reg[93]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[93]_i_4 
       (.I0(\prdata_sr[93]_i_6_n_0 ),
        .I1(\prdata_sr[93]_i_7_n_0 ),
        .O(\prdata_sr_reg[93]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[93]_i_5 
       (.I0(\prdata_sr[93]_i_8_n_0 ),
        .I1(\prdata_sr[93]_i_9_n_0 ),
        .O(\prdata_sr_reg[93]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[94] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[94]),
        .Q(prdata_sr[94]));
  MUXF8 \prdata_sr_reg[94]_i_3 
       (.I0(\prdata_sr_reg[94]_i_4_n_0 ),
        .I1(\prdata_sr_reg[94]_i_5_n_0 ),
        .O(\prdata_sr_reg[94]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[94]_i_4 
       (.I0(\prdata_sr[94]_i_6_n_0 ),
        .I1(\prdata_sr[94]_i_7_n_0 ),
        .O(\prdata_sr_reg[94]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[94]_i_5 
       (.I0(\prdata_sr[94]_i_8_n_0 ),
        .I1(\prdata_sr[94]_i_9_n_0 ),
        .O(\prdata_sr_reg[94]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[95] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[95]),
        .Q(prdata_sr[95]));
  MUXF8 \prdata_sr_reg[95]_i_3 
       (.I0(\prdata_sr_reg[95]_i_4_n_0 ),
        .I1(\prdata_sr_reg[95]_i_5_n_0 ),
        .O(\prdata_sr_reg[95]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[95]_i_4 
       (.I0(\prdata_sr[95]_i_6_n_0 ),
        .I1(\prdata_sr[95]_i_7_n_0 ),
        .O(\prdata_sr_reg[95]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[95]_i_5 
       (.I0(\prdata_sr[95]_i_8_n_0 ),
        .I1(\prdata_sr[95]_i_9_n_0 ),
        .O(\prdata_sr_reg[95]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[96] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[96]),
        .Q(prdata_sr[96]));
  MUXF8 \prdata_sr_reg[96]_i_3 
       (.I0(\prdata_sr_reg[96]_i_4_n_0 ),
        .I1(\prdata_sr_reg[96]_i_5_n_0 ),
        .O(\prdata_sr_reg[96]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[96]_i_4 
       (.I0(\prdata_sr[96]_i_6_n_0 ),
        .I1(\prdata_sr[96]_i_7_n_0 ),
        .O(\prdata_sr_reg[96]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[96]_i_5 
       (.I0(\prdata_sr[96]_i_8_n_0 ),
        .I1(\prdata_sr[96]_i_9_n_0 ),
        .O(\prdata_sr_reg[96]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[97] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[97]),
        .Q(prdata_sr[97]));
  MUXF8 \prdata_sr_reg[97]_i_3 
       (.I0(\prdata_sr_reg[97]_i_4_n_0 ),
        .I1(\prdata_sr_reg[97]_i_5_n_0 ),
        .O(\prdata_sr_reg[97]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[97]_i_4 
       (.I0(\prdata_sr[97]_i_6_n_0 ),
        .I1(\prdata_sr[97]_i_7_n_0 ),
        .O(\prdata_sr_reg[97]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[97]_i_5 
       (.I0(\prdata_sr[97]_i_8_n_0 ),
        .I1(\prdata_sr[97]_i_9_n_0 ),
        .O(\prdata_sr_reg[97]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[98] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[98]),
        .Q(prdata_sr[98]));
  MUXF8 \prdata_sr_reg[98]_i_3 
       (.I0(\prdata_sr_reg[98]_i_4_n_0 ),
        .I1(\prdata_sr_reg[98]_i_5_n_0 ),
        .O(\prdata_sr_reg[98]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[98]_i_4 
       (.I0(\prdata_sr[98]_i_6_n_0 ),
        .I1(\prdata_sr[98]_i_7_n_0 ),
        .O(\prdata_sr_reg[98]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[98]_i_5 
       (.I0(\prdata_sr[98]_i_8_n_0 ),
        .I1(\prdata_sr[98]_i_9_n_0 ),
        .O(\prdata_sr_reg[98]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[99] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[99]),
        .Q(prdata_sr[99]));
  MUXF8 \prdata_sr_reg[99]_i_3 
       (.I0(\prdata_sr_reg[99]_i_4_n_0 ),
        .I1(\prdata_sr_reg[99]_i_5_n_0 ),
        .O(\prdata_sr_reg[99]_i_3_n_0 ),
        .S(\paddr_reg_n_0_[3] ));
  MUXF7 \prdata_sr_reg[99]_i_4 
       (.I0(\prdata_sr[99]_i_6_n_0 ),
        .I1(\prdata_sr[99]_i_7_n_0 ),
        .O(\prdata_sr_reg[99]_i_4_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  MUXF7 \prdata_sr_reg[99]_i_5 
       (.I0(\prdata_sr[99]_i_8_n_0 ),
        .I1(\prdata_sr[99]_i_9_n_0 ),
        .O(\prdata_sr_reg[99]_i_5_n_0 ),
        .S(\paddr_reg[2]_rep__0_n_0 ));
  FDCE \prdata_sr_reg[9] 
       (.C(sclk),
        .CE(prdata_sr_d_0),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(prdata_sr_d[9]),
        .Q(prdata_sr[9]));
  MUXF7 \prdata_sr_reg[9]_i_10 
       (.I0(\prdata_sr[9]_i_19_n_0 ),
        .I1(\prdata_sr[9]_i_20_n_0 ),
        .O(\prdata_sr_reg[9]_i_10_n_0 ),
        .S(\paddr_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hA9999999FFFFFFFF)) 
    preset_n_i_1
       (.I0(\FSM_onehot_apb_st_reg[0] ),
        .I1(apb_st_reg[0]),
        .I2(apb_st_reg[1]),
        .I3(\FSM_onehot_apb_st_reg[0]_0 ),
        .I4(pwrite_reg_0),
        .I5(assert_preset),
        .O(\FSM_onehot_apb_st_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \prog_cnfg_bits[0][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\paddr_reg[2]_12 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \prog_cnfg_bits[10][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\paddr_reg[2]_10 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \prog_cnfg_bits[11][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(misc_cnfg_bits1),
        .I3(Q[0]),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(\paddr_reg[3]_rep_n_0 ),
        .O(\paddr_reg[2]_11 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \prog_cnfg_bits[12][159]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(misc_cnfg_bits1),
        .O(\paddr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \prog_cnfg_bits[13][159]_i_1 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(misc_cnfg_bits1),
        .O(\paddr_reg[4]_rep__0_4 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \prog_cnfg_bits[14][159]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(misc_cnfg_bits1),
        .O(\paddr_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \prog_cnfg_bits[15][159]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .I4(\paddr_reg[4]_rep__0_n_0 ),
        .I5(misc_cnfg_bits1),
        .O(\paddr_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \prog_cnfg_bits[1][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\paddr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \prog_cnfg_bits[2][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\paddr_reg[2]_9 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \prog_cnfg_bits[3][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\paddr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \prog_cnfg_bits[4][159]_i_1 
       (.I0(Q[1]),
        .I1(misc_cnfg_bits1),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\paddr_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \prog_cnfg_bits[5][159]_i_1 
       (.I0(Q[1]),
        .I1(misc_cnfg_bits1),
        .I2(\paddr_reg_n_0_[2] ),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \prog_cnfg_bits[6][159]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(misc_cnfg_bits1),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(\paddr_reg[3]_rep_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\paddr_reg[2]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \prog_cnfg_bits[7][159]_i_1 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(Q[0]),
        .I3(misc_cnfg_bits1),
        .I4(\paddr_reg_n_0_[2] ),
        .I5(Q[1]),
        .O(\paddr_reg[4]_rep__0_6 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \prog_cnfg_bits[8][159]_i_1 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(Q[0]),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(misc_cnfg_bits1),
        .O(\paddr_reg[4]_rep__0_5 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \prog_cnfg_bits[9][159]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg[4]_rep__0_n_0 ),
        .I4(\paddr_reg[3]_rep_n_0 ),
        .I5(\paddr_reg_n_0_[2] ),
        .O(\paddr_reg[1]_4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \pwdata[159]_i_1 
       (.I0(pwrite),
        .I1(spi_st),
        .I2(\prdata_sr[159]_i_4_n_0 ),
        .O(pwdata_d));
  FDCE \pwdata_reg[0] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(mosi_ne),
        .Q(\pwdata_reg[159]_0 [0]));
  FDCE \pwdata_reg[100] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [99]),
        .Q(\pwdata_reg[159]_0 [100]));
  FDCE \pwdata_reg[101] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [100]),
        .Q(\pwdata_reg[159]_0 [101]));
  FDCE \pwdata_reg[102] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [101]),
        .Q(\pwdata_reg[159]_0 [102]));
  FDCE \pwdata_reg[103] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [102]),
        .Q(\pwdata_reg[159]_0 [103]));
  FDCE \pwdata_reg[104] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [103]),
        .Q(\pwdata_reg[159]_0 [104]));
  FDCE \pwdata_reg[105] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [104]),
        .Q(\pwdata_reg[159]_0 [105]));
  FDCE \pwdata_reg[106] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [105]),
        .Q(\pwdata_reg[159]_0 [106]));
  FDCE \pwdata_reg[107] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [106]),
        .Q(\pwdata_reg[159]_0 [107]));
  FDCE \pwdata_reg[108] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [107]),
        .Q(\pwdata_reg[159]_0 [108]));
  FDCE \pwdata_reg[109] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [108]),
        .Q(\pwdata_reg[159]_0 [109]));
  FDCE \pwdata_reg[10] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [9]),
        .Q(\pwdata_reg[159]_0 [10]));
  FDCE \pwdata_reg[110] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [109]),
        .Q(\pwdata_reg[159]_0 [110]));
  FDCE \pwdata_reg[111] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [110]),
        .Q(\pwdata_reg[159]_0 [111]));
  FDCE \pwdata_reg[112] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [111]),
        .Q(\pwdata_reg[159]_0 [112]));
  FDCE \pwdata_reg[113] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [112]),
        .Q(\pwdata_reg[159]_0 [113]));
  FDCE \pwdata_reg[114] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [113]),
        .Q(\pwdata_reg[159]_0 [114]));
  FDCE \pwdata_reg[115] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [114]),
        .Q(\pwdata_reg[159]_0 [115]));
  FDCE \pwdata_reg[116] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [115]),
        .Q(\pwdata_reg[159]_0 [116]));
  FDCE \pwdata_reg[117] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [116]),
        .Q(\pwdata_reg[159]_0 [117]));
  FDCE \pwdata_reg[118] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [117]),
        .Q(\pwdata_reg[159]_0 [118]));
  FDCE \pwdata_reg[119] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [118]),
        .Q(\pwdata_reg[159]_0 [119]));
  FDCE \pwdata_reg[11] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [10]),
        .Q(\pwdata_reg[159]_0 [11]));
  FDCE \pwdata_reg[120] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [119]),
        .Q(\pwdata_reg[159]_0 [120]));
  FDCE \pwdata_reg[121] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [120]),
        .Q(\pwdata_reg[159]_0 [121]));
  FDCE \pwdata_reg[122] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [121]),
        .Q(\pwdata_reg[159]_0 [122]));
  FDCE \pwdata_reg[123] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [122]),
        .Q(\pwdata_reg[159]_0 [123]));
  FDCE \pwdata_reg[124] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [123]),
        .Q(\pwdata_reg[159]_0 [124]));
  FDCE \pwdata_reg[125] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [124]),
        .Q(\pwdata_reg[159]_0 [125]));
  FDCE \pwdata_reg[126] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [125]),
        .Q(\pwdata_reg[159]_0 [126]));
  FDCE \pwdata_reg[127] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [126]),
        .Q(\pwdata_reg[159]_0 [127]));
  FDCE \pwdata_reg[128] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [127]),
        .Q(\pwdata_reg[159]_0 [128]));
  FDCE \pwdata_reg[129] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [128]),
        .Q(\pwdata_reg[159]_0 [129]));
  FDCE \pwdata_reg[12] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [11]),
        .Q(\pwdata_reg[159]_0 [12]));
  FDCE \pwdata_reg[130] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [129]),
        .Q(\pwdata_reg[159]_0 [130]));
  FDCE \pwdata_reg[131] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [130]),
        .Q(\pwdata_reg[159]_0 [131]));
  FDCE \pwdata_reg[132] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [131]),
        .Q(\pwdata_reg[159]_0 [132]));
  FDCE \pwdata_reg[133] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [132]),
        .Q(\pwdata_reg[159]_0 [133]));
  FDCE \pwdata_reg[134] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [133]),
        .Q(\pwdata_reg[159]_0 [134]));
  FDCE \pwdata_reg[135] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [134]),
        .Q(\pwdata_reg[159]_0 [135]));
  FDCE \pwdata_reg[136] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [135]),
        .Q(\pwdata_reg[159]_0 [136]));
  FDCE \pwdata_reg[137] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [136]),
        .Q(\pwdata_reg[159]_0 [137]));
  FDCE \pwdata_reg[138] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [137]),
        .Q(\pwdata_reg[159]_0 [138]));
  FDCE \pwdata_reg[139] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [138]),
        .Q(\pwdata_reg[159]_0 [139]));
  FDCE \pwdata_reg[13] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [12]),
        .Q(\pwdata_reg[159]_0 [13]));
  FDCE \pwdata_reg[140] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [139]),
        .Q(\pwdata_reg[159]_0 [140]));
  FDCE \pwdata_reg[141] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [140]),
        .Q(\pwdata_reg[159]_0 [141]));
  FDCE \pwdata_reg[142] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [141]),
        .Q(\pwdata_reg[159]_0 [142]));
  FDCE \pwdata_reg[143] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [142]),
        .Q(\pwdata_reg[159]_0 [143]));
  FDCE \pwdata_reg[144] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [143]),
        .Q(\pwdata_reg[159]_0 [144]));
  FDCE \pwdata_reg[145] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [144]),
        .Q(\pwdata_reg[159]_0 [145]));
  FDCE \pwdata_reg[146] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [145]),
        .Q(\pwdata_reg[159]_0 [146]));
  FDCE \pwdata_reg[147] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [146]),
        .Q(\pwdata_reg[159]_0 [147]));
  FDCE \pwdata_reg[148] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [147]),
        .Q(\pwdata_reg[159]_0 [148]));
  FDCE \pwdata_reg[149] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [148]),
        .Q(\pwdata_reg[159]_0 [149]));
  FDCE \pwdata_reg[14] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [13]),
        .Q(\pwdata_reg[159]_0 [14]));
  FDCE \pwdata_reg[150] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [149]),
        .Q(\pwdata_reg[159]_0 [150]));
  FDCE \pwdata_reg[151] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [150]),
        .Q(\pwdata_reg[159]_0 [151]));
  FDCE \pwdata_reg[152] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [151]),
        .Q(\pwdata_reg[159]_0 [152]));
  FDCE \pwdata_reg[153] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [152]),
        .Q(\pwdata_reg[159]_0 [153]));
  FDCE \pwdata_reg[154] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [153]),
        .Q(\pwdata_reg[159]_0 [154]));
  FDCE \pwdata_reg[155] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [154]),
        .Q(\pwdata_reg[159]_0 [155]));
  FDCE \pwdata_reg[156] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [155]),
        .Q(\pwdata_reg[159]_0 [156]));
  FDCE \pwdata_reg[157] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [156]),
        .Q(\pwdata_reg[159]_0 [157]));
  FDCE \pwdata_reg[158] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [157]),
        .Q(\pwdata_reg[159]_0 [158]));
  FDCE \pwdata_reg[159] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [158]),
        .Q(\pwdata_reg[159]_0 [159]));
  FDCE \pwdata_reg[15] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [14]),
        .Q(\pwdata_reg[159]_0 [15]));
  FDCE \pwdata_reg[16] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [15]),
        .Q(\pwdata_reg[159]_0 [16]));
  FDCE \pwdata_reg[17] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [16]),
        .Q(\pwdata_reg[159]_0 [17]));
  FDCE \pwdata_reg[18] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [17]),
        .Q(\pwdata_reg[159]_0 [18]));
  FDCE \pwdata_reg[19] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [18]),
        .Q(\pwdata_reg[159]_0 [19]));
  FDCE \pwdata_reg[1] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [0]),
        .Q(\pwdata_reg[159]_0 [1]));
  FDCE \pwdata_reg[20] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [19]),
        .Q(\pwdata_reg[159]_0 [20]));
  FDCE \pwdata_reg[21] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [20]),
        .Q(\pwdata_reg[159]_0 [21]));
  FDCE \pwdata_reg[22] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [21]),
        .Q(\pwdata_reg[159]_0 [22]));
  FDCE \pwdata_reg[23] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [22]),
        .Q(\pwdata_reg[159]_0 [23]));
  FDCE \pwdata_reg[24] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [23]),
        .Q(\pwdata_reg[159]_0 [24]));
  FDCE \pwdata_reg[25] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [24]),
        .Q(\pwdata_reg[159]_0 [25]));
  FDCE \pwdata_reg[26] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [25]),
        .Q(\pwdata_reg[159]_0 [26]));
  FDCE \pwdata_reg[27] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [26]),
        .Q(\pwdata_reg[159]_0 [27]));
  FDCE \pwdata_reg[28] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [27]),
        .Q(\pwdata_reg[159]_0 [28]));
  FDCE \pwdata_reg[29] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [28]),
        .Q(\pwdata_reg[159]_0 [29]));
  FDCE \pwdata_reg[2] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [1]),
        .Q(\pwdata_reg[159]_0 [2]));
  FDCE \pwdata_reg[30] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [29]),
        .Q(\pwdata_reg[159]_0 [30]));
  FDCE \pwdata_reg[31] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [30]),
        .Q(\pwdata_reg[159]_0 [31]));
  FDCE \pwdata_reg[32] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [31]),
        .Q(\pwdata_reg[159]_0 [32]));
  FDCE \pwdata_reg[33] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [32]),
        .Q(\pwdata_reg[159]_0 [33]));
  FDCE \pwdata_reg[34] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [33]),
        .Q(\pwdata_reg[159]_0 [34]));
  FDCE \pwdata_reg[35] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [34]),
        .Q(\pwdata_reg[159]_0 [35]));
  FDCE \pwdata_reg[36] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [35]),
        .Q(\pwdata_reg[159]_0 [36]));
  FDCE \pwdata_reg[37] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [36]),
        .Q(\pwdata_reg[159]_0 [37]));
  FDCE \pwdata_reg[38] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [37]),
        .Q(\pwdata_reg[159]_0 [38]));
  FDCE \pwdata_reg[39] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [38]),
        .Q(\pwdata_reg[159]_0 [39]));
  FDCE \pwdata_reg[3] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [2]),
        .Q(\pwdata_reg[159]_0 [3]));
  FDCE \pwdata_reg[40] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [39]),
        .Q(\pwdata_reg[159]_0 [40]));
  FDCE \pwdata_reg[41] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [40]),
        .Q(\pwdata_reg[159]_0 [41]));
  FDCE \pwdata_reg[42] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [41]),
        .Q(\pwdata_reg[159]_0 [42]));
  FDCE \pwdata_reg[43] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [42]),
        .Q(\pwdata_reg[159]_0 [43]));
  FDCE \pwdata_reg[44] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [43]),
        .Q(\pwdata_reg[159]_0 [44]));
  FDCE \pwdata_reg[45] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [44]),
        .Q(\pwdata_reg[159]_0 [45]));
  FDCE \pwdata_reg[46] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [45]),
        .Q(\pwdata_reg[159]_0 [46]));
  FDCE \pwdata_reg[47] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [46]),
        .Q(\pwdata_reg[159]_0 [47]));
  FDCE \pwdata_reg[48] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [47]),
        .Q(\pwdata_reg[159]_0 [48]));
  FDCE \pwdata_reg[49] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [48]),
        .Q(\pwdata_reg[159]_0 [49]));
  FDCE \pwdata_reg[4] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [3]),
        .Q(\pwdata_reg[159]_0 [4]));
  FDCE \pwdata_reg[50] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [49]),
        .Q(\pwdata_reg[159]_0 [50]));
  FDCE \pwdata_reg[51] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [50]),
        .Q(\pwdata_reg[159]_0 [51]));
  FDCE \pwdata_reg[52] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [51]),
        .Q(\pwdata_reg[159]_0 [52]));
  FDCE \pwdata_reg[53] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [52]),
        .Q(\pwdata_reg[159]_0 [53]));
  FDCE \pwdata_reg[54] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [53]),
        .Q(\pwdata_reg[159]_0 [54]));
  FDCE \pwdata_reg[55] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [54]),
        .Q(\pwdata_reg[159]_0 [55]));
  FDCE \pwdata_reg[56] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [55]),
        .Q(\pwdata_reg[159]_0 [56]));
  FDCE \pwdata_reg[57] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [56]),
        .Q(\pwdata_reg[159]_0 [57]));
  FDCE \pwdata_reg[58] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [57]),
        .Q(\pwdata_reg[159]_0 [58]));
  FDCE \pwdata_reg[59] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [58]),
        .Q(\pwdata_reg[159]_0 [59]));
  FDCE \pwdata_reg[5] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [4]),
        .Q(\pwdata_reg[159]_0 [5]));
  FDCE \pwdata_reg[60] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [59]),
        .Q(\pwdata_reg[159]_0 [60]));
  FDCE \pwdata_reg[61] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [60]),
        .Q(\pwdata_reg[159]_0 [61]));
  FDCE \pwdata_reg[62] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [61]),
        .Q(\pwdata_reg[159]_0 [62]));
  FDCE \pwdata_reg[63] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [62]),
        .Q(\pwdata_reg[159]_0 [63]));
  FDCE \pwdata_reg[64] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [63]),
        .Q(\pwdata_reg[159]_0 [64]));
  FDCE \pwdata_reg[65] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [64]),
        .Q(\pwdata_reg[159]_0 [65]));
  FDCE \pwdata_reg[66] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [65]),
        .Q(\pwdata_reg[159]_0 [66]));
  FDCE \pwdata_reg[67] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [66]),
        .Q(\pwdata_reg[159]_0 [67]));
  FDCE \pwdata_reg[68] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [67]),
        .Q(\pwdata_reg[159]_0 [68]));
  FDCE \pwdata_reg[69] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [68]),
        .Q(\pwdata_reg[159]_0 [69]));
  FDCE \pwdata_reg[6] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [5]),
        .Q(\pwdata_reg[159]_0 [6]));
  FDCE \pwdata_reg[70] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [69]),
        .Q(\pwdata_reg[159]_0 [70]));
  FDCE \pwdata_reg[71] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [70]),
        .Q(\pwdata_reg[159]_0 [71]));
  FDCE \pwdata_reg[72] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [71]),
        .Q(\pwdata_reg[159]_0 [72]));
  FDCE \pwdata_reg[73] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [72]),
        .Q(\pwdata_reg[159]_0 [73]));
  FDCE \pwdata_reg[74] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [73]),
        .Q(\pwdata_reg[159]_0 [74]));
  FDCE \pwdata_reg[75] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [74]),
        .Q(\pwdata_reg[159]_0 [75]));
  FDCE \pwdata_reg[76] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [75]),
        .Q(\pwdata_reg[159]_0 [76]));
  FDCE \pwdata_reg[77] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [76]),
        .Q(\pwdata_reg[159]_0 [77]));
  FDCE \pwdata_reg[78] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [77]),
        .Q(\pwdata_reg[159]_0 [78]));
  FDCE \pwdata_reg[79] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [78]),
        .Q(\pwdata_reg[159]_0 [79]));
  FDCE \pwdata_reg[7] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [6]),
        .Q(\pwdata_reg[159]_0 [7]));
  FDCE \pwdata_reg[80] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [79]),
        .Q(\pwdata_reg[159]_0 [80]));
  FDCE \pwdata_reg[81] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [80]),
        .Q(\pwdata_reg[159]_0 [81]));
  FDCE \pwdata_reg[82] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [81]),
        .Q(\pwdata_reg[159]_0 [82]));
  FDCE \pwdata_reg[83] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [82]),
        .Q(\pwdata_reg[159]_0 [83]));
  FDCE \pwdata_reg[84] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [83]),
        .Q(\pwdata_reg[159]_0 [84]));
  FDCE \pwdata_reg[85] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [84]),
        .Q(\pwdata_reg[159]_0 [85]));
  FDCE \pwdata_reg[86] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [85]),
        .Q(\pwdata_reg[159]_0 [86]));
  FDCE \pwdata_reg[87] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [86]),
        .Q(\pwdata_reg[159]_0 [87]));
  FDCE \pwdata_reg[88] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [87]),
        .Q(\pwdata_reg[159]_0 [88]));
  FDCE \pwdata_reg[89] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [88]),
        .Q(\pwdata_reg[159]_0 [89]));
  FDCE \pwdata_reg[8] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [7]),
        .Q(\pwdata_reg[159]_0 [8]));
  FDCE \pwdata_reg[90] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [89]),
        .Q(\pwdata_reg[159]_0 [90]));
  FDCE \pwdata_reg[91] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [90]),
        .Q(\pwdata_reg[159]_0 [91]));
  FDCE \pwdata_reg[92] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [91]),
        .Q(\pwdata_reg[159]_0 [92]));
  FDCE \pwdata_reg[93] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [92]),
        .Q(\pwdata_reg[159]_0 [93]));
  FDCE \pwdata_reg[94] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [93]),
        .Q(\pwdata_reg[159]_0 [94]));
  FDCE \pwdata_reg[95] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [94]),
        .Q(\pwdata_reg[159]_0 [95]));
  FDCE \pwdata_reg[96] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [95]),
        .Q(\pwdata_reg[159]_0 [96]));
  FDCE \pwdata_reg[97] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [96]),
        .Q(\pwdata_reg[159]_0 [97]));
  FDCE \pwdata_reg[98] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [97]),
        .Q(\pwdata_reg[159]_0 [98]));
  FDCE \pwdata_reg[99] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [98]),
        .Q(\pwdata_reg[159]_0 [99]));
  FDCE \pwdata_reg[9] 
       (.C(sclk),
        .CE(pwdata_d),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(\pwdata_reg[159]_0 [8]),
        .Q(\pwdata_reg[159]_0 [9]));
  LUT6 #(
    .INIT(64'h2A2A2A2AA2FFA2A2)) 
    pwrite_i_1
       (.I0(pwrite),
        .I1(\FSM_sequential_spi_st_reg[1]_0 [0]),
        .I2(\FSM_sequential_spi_st_reg[1]_0 [1]),
        .I3(\prdata_sr[159]_i_4_n_0 ),
        .I4(mosi_ne),
        .I5(spi_st),
        .O(pwrite_d));
  FDCE pwrite_reg
       (.C(sclk),
        .CE(1'b1),
        .CLR(\prdata_sr_reg[0]_0 ),
        .D(pwrite_d),
        .Q(pwrite));
  LUT6 #(
    .INIT(64'h400040004000C400)) 
    \rram_addr[15]_i_29 
       (.I0(\prdata_sr_reg[158]_0 [20]),
        .I1(\prdata_sr[125]_i_5_n_0 ),
        .I2(\rram_addr[15]_i_50_n_0 ),
        .I3(\prdata_sr[126]_i_5_n_0 ),
        .I4(\rram_addr[15]_i_51_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [19]),
        .O(\counter_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000900093330333)) 
    \rram_addr[15]_i_32 
       (.I0(\rram_addr[15]_i_50_n_0 ),
        .I1(\prdata_sr_reg[158]_0 [20]),
        .I2(\prdata_sr[126]_i_5_n_0 ),
        .I3(\prdata_sr[125]_i_5_n_0 ),
        .I4(\rram_addr[15]_i_51_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [19]),
        .O(\counter_reg[11] [1]));
  LUT3 #(
    .INIT(8'h82)) 
    \rram_addr[15]_i_33 
       (.I0(\rram_addr[15]_i_54_n_0 ),
        .I1(\misc_cnfg_bits_reg[33]_1 ),
        .I2(\prdata_sr_reg[158]_0 [17]),
        .O(\counter_reg[11] [0]));
  LUT6 #(
    .INIT(64'h0001000100010103)) 
    \rram_addr[15]_i_45 
       (.I0(\prdata_sr_reg[158]_0 [10]),
        .I1(\prdata_sr[126]_i_5_n_0 ),
        .I2(\prdata_sr[125]_i_5_n_0 ),
        .I3(\rram_addr[15]_i_61_n_0 ),
        .I4(\rram_addr[15]_i_62_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [9]),
        .O(\counter_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000633333630)) 
    \rram_addr[15]_i_49 
       (.I0(\rram_addr[15]_i_61_n_0 ),
        .I1(\prdata_sr_reg[158]_0 [10]),
        .I2(\prdata_sr[126]_i_5_n_0 ),
        .I3(\rram_addr[15]_i_62_n_0 ),
        .I4(\prdata_sr[125]_i_5_n_0 ),
        .I5(\prdata_sr_reg[158]_0 [9]),
        .O(\counter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA0CCCCA0A00000A0)) 
    \rram_addr[15]_i_50 
       (.I0(\prdata_sr_reg[147]_0 [31]),
        .I1(\prdata_sr_reg[147]_0 [52]),
        .I2(\prdata_sr_reg[147]_0 [30]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[158]_0 [31]),
        .I5(\prdata_sr_reg[147]_0 [51]),
        .O(\rram_addr[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h303F5050303F5F5F)) 
    \rram_addr[15]_i_51 
       (.I0(\prdata_sr_reg[147]_0 [29]),
        .I1(\prdata_sr_reg[147]_0 [50]),
        .I2(\prdata_sr[124]_i_5_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [51]),
        .I4(\rram_addr[15]_i_55_0 ),
        .I5(\prdata_sr_reg[147]_0 [30]),
        .O(\rram_addr[15]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h0000BE82)) 
    \rram_addr[15]_i_52 
       (.I0(\prdata_sr_reg[147]_0 [33]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [54]),
        .I4(\rram_addr[15]_i_65_n_0 ),
        .O(\misc_cnfg_bits_reg[33]_2 ));
  LUT5 #(
    .INIT(32'h0000BE82)) 
    \rram_addr[15]_i_53 
       (.I0(\prdata_sr_reg[147]_0 [33]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [54]),
        .I4(\rram_addr[15]_i_66_n_0 ),
        .O(\misc_cnfg_bits_reg[33]_1 ));
  LUT6 #(
    .INIT(64'h6665656655656555)) 
    \rram_addr[15]_i_54 
       (.I0(\prdata_sr_reg[158]_0 [18]),
        .I1(\rram_addr[15]_i_65_n_0 ),
        .I2(\prdata_sr_reg[147]_0 [54]),
        .I3(\prdata_sr_reg[158]_0 [31]),
        .I4(\prdata_sr_reg[147]_0 [55]),
        .I5(\prdata_sr_reg[147]_0 [33]),
        .O(\rram_addr[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hABBAFBBFA88A0880)) 
    \rram_addr[15]_i_55 
       (.I0(\rram_addr[15]_i_67_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [54]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [33]),
        .I5(\rram_addr[15]_i_68_n_0 ),
        .O(\misc_cnfg_bits_reg[54]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \rram_addr[15]_i_56 
       (.I0(\misc_cnfg_bits_reg[26] ),
        .I1(\prdata_sr[126]_i_5_n_0 ),
        .I2(\rram_addr[15]_i_51_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [32]),
        .I4(\rram_addr[15]_i_55_0 ),
        .I5(\prdata_sr_reg[147]_0 [53]),
        .O(\misc_cnfg_bits_reg[32] ));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFFF0000)) 
    \rram_addr[15]_i_57 
       (.I0(\prdata_sr_reg[147]_0 [32]),
        .I1(\rram_addr[15]_i_55_0 ),
        .I2(\prdata_sr_reg[147]_0 [53]),
        .I3(\rram_addr[15]_i_61_n_0 ),
        .I4(\rram_addr[15]_i_65_n_0 ),
        .I5(\prdata_sr[126]_i_5_n_0 ),
        .O(\misc_cnfg_bits_reg[32]_0 ));
  LUT6 #(
    .INIT(64'hABBAFBBFA88A0880)) 
    \rram_addr[15]_i_58 
       (.I0(\rram_addr[15]_i_69_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [54]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [33]),
        .I5(\rram_addr[15]_i_66_n_0 ),
        .O(\misc_cnfg_bits_reg[54] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h0000417D)) 
    \rram_addr[15]_i_59 
       (.I0(\prdata_sr_reg[147]_0 [33]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [54]),
        .I4(\rram_addr[15]_i_67_n_0 ),
        .O(\misc_cnfg_bits_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h0000417D)) 
    \rram_addr[15]_i_60 
       (.I0(\prdata_sr_reg[147]_0 [33]),
        .I1(\prdata_sr_reg[147]_0 [55]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [54]),
        .I4(\misc_cnfg_bits_reg[26] ),
        .O(\misc_cnfg_bits_reg[33] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rram_addr[15]_i_61 
       (.I0(\prdata_sr_reg[147]_0 [47]),
        .I1(\prdata_sr_reg[147]_0 [26]),
        .I2(\prdata_sr[124]_i_5_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [48]),
        .I4(\rram_addr[15]_i_55_0 ),
        .I5(\prdata_sr_reg[147]_0 [27]),
        .O(\rram_addr[15]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCCCAFAFFFFFAF)) 
    \rram_addr[15]_i_62 
       (.I0(\prdata_sr_reg[147]_0 [31]),
        .I1(\prdata_sr_reg[147]_0 [52]),
        .I2(\prdata_sr_reg[147]_0 [26]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[158]_0 [31]),
        .I5(\prdata_sr_reg[147]_0 [47]),
        .O(\rram_addr[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \rram_addr[15]_i_64 
       (.I0(\prdata_sr[124]_i_5_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [26]),
        .I2(\rram_addr[15]_i_55_0 ),
        .I3(\prdata_sr_reg[147]_0 [47]),
        .I4(\prdata_sr[125]_i_5_n_0 ),
        .I5(\rram_addr[15]_i_70_n_0 ),
        .O(\misc_cnfg_bits_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFF000057F757F7)) 
    \rram_addr[15]_i_65 
       (.I0(\prdata_sr[124]_i_5_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [30]),
        .I2(\rram_addr[15]_i_55_0 ),
        .I3(\prdata_sr_reg[147]_0 [51]),
        .I4(\rram_addr[15]_i_71_n_0 ),
        .I5(\prdata_sr[125]_i_5_n_0 ),
        .O(\rram_addr[15]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hABBAFBBFA88A0880)) 
    \rram_addr[15]_i_66 
       (.I0(\rram_addr[15]_i_70_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [53]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [32]),
        .I5(\rram_addr[15]_i_51_n_0 ),
        .O(\rram_addr[15]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hABBAFBBFA88A0880)) 
    \rram_addr[15]_i_67 
       (.I0(\rram_addr[15]_i_61_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [53]),
        .I2(\prdata_sr_reg[158]_0 [31]),
        .I3(\prdata_sr_reg[147]_0 [55]),
        .I4(\prdata_sr_reg[147]_0 [32]),
        .I5(\rram_addr[15]_i_71_n_0 ),
        .O(\rram_addr[15]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    \rram_addr[15]_i_68 
       (.I0(\prdata_sr[125]_i_5_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [51]),
        .I2(\rram_addr[15]_i_55_0 ),
        .I3(\prdata_sr_reg[147]_0 [30]),
        .I4(\prdata_sr_reg[147]_0 [52]),
        .I5(\prdata_sr_reg[147]_0 [31]),
        .O(\rram_addr[15]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \rram_addr[15]_i_69 
       (.I0(\prdata_sr[125]_i_5_n_0 ),
        .I1(\prdata_sr_reg[147]_0 [47]),
        .I2(\rram_addr[15]_i_55_0 ),
        .I3(\prdata_sr_reg[147]_0 [26]),
        .I4(\prdata_sr_reg[147]_0 [52]),
        .I5(\prdata_sr_reg[147]_0 [31]),
        .O(\rram_addr[15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \rram_addr[15]_i_70 
       (.I0(\prdata_sr_reg[147]_0 [48]),
        .I1(\prdata_sr_reg[147]_0 [27]),
        .I2(\prdata_sr[124]_i_5_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [28]),
        .I4(\rram_addr[15]_i_55_0 ),
        .I5(\prdata_sr_reg[147]_0 [49]),
        .O(\rram_addr[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \rram_addr[15]_i_71 
       (.I0(\prdata_sr_reg[147]_0 [28]),
        .I1(\prdata_sr_reg[147]_0 [49]),
        .I2(\prdata_sr[124]_i_5_n_0 ),
        .I3(\prdata_sr_reg[147]_0 [29]),
        .I4(\rram_addr[15]_i_55_0 ),
        .I5(\prdata_sr_reg[147]_0 [50]),
        .O(\rram_addr[15]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \success_counter[0]_i_10 
       (.I0(\prdata_sr[3]_i_3_0 [1]),
        .I1(\prdata_sr[3]_i_3_0 [2]),
        .I2(\prdata_sr[3]_i_3_0 [0]),
        .O(\fsm_cmd_bits_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h9909000000009909)) 
    \success_counter[0]_i_12 
       (.I0(\prdata_sr_reg[147]_0 [9]),
        .I1(\prdata_sr_reg[118]_0 [0]),
        .I2(\prdata_sr_reg[118]_0 [1]),
        .I3(\prdata_sr_reg[147]_0 [10]),
        .I4(\prdata_sr_reg[118]_0 [2]),
        .I5(\prdata_sr_reg[147]_0 [12]),
        .O(\misc_cnfg_bits_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \write_data_bits[0][47]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(misc_cnfg_bits1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\paddr_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \write_data_bits[1][47]_i_1 
       (.I0(\paddr_reg_n_0_[2] ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(\paddr_reg[4]_rep__0_n_0 ),
        .I3(misc_cnfg_bits1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\paddr_reg[2]_7 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \write_data_bits[2][47]_i_1 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\paddr_reg[4]_rep__0_3 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \write_data_bits[3][47]_i_1 
       (.I0(\paddr_reg[4]_rep__0_n_0 ),
        .I1(\paddr_reg[3]_rep_n_0 ),
        .I2(misc_cnfg_bits1),
        .I3(\paddr_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\paddr_reg[4]_rep__0_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rram_top
   (rram_addr,
    miso,
    di,
    rram_busy,
    sa_do,
    sa_rdy,
    rst_n,
    sclk,
    mosi,
    sc,
    mclk_pause);
  output [15:0]rram_addr;
  output miso;
  output [47:0]di;
  output rram_busy;
  input [47:0]sa_do;
  input sa_rdy;
  input rst_n;
  input sclk;
  input mosi;
  input sc;
  input mclk_pause;

  wire [3:1]adc_lower_write_ref_lvl;
  wire [5:0]adc_upper_read_ref_lvl;
  wire [3:1]adc_upper_write_ref_lvl;
  wire [15:0]address_start;
  wire [14:0]address_step;
  wire [11:0]address_stop;
  wire all_dacs_on;
  wire attempts_counter_incr_en134_in;
  wire [4:0]bl_dac_set_lvl_cycle;
  wire [3:3]bl_dac_set_lvl_start;
  wire [4:0]bsl_loop;
  wire [47:0]di;
  wire [47:0]di_init_mask;
  wire [29:0]diag_bits;
  wire [158:2]fsm_bits;
  wire fsm_go;
  wire [5:0]idle_to_init_read_setup_cycles;
  wire [5:0]idle_to_init_write_setup_cycles;
  wire ignore_failures;
  wire [15:0]in97;
  wire [7:0]max_attempts;
  wire mclk;
  wire mclk_pause;
  wire miso;
  wire mosi;
  wire [4:0]next_bsl_loop;
  wire next_bsl_loop2;
  wire [7:0]next_pw_loop0;
  wire next_pw_loop2;
  wire next_rram_addr1;
  wire next_state21_in;
  wire [7:0]next_wl_loop0;
  wire next_wl_loop2;
  wire next_wl_loop211_in;
  wire next_wl_loop223_in;
  wire [3:0]num_levels;
  wire [2:0]opcode;
  wire p_1_in144_in;
  wire p_1_in147_in;
  wire p_1_in150_in;
  wire p_1_in153_in;
  wire p_1_in156_in;
  wire p_1_in159_in;
  wire p_1_in162_in;
  wire p_1_in165_in;
  wire p_1_in168_in;
  wire p_1_in171_in;
  wire p_1_in174_in;
  wire p_1_in177_in;
  wire p_1_in180_in;
  wire p_1_in183_in;
  wire p_1_in186_in;
  wire p_1_in189_in;
  wire p_1_in192_in;
  wire p_1_in195_in;
  wire p_1_in198_in;
  wire p_1_in201_in;
  wire p_1_in204_in;
  wire p_1_in207_in;
  wire p_1_in210_in;
  wire p_1_in213_in;
  wire p_1_in216_in;
  wire p_1_in273_in;
  wire p_1_in279_in;
  wire [5:0]post_read_setup_cycles;
  wire \prdata_sr[0]_i_3_n_0 ;
  wire \prdata_sr[159]_i_3_n_0 ;
  wire [7:0]pw_loop;
  wire [7:7]pw_rst_cycle;
  wire [7:0]pw_rst_start;
  wire [7:0]pw_rst_step;
  wire [7:7]pw_set_cycle;
  wire [7:0]pw_set_start;
  wire [3:0]rangei;
  wire [47:0]\read_data_bits[3]_23 ;
  wire [5:0]read_to_init_write_setup_cycles;
  wire [15:0]rram_addr;
  wire \rram_addr[15]_i_3_n_0 ;
  wire rram_busy;
  wire rst_n;
  wire [47:0]sa_do;
  wire sa_rdy;
  wire sc;
  wire sclk;
  wire set_first;
  wire set_rst_loop;
  wire [4:0]sl_dac_rst_lvl_cycle;
  wire [3:3]sl_dac_rst_lvl_start;
  wire [4:0]state;
  wire [5:0]step_read_setup_cycles;
  wire [5:0]step_write_setup_cycles;
  wire u_fsm_n_100;
  wire u_fsm_n_101;
  wire u_fsm_n_102;
  wire u_fsm_n_130;
  wire u_fsm_n_131;
  wire u_fsm_n_132;
  wire u_fsm_n_133;
  wire u_fsm_n_134;
  wire u_fsm_n_135;
  wire u_fsm_n_136;
  wire u_fsm_n_153;
  wire u_fsm_n_154;
  wire u_fsm_n_155;
  wire u_fsm_n_156;
  wire u_fsm_n_157;
  wire u_fsm_n_159;
  wire u_fsm_n_161;
  wire u_fsm_n_162;
  wire u_fsm_n_171;
  wire u_fsm_n_172;
  wire u_fsm_n_173;
  wire u_fsm_n_174;
  wire u_fsm_n_175;
  wire u_fsm_n_176;
  wire u_fsm_n_225;
  wire u_fsm_n_226;
  wire u_fsm_n_227;
  wire u_fsm_n_228;
  wire u_fsm_n_229;
  wire u_fsm_n_230;
  wire u_fsm_n_231;
  wire u_fsm_n_232;
  wire u_fsm_n_233;
  wire u_fsm_n_234;
  wire u_fsm_n_235;
  wire u_fsm_n_236;
  wire u_fsm_n_237;
  wire u_fsm_n_238;
  wire u_fsm_n_239;
  wire u_fsm_n_240;
  wire u_fsm_n_241;
  wire u_fsm_n_242;
  wire u_fsm_n_243;
  wire u_fsm_n_244;
  wire u_fsm_n_245;
  wire u_fsm_n_246;
  wire u_fsm_n_247;
  wire u_fsm_n_248;
  wire u_fsm_n_249;
  wire u_fsm_n_250;
  wire u_fsm_n_251;
  wire u_fsm_n_252;
  wire u_fsm_n_253;
  wire u_fsm_n_254;
  wire u_fsm_n_255;
  wire u_fsm_n_256;
  wire u_fsm_n_257;
  wire u_fsm_n_258;
  wire u_fsm_n_259;
  wire u_fsm_n_260;
  wire u_fsm_n_261;
  wire u_fsm_n_262;
  wire u_fsm_n_263;
  wire u_fsm_n_264;
  wire u_fsm_n_265;
  wire u_fsm_n_266;
  wire u_fsm_n_267;
  wire u_fsm_n_268;
  wire u_fsm_n_269;
  wire u_fsm_n_270;
  wire u_fsm_n_271;
  wire u_fsm_n_272;
  wire u_fsm_n_273;
  wire u_fsm_n_274;
  wire u_fsm_n_275;
  wire u_fsm_n_276;
  wire u_fsm_n_277;
  wire u_fsm_n_278;
  wire u_fsm_n_279;
  wire u_fsm_n_280;
  wire u_fsm_n_281;
  wire u_fsm_n_282;
  wire u_fsm_n_283;
  wire u_fsm_n_284;
  wire u_fsm_n_285;
  wire u_fsm_n_286;
  wire u_fsm_n_287;
  wire u_fsm_n_288;
  wire u_fsm_n_293;
  wire u_fsm_n_294;
  wire u_fsm_n_295;
  wire u_fsm_n_296;
  wire u_fsm_n_297;
  wire u_fsm_n_298;
  wire u_fsm_n_299;
  wire u_fsm_n_300;
  wire u_fsm_n_301;
  wire u_fsm_n_302;
  wire u_fsm_n_303;
  wire u_fsm_n_304;
  wire u_fsm_n_305;
  wire u_fsm_n_306;
  wire u_fsm_n_307;
  wire u_fsm_n_308;
  wire u_fsm_n_309;
  wire u_fsm_n_310;
  wire u_fsm_n_311;
  wire u_fsm_n_312;
  wire u_fsm_n_313;
  wire u_fsm_n_314;
  wire u_fsm_n_315;
  wire u_fsm_n_316;
  wire u_fsm_n_317;
  wire u_fsm_n_318;
  wire u_fsm_n_319;
  wire u_fsm_n_328;
  wire u_fsm_n_329;
  wire u_fsm_n_330;
  wire u_fsm_n_331;
  wire u_fsm_n_332;
  wire u_fsm_n_333;
  wire u_fsm_n_334;
  wire u_fsm_n_335;
  wire u_fsm_n_336;
  wire u_fsm_n_337;
  wire u_fsm_n_338;
  wire u_fsm_n_339;
  wire u_fsm_n_340;
  wire u_fsm_n_341;
  wire u_fsm_n_342;
  wire u_fsm_n_343;
  wire u_fsm_n_344;
  wire u_fsm_n_345;
  wire u_fsm_n_346;
  wire u_fsm_n_347;
  wire u_fsm_n_348;
  wire u_fsm_n_349;
  wire u_fsm_n_350;
  wire u_fsm_n_351;
  wire u_fsm_n_352;
  wire u_fsm_n_353;
  wire u_fsm_n_354;
  wire u_fsm_n_355;
  wire u_fsm_n_356;
  wire u_fsm_n_357;
  wire u_fsm_n_358;
  wire u_fsm_n_359;
  wire u_fsm_n_360;
  wire u_fsm_n_361;
  wire u_fsm_n_362;
  wire u_fsm_n_363;
  wire u_fsm_n_364;
  wire u_fsm_n_365;
  wire u_fsm_n_366;
  wire u_fsm_n_367;
  wire u_fsm_n_368;
  wire u_fsm_n_369;
  wire u_fsm_n_370;
  wire u_fsm_n_371;
  wire u_fsm_n_372;
  wire u_fsm_n_373;
  wire u_fsm_n_374;
  wire u_fsm_n_375;
  wire u_fsm_n_376;
  wire u_fsm_n_377;
  wire u_fsm_n_378;
  wire u_fsm_n_379;
  wire u_fsm_n_380;
  wire u_fsm_n_381;
  wire u_fsm_n_382;
  wire u_fsm_n_383;
  wire u_fsm_n_384;
  wire u_fsm_n_433;
  wire u_fsm_n_434;
  wire u_fsm_n_435;
  wire u_fsm_n_436;
  wire u_fsm_n_437;
  wire u_fsm_n_438;
  wire u_fsm_n_439;
  wire u_fsm_n_440;
  wire u_fsm_n_441;
  wire u_fsm_n_443;
  wire u_fsm_n_444;
  wire u_fsm_n_445;
  wire u_fsm_n_446;
  wire u_fsm_n_447;
  wire u_fsm_n_448;
  wire u_fsm_n_449;
  wire u_fsm_n_450;
  wire u_fsm_n_451;
  wire u_fsm_n_452;
  wire u_fsm_n_453;
  wire u_fsm_n_454;
  wire u_fsm_n_455;
  wire u_fsm_n_456;
  wire u_fsm_n_457;
  wire u_fsm_n_458;
  wire u_fsm_n_459;
  wire u_fsm_n_476;
  wire u_fsm_n_477;
  wire u_fsm_n_478;
  wire u_fsm_n_479;
  wire u_fsm_n_480;
  wire u_fsm_n_481;
  wire u_fsm_n_482;
  wire u_fsm_n_483;
  wire u_fsm_n_484;
  wire u_fsm_n_485;
  wire u_fsm_n_486;
  wire u_fsm_n_487;
  wire u_fsm_n_488;
  wire u_fsm_n_489;
  wire u_fsm_n_490;
  wire u_fsm_n_491;
  wire u_fsm_n_492;
  wire u_fsm_n_493;
  wire u_fsm_n_494;
  wire u_fsm_n_495;
  wire u_fsm_n_496;
  wire u_fsm_n_497;
  wire u_fsm_n_498;
  wire u_fsm_n_499;
  wire u_fsm_n_500;
  wire u_fsm_n_501;
  wire u_fsm_n_502;
  wire u_fsm_n_503;
  wire u_fsm_n_504;
  wire u_fsm_n_505;
  wire u_fsm_n_506;
  wire u_fsm_n_507;
  wire u_fsm_n_508;
  wire u_fsm_n_509;
  wire u_fsm_n_510;
  wire u_fsm_n_511;
  wire u_fsm_n_512;
  wire u_fsm_n_513;
  wire u_fsm_n_514;
  wire u_fsm_n_515;
  wire u_fsm_n_516;
  wire u_fsm_n_517;
  wire u_fsm_n_518;
  wire u_fsm_n_519;
  wire u_fsm_n_520;
  wire u_fsm_n_521;
  wire u_fsm_n_522;
  wire u_fsm_n_523;
  wire u_fsm_n_524;
  wire u_fsm_n_525;
  wire u_fsm_n_526;
  wire u_fsm_n_527;
  wire u_fsm_n_528;
  wire u_fsm_n_529;
  wire u_fsm_n_530;
  wire u_fsm_n_531;
  wire u_fsm_n_532;
  wire u_fsm_n_533;
  wire u_fsm_n_534;
  wire u_fsm_n_535;
  wire u_fsm_n_536;
  wire u_fsm_n_537;
  wire u_fsm_n_538;
  wire u_fsm_n_539;
  wire u_fsm_n_540;
  wire u_fsm_n_541;
  wire u_fsm_n_542;
  wire u_fsm_n_543;
  wire u_fsm_n_544;
  wire u_fsm_n_57;
  wire u_fsm_n_58;
  wire u_fsm_n_59;
  wire u_fsm_n_60;
  wire u_fsm_n_61;
  wire u_fsm_n_62;
  wire u_fsm_n_63;
  wire u_fsm_n_64;
  wire u_fsm_n_65;
  wire u_fsm_n_66;
  wire u_fsm_n_67;
  wire u_fsm_n_84;
  wire u_fsm_n_85;
  wire u_fsm_n_86;
  wire u_fsm_n_92;
  wire u_fsm_n_97;
  wire u_fsm_n_98;
  wire u_fsm_n_99;
  wire u_spi_slave_rram_n_0;
  wire u_spi_slave_rram_n_1;
  wire u_spi_slave_rram_n_10;
  wire u_spi_slave_rram_n_11;
  wire u_spi_slave_rram_n_12;
  wire u_spi_slave_rram_n_13;
  wire u_spi_slave_rram_n_14;
  wire u_spi_slave_rram_n_15;
  wire u_spi_slave_rram_n_152;
  wire u_spi_slave_rram_n_153;
  wire u_spi_slave_rram_n_154;
  wire u_spi_slave_rram_n_16;
  wire u_spi_slave_rram_n_160;
  wire u_spi_slave_rram_n_162;
  wire u_spi_slave_rram_n_163;
  wire u_spi_slave_rram_n_164;
  wire u_spi_slave_rram_n_165;
  wire u_spi_slave_rram_n_166;
  wire u_spi_slave_rram_n_167;
  wire u_spi_slave_rram_n_168;
  wire u_spi_slave_rram_n_169;
  wire u_spi_slave_rram_n_17;
  wire u_spi_slave_rram_n_170;
  wire u_spi_slave_rram_n_171;
  wire u_spi_slave_rram_n_172;
  wire u_spi_slave_rram_n_173;
  wire u_spi_slave_rram_n_174;
  wire u_spi_slave_rram_n_18;
  wire u_spi_slave_rram_n_2;
  wire u_spi_slave_rram_n_218;
  wire u_spi_slave_rram_n_219;
  wire u_spi_slave_rram_n_3;
  wire u_spi_slave_rram_n_316;
  wire u_spi_slave_rram_n_317;
  wire u_spi_slave_rram_n_366;
  wire u_spi_slave_rram_n_367;
  wire u_spi_slave_rram_n_368;
  wire u_spi_slave_rram_n_369;
  wire u_spi_slave_rram_n_370;
  wire u_spi_slave_rram_n_398;
  wire u_spi_slave_rram_n_399;
  wire u_spi_slave_rram_n_4;
  wire u_spi_slave_rram_n_400;
  wire u_spi_slave_rram_n_401;
  wire u_spi_slave_rram_n_402;
  wire u_spi_slave_rram_n_403;
  wire u_spi_slave_rram_n_404;
  wire u_spi_slave_rram_n_405;
  wire u_spi_slave_rram_n_406;
  wire u_spi_slave_rram_n_407;
  wire u_spi_slave_rram_n_408;
  wire u_spi_slave_rram_n_409;
  wire u_spi_slave_rram_n_410;
  wire u_spi_slave_rram_n_411;
  wire u_spi_slave_rram_n_412;
  wire u_spi_slave_rram_n_413;
  wire u_spi_slave_rram_n_422;
  wire u_spi_slave_rram_n_423;
  wire u_spi_slave_rram_n_424;
  wire u_spi_slave_rram_n_425;
  wire u_spi_slave_rram_n_426;
  wire u_spi_slave_rram_n_427;
  wire u_spi_slave_rram_n_428;
  wire u_spi_slave_rram_n_429;
  wire u_spi_slave_rram_n_430;
  wire u_spi_slave_rram_n_431;
  wire u_spi_slave_rram_n_432;
  wire u_spi_slave_rram_n_433;
  wire u_spi_slave_rram_n_434;
  wire u_spi_slave_rram_n_435;
  wire u_spi_slave_rram_n_436;
  wire u_spi_slave_rram_n_437;
  wire u_spi_slave_rram_n_453;
  wire u_spi_slave_rram_n_454;
  wire u_spi_slave_rram_n_455;
  wire u_spi_slave_rram_n_456;
  wire u_spi_slave_rram_n_457;
  wire u_spi_slave_rram_n_458;
  wire u_spi_slave_rram_n_459;
  wire u_spi_slave_rram_n_460;
  wire u_spi_slave_rram_n_461;
  wire u_spi_slave_rram_n_467;
  wire u_spi_slave_rram_n_468;
  wire u_spi_slave_rram_n_469;
  wire u_spi_slave_rram_n_470;
  wire u_spi_slave_rram_n_471;
  wire u_spi_slave_rram_n_472;
  wire u_spi_slave_rram_n_473;
  wire u_spi_slave_rram_n_474;
  wire u_spi_slave_rram_n_475;
  wire u_spi_slave_rram_n_476;
  wire u_spi_slave_rram_n_477;
  wire u_spi_slave_rram_n_478;
  wire u_spi_slave_rram_n_479;
  wire u_spi_slave_rram_n_480;
  wire u_spi_slave_rram_n_481;
  wire u_spi_slave_rram_n_482;
  wire u_spi_slave_rram_n_483;
  wire u_spi_slave_rram_n_484;
  wire u_spi_slave_rram_n_486;
  wire u_spi_slave_rram_n_487;
  wire u_spi_slave_rram_n_488;
  wire u_spi_slave_rram_n_489;
  wire u_spi_slave_rram_n_490;
  wire u_spi_slave_rram_n_491;
  wire u_spi_slave_rram_n_492;
  wire u_spi_slave_rram_n_493;
  wire u_spi_slave_rram_n_494;
  wire u_spi_slave_rram_n_495;
  wire u_spi_slave_rram_n_496;
  wire u_spi_slave_rram_n_497;
  wire u_spi_slave_rram_n_498;
  wire u_spi_slave_rram_n_5;
  wire u_spi_slave_rram_n_501;
  wire u_spi_slave_rram_n_502;
  wire u_spi_slave_rram_n_503;
  wire u_spi_slave_rram_n_504;
  wire u_spi_slave_rram_n_505;
  wire u_spi_slave_rram_n_506;
  wire u_spi_slave_rram_n_507;
  wire u_spi_slave_rram_n_508;
  wire u_spi_slave_rram_n_509;
  wire u_spi_slave_rram_n_510;
  wire u_spi_slave_rram_n_511;
  wire u_spi_slave_rram_n_512;
  wire u_spi_slave_rram_n_513;
  wire u_spi_slave_rram_n_514;
  wire u_spi_slave_rram_n_515;
  wire u_spi_slave_rram_n_516;
  wire u_spi_slave_rram_n_517;
  wire u_spi_slave_rram_n_518;
  wire u_spi_slave_rram_n_519;
  wire u_spi_slave_rram_n_520;
  wire u_spi_slave_rram_n_521;
  wire u_spi_slave_rram_n_522;
  wire u_spi_slave_rram_n_523;
  wire u_spi_slave_rram_n_524;
  wire u_spi_slave_rram_n_525;
  wire u_spi_slave_rram_n_528;
  wire u_spi_slave_rram_n_529;
  wire u_spi_slave_rram_n_530;
  wire u_spi_slave_rram_n_531;
  wire u_spi_slave_rram_n_532;
  wire u_spi_slave_rram_n_533;
  wire u_spi_slave_rram_n_534;
  wire u_spi_slave_rram_n_535;
  wire u_spi_slave_rram_n_536;
  wire u_spi_slave_rram_n_537;
  wire u_spi_slave_rram_n_538;
  wire u_spi_slave_rram_n_539;
  wire u_spi_slave_rram_n_540;
  wire u_spi_slave_rram_n_541;
  wire u_spi_slave_rram_n_542;
  wire u_spi_slave_rram_n_543;
  wire u_spi_slave_rram_n_544;
  wire u_spi_slave_rram_n_545;
  wire u_spi_slave_rram_n_546;
  wire u_spi_slave_rram_n_547;
  wire u_spi_slave_rram_n_548;
  wire u_spi_slave_rram_n_549;
  wire u_spi_slave_rram_n_550;
  wire u_spi_slave_rram_n_551;
  wire u_spi_slave_rram_n_552;
  wire u_spi_slave_rram_n_553;
  wire u_spi_slave_rram_n_554;
  wire u_spi_slave_rram_n_555;
  wire u_spi_slave_rram_n_556;
  wire u_spi_slave_rram_n_557;
  wire u_spi_slave_rram_n_558;
  wire u_spi_slave_rram_n_559;
  wire u_spi_slave_rram_n_560;
  wire u_spi_slave_rram_n_561;
  wire u_spi_slave_rram_n_562;
  wire u_spi_slave_rram_n_563;
  wire u_spi_slave_rram_n_564;
  wire u_spi_slave_rram_n_565;
  wire u_spi_slave_rram_n_566;
  wire u_spi_slave_rram_n_567;
  wire u_spi_slave_rram_n_568;
  wire u_spi_slave_rram_n_569;
  wire u_spi_slave_rram_n_570;
  wire u_spi_slave_rram_n_571;
  wire u_spi_slave_rram_n_572;
  wire u_spi_slave_rram_n_573;
  wire u_spi_slave_rram_n_574;
  wire u_spi_slave_rram_n_575;
  wire u_spi_slave_rram_n_576;
  wire u_spi_slave_rram_n_577;
  wire u_spi_slave_rram_n_578;
  wire u_spi_slave_rram_n_579;
  wire u_spi_slave_rram_n_580;
  wire u_spi_slave_rram_n_581;
  wire u_spi_slave_rram_n_582;
  wire u_spi_slave_rram_n_583;
  wire u_spi_slave_rram_n_584;
  wire u_spi_slave_rram_n_585;
  wire u_spi_slave_rram_n_586;
  wire u_spi_slave_rram_n_587;
  wire u_spi_slave_rram_n_588;
  wire u_spi_slave_rram_n_589;
  wire u_spi_slave_rram_n_590;
  wire u_spi_slave_rram_n_591;
  wire u_spi_slave_rram_n_592;
  wire u_spi_slave_rram_n_593;
  wire u_spi_slave_rram_n_594;
  wire u_spi_slave_rram_n_595;
  wire u_spi_slave_rram_n_596;
  wire u_spi_slave_rram_n_597;
  wire u_spi_slave_rram_n_598;
  wire u_spi_slave_rram_n_599;
  wire u_spi_slave_rram_n_6;
  wire u_spi_slave_rram_n_600;
  wire u_spi_slave_rram_n_601;
  wire u_spi_slave_rram_n_602;
  wire u_spi_slave_rram_n_603;
  wire u_spi_slave_rram_n_604;
  wire u_spi_slave_rram_n_605;
  wire u_spi_slave_rram_n_606;
  wire u_spi_slave_rram_n_607;
  wire u_spi_slave_rram_n_608;
  wire u_spi_slave_rram_n_609;
  wire u_spi_slave_rram_n_610;
  wire u_spi_slave_rram_n_611;
  wire u_spi_slave_rram_n_612;
  wire u_spi_slave_rram_n_613;
  wire u_spi_slave_rram_n_614;
  wire u_spi_slave_rram_n_615;
  wire u_spi_slave_rram_n_616;
  wire u_spi_slave_rram_n_617;
  wire u_spi_slave_rram_n_618;
  wire u_spi_slave_rram_n_619;
  wire u_spi_slave_rram_n_620;
  wire u_spi_slave_rram_n_621;
  wire u_spi_slave_rram_n_622;
  wire u_spi_slave_rram_n_623;
  wire u_spi_slave_rram_n_624;
  wire u_spi_slave_rram_n_625;
  wire u_spi_slave_rram_n_626;
  wire u_spi_slave_rram_n_627;
  wire u_spi_slave_rram_n_628;
  wire u_spi_slave_rram_n_629;
  wire u_spi_slave_rram_n_630;
  wire u_spi_slave_rram_n_631;
  wire u_spi_slave_rram_n_632;
  wire u_spi_slave_rram_n_633;
  wire u_spi_slave_rram_n_634;
  wire u_spi_slave_rram_n_635;
  wire u_spi_slave_rram_n_636;
  wire u_spi_slave_rram_n_637;
  wire u_spi_slave_rram_n_638;
  wire u_spi_slave_rram_n_639;
  wire u_spi_slave_rram_n_640;
  wire u_spi_slave_rram_n_641;
  wire u_spi_slave_rram_n_642;
  wire u_spi_slave_rram_n_643;
  wire u_spi_slave_rram_n_644;
  wire u_spi_slave_rram_n_7;
  wire u_spi_slave_rram_n_8;
  wire u_spi_slave_rram_n_9;
  wire use_multi_addrs;
  wire [7:0]wl_dac_rst_lvl_cycle;
  wire [4:0]wl_dac_rst_lvl_start;
  wire [7:0]wl_dac_rst_lvl_step;
  wire [7:0]wl_dac_set_lvl_cycle;
  wire [4:0]wl_dac_set_lvl_start;
  wire [7:0]wl_loop;
  wire [47:0]\write_data_bits[0]_19 ;
  wire [47:0]\write_data_bits[1]_18 ;
  wire [47:0]\write_data_bits[2]_17 ;
  wire [5:0]write_to_init_read_setup_cycles;

  LUT2 #(
    .INIT(4'h7)) 
    \prdata_sr[0]_i_3 
       (.I0(u_spi_slave_rram_n_317),
        .I1(u_spi_slave_rram_n_316),
        .O(\prdata_sr[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \prdata_sr[159]_i_3 
       (.I0(sc),
        .O(\prdata_sr[159]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rram_addr[15]_i_3 
       (.I0(rst_n),
        .O(\rram_addr[15]_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen u_clock_gen
       (.mclk(mclk),
        .mclk_pause(mclk_pause),
        .sclk(sclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fsm u_fsm
       (.CO(u_fsm_n_102),
        .D(next_bsl_loop),
        .DI(u_fsm_n_437),
        .\FSM_sequential_state[1]_i_2_0 (u_spi_slave_rram_n_523),
        .\FSM_sequential_state[2]_i_35 (u_spi_slave_rram_n_551),
        .\FSM_sequential_state[2]_i_8_0 ({use_multi_addrs,opcode}),
        .\FSM_sequential_state[2]_i_8_1 (next_state21_in),
        .\FSM_sequential_state[3]_i_6 (u_spi_slave_rram_n_538),
        .\FSM_sequential_state[3]_i_6_0 ({u_spi_slave_rram_n_534,u_spi_slave_rram_n_535}),
        .\FSM_sequential_state_reg[0]_0 (u_fsm_n_288),
        .\FSM_sequential_state_reg[0]_1 (u_fsm_n_367),
        .\FSM_sequential_state_reg[0]_2 (u_fsm_n_382),
        .\FSM_sequential_state_reg[1]_0 (u_fsm_n_154),
        .\FSM_sequential_state_reg[1]_1 (u_fsm_n_383),
        .\FSM_sequential_state_reg[1]_2 (u_fsm_n_443),
        .\FSM_sequential_state_reg[1]_i_9_0 ({u_spi_slave_rram_n_631,u_spi_slave_rram_n_632,u_spi_slave_rram_n_633}),
        .\FSM_sequential_state_reg[2]_0 (u_fsm_n_373),
        .\FSM_sequential_state_reg[2]_1 (u_fsm_n_375),
        .\FSM_sequential_state_reg[2]_2 (u_fsm_n_380),
        .\FSM_sequential_state_reg[2]_i_10_0 (u_spi_slave_rram_n_543),
        .\FSM_sequential_state_reg[2]_i_10_1 (u_spi_slave_rram_n_542),
        .\FSM_sequential_state_reg[2]_i_10_2 (u_spi_slave_rram_n_552),
        .\FSM_sequential_state_reg[2]_i_10_3 ({u_spi_slave_rram_n_548,u_spi_slave_rram_n_549}),
        .\FSM_sequential_state_reg[2]_i_11_0 (u_spi_slave_rram_n_616),
        .\FSM_sequential_state_reg[2]_i_16_0 (u_spi_slave_rram_n_545),
        .\FSM_sequential_state_reg[2]_i_16_1 (u_spi_slave_rram_n_544),
        .\FSM_sequential_state_reg[2]_i_16_2 (u_spi_slave_rram_n_547),
        .\FSM_sequential_state_reg[2]_i_16_3 (u_spi_slave_rram_n_546),
        .\FSM_sequential_state_reg[2]_i_16_4 (u_spi_slave_rram_n_550),
        .\FSM_sequential_state_reg[2]_rep_0 (u_fsm_n_57),
        .\FSM_sequential_state_reg[2]_rep_1 (u_fsm_n_60),
        .\FSM_sequential_state_reg[2]_rep_10 (u_fsm_n_85),
        .\FSM_sequential_state_reg[2]_rep_11 (u_fsm_n_450),
        .\FSM_sequential_state_reg[2]_rep_2 (u_fsm_n_61),
        .\FSM_sequential_state_reg[2]_rep_3 (u_fsm_n_62),
        .\FSM_sequential_state_reg[2]_rep_4 (u_fsm_n_63),
        .\FSM_sequential_state_reg[2]_rep_5 (u_fsm_n_64),
        .\FSM_sequential_state_reg[2]_rep_6 (u_fsm_n_65),
        .\FSM_sequential_state_reg[2]_rep_7 (u_fsm_n_66),
        .\FSM_sequential_state_reg[2]_rep_8 (u_fsm_n_67),
        .\FSM_sequential_state_reg[2]_rep_9 (u_fsm_n_84),
        .\FSM_sequential_state_reg[2]_rep__0_0 (u_fsm_n_100),
        .\FSM_sequential_state_reg[2]_rep__0_1 (u_fsm_n_298),
        .\FSM_sequential_state_reg[2]_rep__0_2 (u_fsm_n_369),
        .\FSM_sequential_state_reg[2]_rep__0_3 (u_fsm_n_379),
        .\FSM_sequential_state_reg[2]_rep__0_4 (u_spi_slave_rram_n_557),
        .\FSM_sequential_state_reg[2]_rep__0_5 (u_spi_slave_rram_n_160),
        .\FSM_sequential_state_reg[3]_0 (u_fsm_n_98),
        .\FSM_sequential_state_reg[3]_1 (u_fsm_n_99),
        .\FSM_sequential_state_reg[3]_10 (u_fsm_n_381),
        .\FSM_sequential_state_reg[3]_11 (u_fsm_n_384),
        .\FSM_sequential_state_reg[3]_12 (u_fsm_n_444),
        .\FSM_sequential_state_reg[3]_13 (u_fsm_n_445),
        .\FSM_sequential_state_reg[3]_14 (u_fsm_n_446),
        .\FSM_sequential_state_reg[3]_15 (u_fsm_n_447),
        .\FSM_sequential_state_reg[3]_16 (u_fsm_n_448),
        .\FSM_sequential_state_reg[3]_17 (u_fsm_n_449),
        .\FSM_sequential_state_reg[3]_18 (u_fsm_n_458),
        .\FSM_sequential_state_reg[3]_19 (u_fsm_n_459),
        .\FSM_sequential_state_reg[3]_2 (u_fsm_n_132),
        .\FSM_sequential_state_reg[3]_20 (u_spi_slave_rram_n_154),
        .\FSM_sequential_state_reg[3]_21 (u_spi_slave_rram_n_522),
        .\FSM_sequential_state_reg[3]_3 (u_fsm_n_271),
        .\FSM_sequential_state_reg[3]_4 (u_fsm_n_287),
        .\FSM_sequential_state_reg[3]_5 (u_fsm_n_297),
        .\FSM_sequential_state_reg[3]_6 (u_fsm_n_372),
        .\FSM_sequential_state_reg[3]_7 (u_fsm_n_376),
        .\FSM_sequential_state_reg[3]_8 (u_fsm_n_377),
        .\FSM_sequential_state_reg[3]_9 (u_fsm_n_378),
        .\FSM_sequential_state_reg[3]_i_12_0 ({u_spi_slave_rram_n_610,u_spi_slave_rram_n_611,u_spi_slave_rram_n_612}),
        .\FSM_sequential_state_reg[3]_i_15 ({u_spi_slave_rram_n_636,u_spi_slave_rram_n_637,u_spi_slave_rram_n_638,u_spi_slave_rram_n_639}),
        .\FSM_sequential_state_reg[3]_i_7_0 ({u_spi_slave_rram_n_628,u_spi_slave_rram_n_629,u_spi_slave_rram_n_630}),
        .\FSM_sequential_state_reg[4]_0 ({fsm_bits[158:154],fsm_bits[151:127],fsm_bits[101],fsm_bits[82:78],fsm_bits[9],fsm_bits[6],fsm_bits[2]}),
        .\FSM_sequential_state_reg[4]_1 (u_fsm_n_92),
        .\FSM_sequential_state_reg[4]_10 (u_fsm_n_441),
        .\FSM_sequential_state_reg[4]_11 (\rram_addr[15]_i_3_n_0 ),
        .\FSM_sequential_state_reg[4]_12 (u_spi_slave_rram_n_521),
        .\FSM_sequential_state_reg[4]_2 ({state[4:2],state[0]}),
        .\FSM_sequential_state_reg[4]_3 (u_fsm_n_133),
        .\FSM_sequential_state_reg[4]_4 (u_fsm_n_155),
        .\FSM_sequential_state_reg[4]_5 (u_fsm_n_156),
        .\FSM_sequential_state_reg[4]_6 (u_fsm_n_162),
        .\FSM_sequential_state_reg[4]_7 (u_fsm_n_239),
        .\FSM_sequential_state_reg[4]_8 (u_fsm_n_368),
        .\FSM_sequential_state_reg[4]_9 (u_fsm_n_434),
        .\FSM_sequential_state_reg[4]_i_15_0 ({u_spi_slave_rram_n_617,u_spi_slave_rram_n_618,u_spi_slave_rram_n_619}),
        .\FSM_sequential_state_reg[4]_i_29_0 ({post_read_setup_cycles,step_write_setup_cycles,step_read_setup_cycles,write_to_init_read_setup_cycles,read_to_init_write_setup_cycles,idle_to_init_read_setup_cycles,idle_to_init_write_setup_cycles,all_dacs_on,ignore_failures,di_init_mask,set_first,pw_rst_cycle,wl_dac_rst_lvl_cycle,sl_dac_rst_lvl_cycle,pw_set_cycle,wl_dac_set_lvl_cycle,bl_dac_set_lvl_cycle,num_levels,max_attempts}),
        .\FSM_sequential_state_reg[4]_i_3_0 ({u_spi_slave_rram_n_613,u_spi_slave_rram_n_614,u_spi_slave_rram_n_615}),
        .Q(wl_loop),
        .S(u_fsm_n_436),
        .adc_lower_write_ref_lvl(adc_lower_write_ref_lvl),
        .adc_upper_read_ref_lvl(adc_upper_read_ref_lvl),
        .adc_upper_write_ref_lvl(adc_upper_write_ref_lvl),
        .\addr_bits_reg[23] (u_fsm_n_532),
        .\addr_bits_reg[23]_0 (u_fsm_n_533),
        .\addr_bits_reg[27] ({u_fsm_n_524,u_fsm_n_525}),
        .\addr_bits_reg[27]_0 ({u_fsm_n_530,u_fsm_n_531}),
        .\attempts_counter_reg[0]_0 (u_spi_slave_rram_n_473),
        .\attempts_counter_reg[0]_1 (u_spi_slave_rram_n_487),
        .\attempts_counter_reg[7]_0 (next_rram_addr1),
        .bl_dac_set_lvl_start(bl_dac_set_lvl_start),
        .\bsl_loop[0]_i_4_0 (u_spi_slave_rram_n_472),
        .\bsl_loop[2]_i_9 (u_spi_slave_rram_n_503),
        .\bsl_loop[2]_i_9_0 (u_spi_slave_rram_n_172),
        .\bsl_loop[2]_i_9_1 (u_spi_slave_rram_n_169),
        .\bsl_loop[3]_i_18_0 (next_wl_loop2),
        .\bsl_loop[3]_i_43 (next_wl_loop223_in),
        .\bsl_loop[4]_i_170 (u_spi_slave_rram_n_505),
        .\bsl_loop[4]_i_26 (u_spi_slave_rram_n_168),
        .\bsl_loop[4]_i_5_0 ({u_spi_slave_rram_n_495,u_spi_slave_rram_n_496,u_spi_slave_rram_n_497,u_spi_slave_rram_n_498}),
        .\bsl_loop[4]_i_79 (u_spi_slave_rram_n_468),
        .\bsl_loop[4]_i_80 (next_bsl_loop2),
        .\bsl_loop[4]_i_80_0 (u_spi_slave_rram_n_493),
        .\bsl_loop[4]_i_81_0 (u_spi_slave_rram_n_16),
        .\bsl_loop[4]_i_85 (u_spi_slave_rram_n_171),
        .\bsl_loop_reg[0]_0 (u_fsm_n_86),
        .\bsl_loop_reg[0]_1 (u_fsm_n_294),
        .\bsl_loop_reg[0]_10 (u_spi_slave_rram_n_471),
        .\bsl_loop_reg[0]_11 (u_spi_slave_rram_n_508),
        .\bsl_loop_reg[0]_2 (u_fsm_n_357),
        .\bsl_loop_reg[0]_3 (u_fsm_n_362),
        .\bsl_loop_reg[0]_4 (u_fsm_n_364),
        .\bsl_loop_reg[0]_5 (u_fsm_n_365),
        .\bsl_loop_reg[0]_6 (u_fsm_n_366),
        .\bsl_loop_reg[0]_7 (u_spi_slave_rram_n_167),
        .\bsl_loop_reg[0]_8 (u_spi_slave_rram_n_10),
        .\bsl_loop_reg[0]_9 (u_spi_slave_rram_n_469),
        .\bsl_loop_reg[1]_0 (u_fsm_n_361),
        .\bsl_loop_reg[1]_1 (u_fsm_n_363),
        .\bsl_loop_reg[2]_0 (u_fsm_n_172),
        .\bsl_loop_reg[2]_1 (u_fsm_n_173),
        .\bsl_loop_reg[2]_2 (u_fsm_n_359),
        .\bsl_loop_reg[3]_0 (u_fsm_n_302),
        .\bsl_loop_reg[3]_1 (u_fsm_n_304),
        .\bsl_loop_reg[3]_2 (u_fsm_n_305),
        .\bsl_loop_reg[3]_3 (u_fsm_n_360),
        .\bsl_loop_reg[3]_4 (u_spi_slave_rram_n_13),
        .\bsl_loop_reg[3]_5 (u_spi_slave_rram_n_470),
        .\bsl_loop_reg[3]_6 (u_spi_slave_rram_n_467),
        .\bsl_loop_reg[4]_0 (bsl_loop),
        .\bsl_loop_reg[4]_1 (u_fsm_n_303),
        .\bsl_loop_reg[4]_2 (u_fsm_n_356),
        .\bsl_loop_reg[4]_3 (u_fsm_n_358),
        .\bsl_loop_reg[4]_i_21_0 (u_spi_slave_rram_n_407),
        .\bsl_loop_reg[4]_i_21_1 (u_spi_slave_rram_n_406),
        .\bsl_loop_reg[4]_i_21_2 (u_spi_slave_rram_n_408),
        .\bsl_loop_reg[4]_i_21_3 (u_spi_slave_rram_n_409),
        .\bsl_loop_reg[4]_i_21_4 (u_spi_slave_rram_n_411),
        .\bsl_loop_reg[4]_i_21_5 (u_spi_slave_rram_n_410),
        .\bsl_loop_reg[4]_i_21_6 (u_spi_slave_rram_n_412),
        .\bsl_loop_reg[4]_i_21_7 (u_spi_slave_rram_n_413),
        .\counter_reg[3]_0 (u_fsm_n_161),
        .di(di),
        .\failure_counter_reg[0]_0 (u_fsm_n_280),
        .\failure_counter_reg[0]_1 (u_spi_slave_rram_n_524),
        .\failure_counter_reg[0]_i_3_0 (u_spi_slave_rram_n_621),
        .\failure_counter_reg[10]_0 (u_fsm_n_283),
        .\failure_counter_reg[13]_0 ({diag_bits[29],diag_bits[27],diag_bits[24:19],diag_bits[12],diag_bits[9:5],diag_bits[3:0]}),
        .\failure_counter_reg[1]_0 (u_fsm_n_243),
        .\failure_counter_reg[2]_0 (u_fsm_n_281),
        .\failure_counter_reg[9]_0 (u_fsm_n_282),
        .fsm_go(fsm_go),
        .in97(in97),
        .is_first_try_reg_0(u_fsm_n_157),
        .is_first_try_reg_1(u_fsm_n_159),
        .\mask[0]_i_4_0 (u_spi_slave_rram_n_586),
        .\mask[36]_i_2_0 (u_spi_slave_rram_n_514),
        .\mask[37]_i_2_0 (u_spi_slave_rram_n_517),
        .\mask[38]_i_2_0 (u_spi_slave_rram_n_519),
        .\mask[41]_i_7 (u_spi_slave_rram_n_563),
        .\mask[42]_i_6_0 (u_spi_slave_rram_n_518),
        .\mask[43]_i_6_0 (u_spi_slave_rram_n_635),
        .\mask[43]_i_6_1 (u_spi_slave_rram_n_515),
        .\mask[47]_i_16 (\write_data_bits[0]_19 ),
        .\mask[47]_i_29_0 (\write_data_bits[2]_17 ),
        .\mask[47]_i_29_1 (\write_data_bits[1]_18 ),
        .\mask_reg[0]_0 (u_spi_slave_rram_n_597),
        .\mask_reg[10]_0 (u_spi_slave_rram_n_577),
        .\mask_reg[11]_0 (u_spi_slave_rram_n_574),
        .\mask_reg[12]_0 (u_spi_slave_rram_n_576),
        .\mask_reg[13]_0 (u_spi_slave_rram_n_569),
        .\mask_reg[14]_0 (u_spi_slave_rram_n_568),
        .\mask_reg[15]_0 (u_spi_slave_rram_n_571),
        .\mask_reg[16]_0 (u_spi_slave_rram_n_570),
        .\mask_reg[17]_0 (u_spi_slave_rram_n_599),
        .\mask_reg[18]_0 (u_fsm_n_59),
        .\mask_reg[18]_1 (u_spi_slave_rram_n_598),
        .\mask_reg[19]_0 (u_spi_slave_rram_n_587),
        .\mask_reg[1]_0 (u_spi_slave_rram_n_603),
        .\mask_reg[20]_0 (u_spi_slave_rram_n_588),
        .\mask_reg[21]_0 (u_spi_slave_rram_n_606),
        .\mask_reg[22]_0 (u_spi_slave_rram_n_607),
        .\mask_reg[23]_0 (u_spi_slave_rram_n_596),
        .\mask_reg[24]_0 (u_spi_slave_rram_n_595),
        .\mask_reg[25]_0 (u_spi_slave_rram_n_581),
        .\mask_reg[26]_0 (u_spi_slave_rram_n_580),
        .\mask_reg[27]_0 (u_spi_slave_rram_n_589),
        .\mask_reg[28]_0 (u_spi_slave_rram_n_590),
        .\mask_reg[29]_0 (u_spi_slave_rram_n_609),
        .\mask_reg[2]_0 (u_spi_slave_rram_n_602),
        .\mask_reg[30]_0 (u_spi_slave_rram_n_608),
        .\mask_reg[31]_0 (u_spi_slave_rram_n_605),
        .\mask_reg[32]_0 (u_spi_slave_rram_n_604),
        .\mask_reg[32]_1 (u_spi_slave_rram_n_513),
        .\mask_reg[33]_0 (u_spi_slave_rram_n_583),
        .\mask_reg[33]_1 (u_spi_slave_rram_n_516),
        .\mask_reg[34]_0 (u_spi_slave_rram_n_585),
        .\mask_reg[35]_0 (u_spi_slave_rram_n_600),
        .\mask_reg[36]_0 (u_spi_slave_rram_n_558),
        .\mask_reg[37]_0 (u_spi_slave_rram_n_579),
        .\mask_reg[38]_0 (u_spi_slave_rram_n_578),
        .\mask_reg[39]_0 (u_spi_slave_rram_n_567),
        .\mask_reg[3]_0 (u_fsm_n_284),
        .\mask_reg[3]_1 (u_spi_slave_rram_n_592),
        .\mask_reg[40]_0 (u_spi_slave_rram_n_560),
        .\mask_reg[41]_0 (u_spi_slave_rram_n_559),
        .\mask_reg[42]_0 (u_spi_slave_rram_n_565),
        .\mask_reg[43]_0 (u_spi_slave_rram_n_601),
        .\mask_reg[44]_0 (u_spi_slave_rram_n_582),
        .\mask_reg[45]_0 (u_spi_slave_rram_n_566),
        .\mask_reg[46]_0 (u_spi_slave_rram_n_584),
        .\mask_reg[47]_0 ({p_1_in144_in,p_1_in147_in,p_1_in150_in,p_1_in153_in,p_1_in156_in,p_1_in159_in,p_1_in162_in,p_1_in165_in,p_1_in168_in,p_1_in171_in,p_1_in174_in,p_1_in177_in,p_1_in180_in,p_1_in183_in,p_1_in186_in,p_1_in189_in,p_1_in192_in,p_1_in195_in,p_1_in198_in,p_1_in201_in,p_1_in204_in,p_1_in207_in,p_1_in210_in,p_1_in213_in,p_1_in216_in,p_1_in273_in,p_1_in279_in}),
        .\mask_reg[47]_1 (u_spi_slave_rram_n_564),
        .\mask_reg[4]_0 (u_spi_slave_rram_n_594),
        .\mask_reg[5]_0 (u_fsm_n_285),
        .\mask_reg[5]_1 (u_spi_slave_rram_n_591),
        .\mask_reg[6]_0 (u_fsm_n_286),
        .\mask_reg[6]_1 (u_spi_slave_rram_n_593),
        .\mask_reg[7]_0 (u_spi_slave_rram_n_575),
        .\mask_reg[8]_0 (u_spi_slave_rram_n_573),
        .\mask_reg[9]_0 (u_spi_slave_rram_n_572),
        .mclk(mclk),
        .next_pw_loop0(next_pw_loop0),
        .next_wl_loop0(next_wl_loop0),
        .\paddr_reg[0]_rep__4 (u_fsm_n_270),
        .\prdata_sr[12]_i_4 (u_spi_slave_rram_n_367),
        .\prdata_sr[14]_i_3 (u_spi_slave_rram_n_369),
        .\prdata_sr[151]_i_6_0 (u_spi_slave_rram_n_541),
        .\prdata_sr[151]_i_6_1 ({u_spi_slave_rram_n_539,u_spi_slave_rram_n_540}),
        .\prdata_sr[152]_i_23_0 (u_spi_slave_rram_n_494),
        .\prdata_sr[152]_i_26_0 (u_spi_slave_rram_n_163),
        .\prdata_sr[152]_i_3_0 (u_spi_slave_rram_n_461),
        .\prdata_sr[17]_i_3 (u_spi_slave_rram_n_370),
        .\prdata_sr[29]_i_8 ({u_spi_slave_rram_n_0,u_spi_slave_rram_n_1}),
        .\prdata_sr[31]_i_4 (u_spi_slave_rram_n_219),
        .\prdata_sr[32]_i_4 (u_spi_slave_rram_n_317),
        .\prdata_sr[43]_i_2 (u_spi_slave_rram_n_218),
        .\prdata_sr[43]_i_2_0 (u_spi_slave_rram_n_368),
        .\prdata_sr[43]_i_2_1 (u_spi_slave_rram_n_366),
        .\prdata_sr[47]_i_5 (u_spi_slave_rram_n_316),
        .\prdata_sr[6]_i_9_0 (u_spi_slave_rram_n_561),
        .\prdata_sr[6]_i_9_1 (u_spi_slave_rram_n_562),
        .\prdata_sr[78]_i_2 (u_spi_slave_rram_n_512),
        .\prdata_sr[7]_i_26_0 (u_spi_slave_rram_n_556),
        .\prdata_sr[82]_i_2 (u_spi_slave_rram_n_511),
        .\prdata_sr[83]_i_2 (u_spi_slave_rram_n_509),
        .\prdata_sr[83]_i_2_0 (u_spi_slave_rram_n_510),
        .\prdata_sr[8]_i_12_0 (u_spi_slave_rram_n_555),
        .\prdata_sr[9]_i_2 (u_spi_slave_rram_n_525),
        .\prdata_sr_reg[150]_i_11_0 ({u_spi_slave_rram_n_622,u_spi_slave_rram_n_623,u_spi_slave_rram_n_624}),
        .\prdata_sr_reg[151]_i_11_0 ({u_spi_slave_rram_n_625,u_spi_slave_rram_n_626,u_spi_slave_rram_n_627}),
        .\prdata_sr_reg[152] (u_spi_slave_rram_n_474),
        .\prdata_sr_reg[152]_0 (u_spi_slave_rram_n_484),
        .\prdata_sr_reg[152]_i_16_0 (u_spi_slave_rram_n_489),
        .\prdata_sr_reg[152]_i_16_1 (u_spi_slave_rram_n_173),
        .\prdata_sr_reg[152]_i_16_2 (u_spi_slave_rram_n_174),
        .\prdata_sr_reg[152]_i_16_3 (u_spi_slave_rram_n_165),
        .\prdata_sr_reg[152]_i_16_4 (u_spi_slave_rram_n_166),
        .\pw_loop[0]_i_5 (u_spi_slave_rram_n_488),
        .\pw_loop[2]_i_5 (u_spi_slave_rram_n_490),
        .\pw_loop[3]_i_5 (u_spi_slave_rram_n_491),
        .\pw_loop[4]_i_5 (u_spi_slave_rram_n_492),
        .\pw_loop[6]_i_10_0 (next_pw_loop2),
        .\pw_loop[6]_i_10_1 (u_spi_slave_rram_n_501),
        .\pw_loop[6]_i_4 (attempts_counter_incr_en134_in),
        .\pw_loop[6]_i_5 (u_spi_slave_rram_n_9),
        .\pw_loop[7]_i_24 (u_spi_slave_rram_n_12),
        .\pw_loop[7]_i_76 (u_spi_slave_rram_n_507),
        .\pw_loop[7]_i_76_0 (u_spi_slave_rram_n_506),
        .\pw_loop_reg[0]_0 (u_fsm_n_331),
        .\pw_loop_reg[0]_1 (u_fsm_n_353),
        .\pw_loop_reg[0]_2 (u_spi_slave_rram_n_486),
        .\pw_loop_reg[0]_3 (u_spi_slave_rram_n_15),
        .\pw_loop_reg[0]_4 (u_spi_slave_rram_n_170),
        .\pw_loop_reg[1]_0 (u_fsm_n_306),
        .\pw_loop_reg[1]_1 (u_fsm_n_317),
        .\pw_loop_reg[1]_2 (u_fsm_n_354),
        .\pw_loop_reg[1]_3 (u_fsm_n_454),
        .\pw_loop_reg[2]_0 (u_fsm_n_318),
        .\pw_loop_reg[2]_1 (u_fsm_n_330),
        .\pw_loop_reg[2]_2 (u_fsm_n_344),
        .\pw_loop_reg[3]_0 (u_fsm_n_329),
        .\pw_loop_reg[3]_1 (u_fsm_n_453),
        .\pw_loop_reg[4]_0 (u_fsm_n_328),
        .\pw_loop_reg[4]_1 (u_fsm_n_347),
        .\pw_loop_reg[5]_0 (u_fsm_n_316),
        .\pw_loop_reg[5]_1 (u_fsm_n_351),
        .\pw_loop_reg[5]_2 (u_fsm_n_451),
        .\pw_loop_reg[6]_0 (u_fsm_n_315),
        .\pw_loop_reg[6]_1 (u_fsm_n_319),
        .\pw_loop_reg[6]_2 (u_fsm_n_457),
        .\pw_loop_reg[6]_i_14_0 (u_spi_slave_rram_n_399),
        .\pw_loop_reg[6]_i_14_1 (u_spi_slave_rram_n_398),
        .\pw_loop_reg[6]_i_14_2 (u_spi_slave_rram_n_401),
        .\pw_loop_reg[6]_i_14_3 (u_spi_slave_rram_n_400),
        .\pw_loop_reg[6]_i_14_4 (u_spi_slave_rram_n_402),
        .\pw_loop_reg[6]_i_14_5 (u_spi_slave_rram_n_403),
        .\pw_loop_reg[6]_i_14_6 (u_spi_slave_rram_n_405),
        .\pw_loop_reg[6]_i_14_7 (u_spi_slave_rram_n_404),
        .\pw_loop_reg[7]_0 (pw_loop),
        .\pw_loop_reg[7]_1 (u_fsm_n_348),
        .\pw_loop_reg[7]_2 (u_fsm_n_349),
        .\pw_loop_reg[7]_3 (u_fsm_n_452),
        .\pw_loop_reg[7]_4 ({u_spi_slave_rram_n_475,u_spi_slave_rram_n_476,u_spi_slave_rram_n_477,u_spi_slave_rram_n_478,u_spi_slave_rram_n_479,u_spi_slave_rram_n_480,u_spi_slave_rram_n_481,u_spi_slave_rram_n_482}),
        .pw_rst_start(pw_rst_start),
        .pw_rst_step(pw_rst_step),
        .pw_set_start(pw_set_start),
        .\rangei_reg[0]_0 (u_spi_slave_rram_n_520),
        .\rangei_reg[0]_i_7 (u_spi_slave_rram_n_634),
        .\rangei_reg[0]_rep_0 (u_fsm_n_134),
        .\rangei_reg[0]_rep_1 (u_fsm_n_171),
        .\rangei_reg[0]_rep_2 (u_fsm_n_527),
        .\rangei_reg[0]_rep__0_0 (u_fsm_n_131),
        .\rangei_reg[0]_rep__2_0 (u_fsm_n_540),
        .\rangei_reg[0]_rep__3_0 (u_fsm_n_541),
        .\rangei_reg[0]_rep__4_0 (u_fsm_n_542),
        .\rangei_reg[0]_rep__5_0 (u_fsm_n_543),
        .\rangei_reg[0]_rep__6_0 (u_fsm_n_544),
        .\rangei_reg[1]_rep_0 (u_fsm_n_135),
        .\rangei_reg[1]_rep_1 (u_fsm_n_371),
        .\rangei_reg[1]_rep_2 (u_fsm_n_528),
        .\rangei_reg[1]_rep_3 (u_fsm_n_529),
        .\rangei_reg[1]_rep__0_0 (u_fsm_n_130),
        .\rangei_reg[1]_rep__2_0 (u_fsm_n_534),
        .\rangei_reg[1]_rep__3_0 (u_fsm_n_535),
        .\rangei_reg[1]_rep__4_0 (u_fsm_n_536),
        .\rangei_reg[1]_rep__5_0 (u_fsm_n_537),
        .\rangei_reg[1]_rep__6_0 (u_fsm_n_538),
        .\rangei_reg[2]_rep_0 (u_fsm_n_526),
        .\rangei_reg[2]_rep__0_0 (u_fsm_n_438),
        .\rangei_reg[2]_rep__1_0 (u_fsm_n_539),
        .\rangei_reg[2]_rep__2_0 (u_fsm_n_136),
        .\rangei_reg[2]_rep__3_0 (u_fsm_n_153),
        .\rangei_reg[2]_rep__3_1 (u_fsm_n_439),
        .\rangei_reg[3]_0 (rangei),
        .\rangei_reg[3]_rep_0 (u_fsm_n_97),
        .\rangei_reg[3]_rep_1 (u_fsm_n_435),
        .\rangei_reg[3]_rep__0_0 (u_fsm_n_314),
        .\read_data_bits[3]_23 (\read_data_bits[3]_23 ),
        .\read_data_bits_reg[0][0]_0 (u_fsm_n_523),
        .\read_data_bits_reg[0][10]_0 (u_fsm_n_486),
        .\read_data_bits_reg[0][11]_0 (u_fsm_n_487),
        .\read_data_bits_reg[0][12]_0 (u_fsm_n_485),
        .\read_data_bits_reg[0][13]_0 (u_fsm_n_489),
        .\read_data_bits_reg[0][14]_0 (u_fsm_n_490),
        .\read_data_bits_reg[0][15]_0 (u_fsm_n_491),
        .\read_data_bits_reg[0][16]_0 (u_fsm_n_492),
        .\read_data_bits_reg[0][17]_0 (u_fsm_n_509),
        .\read_data_bits_reg[0][18]_0 (u_fsm_n_510),
        .\read_data_bits_reg[0][19]_0 (u_fsm_n_503),
        .\read_data_bits_reg[0][1]_0 (u_fsm_n_513),
        .\read_data_bits_reg[0][20]_0 (u_fsm_n_504),
        .\read_data_bits_reg[0][21]_0 (u_fsm_n_518),
        .\read_data_bits_reg[0][22]_0 (u_fsm_n_517),
        .\read_data_bits_reg[0][23]_0 (u_fsm_n_521),
        .\read_data_bits_reg[0][24]_0 (u_fsm_n_522),
        .\read_data_bits_reg[0][25]_0 (u_fsm_n_495),
        .\read_data_bits_reg[0][26]_0 (u_fsm_n_496),
        .\read_data_bits_reg[0][27]_0 (u_fsm_n_501),
        .\read_data_bits_reg[0][28]_0 (u_fsm_n_502),
        .\read_data_bits_reg[0][29]_0 (u_fsm_n_519),
        .\read_data_bits_reg[0][2]_0 (u_fsm_n_514),
        .\read_data_bits_reg[0][30]_0 (u_fsm_n_520),
        .\read_data_bits_reg[0][31]_0 (u_fsm_n_515),
        .\read_data_bits_reg[0][32]_0 (u_fsm_n_516),
        .\read_data_bits_reg[0][33]_0 (u_fsm_n_497),
        .\read_data_bits_reg[0][34]_0 (u_fsm_n_499),
        .\read_data_bits_reg[0][35]_0 (u_fsm_n_512),
        .\read_data_bits_reg[0][36]_0 (u_fsm_n_477),
        .\read_data_bits_reg[0][37]_0 (u_fsm_n_493),
        .\read_data_bits_reg[0][38]_0 (u_fsm_n_494),
        .\read_data_bits_reg[0][39]_0 (u_fsm_n_481),
        .\read_data_bits_reg[0][3]_0 (u_fsm_n_505),
        .\read_data_bits_reg[0][40]_0 (u_fsm_n_476),
        .\read_data_bits_reg[0][41]_0 (u_fsm_n_478),
        .\read_data_bits_reg[0][42]_0 (u_fsm_n_479),
        .\read_data_bits_reg[0][43]_0 (u_fsm_n_511),
        .\read_data_bits_reg[0][44]_0 (u_fsm_n_498),
        .\read_data_bits_reg[0][45]_0 (u_fsm_n_482),
        .\read_data_bits_reg[0][46]_0 (u_fsm_n_500),
        .\read_data_bits_reg[0][47]_0 (u_fsm_n_480),
        .\read_data_bits_reg[0][4]_0 (u_fsm_n_507),
        .\read_data_bits_reg[0][5]_0 (u_fsm_n_506),
        .\read_data_bits_reg[0][6]_0 (u_fsm_n_508),
        .\read_data_bits_reg[0][7]_0 (u_fsm_n_488),
        .\read_data_bits_reg[0][8]_0 (u_fsm_n_483),
        .\read_data_bits_reg[0][9]_0 (u_fsm_n_484),
        .\read_data_bits_reg[1][0]_0 (u_fsm_n_176),
        .\read_data_bits_reg[1][10]_0 (u_fsm_n_234),
        .\read_data_bits_reg[1][11]_0 (u_fsm_n_235),
        .\read_data_bits_reg[1][12]_0 (u_fsm_n_236),
        .\read_data_bits_reg[1][13]_0 (u_fsm_n_237),
        .\read_data_bits_reg[1][14]_0 (u_fsm_n_240),
        .\read_data_bits_reg[1][15]_0 (u_fsm_n_241),
        .\read_data_bits_reg[1][16]_0 (u_fsm_n_242),
        .\read_data_bits_reg[1][17]_0 (u_fsm_n_244),
        .\read_data_bits_reg[1][18]_0 (u_fsm_n_245),
        .\read_data_bits_reg[1][19]_0 (u_fsm_n_246),
        .\read_data_bits_reg[1][1]_0 (u_fsm_n_225),
        .\read_data_bits_reg[1][20]_0 (u_fsm_n_247),
        .\read_data_bits_reg[1][21]_0 (u_fsm_n_248),
        .\read_data_bits_reg[1][22]_0 (u_fsm_n_249),
        .\read_data_bits_reg[1][23]_0 (u_fsm_n_250),
        .\read_data_bits_reg[1][24]_0 (u_fsm_n_251),
        .\read_data_bits_reg[1][25]_0 (u_fsm_n_252),
        .\read_data_bits_reg[1][26]_0 (u_fsm_n_253),
        .\read_data_bits_reg[1][27]_0 (u_fsm_n_254),
        .\read_data_bits_reg[1][28]_0 (u_fsm_n_255),
        .\read_data_bits_reg[1][29]_0 (u_fsm_n_256),
        .\read_data_bits_reg[1][2]_0 (u_fsm_n_226),
        .\read_data_bits_reg[1][30]_0 (u_fsm_n_257),
        .\read_data_bits_reg[1][31]_0 (u_fsm_n_258),
        .\read_data_bits_reg[1][3]_0 (u_fsm_n_227),
        .\read_data_bits_reg[1][5]_0 (u_fsm_n_229),
        .\read_data_bits_reg[1][6]_0 (u_fsm_n_230),
        .\read_data_bits_reg[1][7]_0 (u_fsm_n_231),
        .\read_data_bits_reg[1][8]_0 (u_fsm_n_232),
        .\read_data_bits_reg[1][9]_0 (u_fsm_n_233),
        .\read_data_bits_reg[2][32]_0 (u_fsm_n_259),
        .\read_data_bits_reg[2][33]_0 (u_fsm_n_260),
        .\read_data_bits_reg[2][34]_0 (u_fsm_n_261),
        .\read_data_bits_reg[2][37]_0 (u_fsm_n_264),
        .\read_data_bits_reg[2][41]_0 (u_fsm_n_268),
        .\read_data_bits_reg[2][44]_0 (u_fsm_n_272),
        .\read_data_bits_reg[2][45]_0 (u_fsm_n_273),
        .\read_data_bits_reg[2][47]_0 (u_fsm_n_275),
        .\read_data_bits_reg[3][35]_0 (u_fsm_n_262),
        .\read_data_bits_reg[3][36]_0 (u_fsm_n_263),
        .\read_data_bits_reg[3][38]_0 (u_fsm_n_265),
        .\read_data_bits_reg[3][39]_0 (u_fsm_n_266),
        .\read_data_bits_reg[3][40]_0 (u_fsm_n_267),
        .\read_data_bits_reg[3][42]_0 (u_fsm_n_269),
        .\read_data_bits_reg[3][46]_0 (u_fsm_n_274),
        .\read_data_bits_reg[3][47]_0 (u_spi_slave_rram_n_553),
        .\rram_addr[15]_i_48_0 (u_spi_slave_rram_n_153),
        .\rram_addr_reg[0]_0 (u_fsm_n_370),
        .\rram_addr_reg[0]_1 (u_spi_slave_rram_n_644),
        .\rram_addr_reg[15]_0 (rram_addr),
        .\rram_addr_reg[15]_1 (u_spi_slave_rram_n_620),
        .\rram_addr_reg[15]_i_13_0 (u_spi_slave_rram_n_537),
        .\rram_addr_reg[15]_i_13_1 (u_spi_slave_rram_n_536),
        .\rram_addr_reg[15]_i_13_2 (u_spi_slave_rram_n_529),
        .\rram_addr_reg[15]_i_13_3 (u_spi_slave_rram_n_530),
        .\rram_addr_reg[15]_i_28_0 (u_spi_slave_rram_n_532),
        .\rram_addr_reg[15]_i_28_1 (u_spi_slave_rram_n_531),
        .\rram_addr_reg[15]_i_28_2 (u_spi_slave_rram_n_533),
        .\rram_addr_reg[15]_i_28_3 (u_spi_slave_rram_n_528),
        .\rram_addr_reg[15]_i_28_4 (u_spi_slave_rram_n_18),
        .\rram_addr_reg[15]_i_28_5 (u_spi_slave_rram_n_152),
        .\rram_addr_reg[15]_i_7 ({u_spi_slave_rram_n_640,u_spi_slave_rram_n_641,u_spi_slave_rram_n_642,u_spi_slave_rram_n_643}),
        .\rram_addr_reg[15]_i_8_0 ({address_step,address_stop,address_start}),
        .\rram_addr_reg[1]_0 (u_fsm_n_440),
        .rram_busy(rram_busy),
        .sa_do(sa_do),
        .sa_do_40_sp_1(u_fsm_n_374),
        .sa_rdy(sa_rdy),
        .sa_rdy_0(u_fsm_n_101),
        .sa_rdy_1(u_fsm_n_433),
        .set_rst_loop(set_rst_loop),
        .set_rst_loop_reg_0(u_fsm_n_58),
        .set_rst_loop_reg_1(u_fsm_n_295),
        .set_rst_loop_reg_2(u_fsm_n_296),
        .sl_dac_rst_lvl_start(sl_dac_rst_lvl_start),
        .\success_counter[0]_i_4_0 (u_spi_slave_rram_n_554),
        .\success_counter_reg[10]_0 (u_fsm_n_276),
        .\success_counter_reg[11]_0 (u_fsm_n_277),
        .\success_counter_reg[13]_0 (u_fsm_n_278),
        .\success_counter_reg[14]_0 (u_fsm_n_238),
        .\success_counter_reg[15]_0 (u_fsm_n_279),
        .\success_counter_reg[4]_0 (u_fsm_n_228),
        .wl_dac_rst_lvl_start({wl_dac_rst_lvl_start[4],wl_dac_rst_lvl_start[0]}),
        .wl_dac_rst_lvl_step(wl_dac_rst_lvl_step),
        .wl_dac_set_lvl_start({wl_dac_set_lvl_start[4],wl_dac_set_lvl_start[0]}),
        .\wl_loop[0]_i_16 (u_spi_slave_rram_n_11),
        .\wl_loop[0]_i_17_0 (u_fsm_n_301),
        .\wl_loop[0]_i_4 (u_spi_slave_rram_n_483),
        .\wl_loop[0]_i_4_0 (next_wl_loop211_in),
        .\wl_loop[0]_i_4_1 (u_spi_slave_rram_n_502),
        .\wl_loop[0]_i_6_0 (u_spi_slave_rram_n_2),
        .\wl_loop[1]_i_8 (u_spi_slave_rram_n_8),
        .\wl_loop[2]_i_3 (u_spi_slave_rram_n_164),
        .\wl_loop[3]_i_12 (u_spi_slave_rram_n_7),
        .\wl_loop[4]_i_42_0 (u_spi_slave_rram_n_17),
        .\wl_loop[4]_i_45_0 (u_spi_slave_rram_n_162),
        .\wl_loop[4]_i_6 (u_spi_slave_rram_n_14),
        .\wl_loop[5]_i_8 (u_spi_slave_rram_n_6),
        .\wl_loop[6]_i_8 (u_spi_slave_rram_n_5),
        .\wl_loop[7]_i_22 (u_spi_slave_rram_n_3),
        .\wl_loop[7]_i_82 (u_spi_slave_rram_n_504),
        .\wl_loop_reg[0]_0 (u_fsm_n_339),
        .\wl_loop_reg[0]_1 (u_fsm_n_346),
        .\wl_loop_reg[0]_2 (u_spi_slave_rram_n_4),
        .\wl_loop_reg[1]_0 (u_fsm_n_313),
        .\wl_loop_reg[1]_1 (u_fsm_n_335),
        .\wl_loop_reg[1]_2 (u_fsm_n_342),
        .\wl_loop_reg[2]_0 (u_fsm_n_299),
        .\wl_loop_reg[2]_1 (u_fsm_n_312),
        .\wl_loop_reg[2]_2 (u_fsm_n_338),
        .\wl_loop_reg[2]_3 (u_fsm_n_350),
        .\wl_loop_reg[3]_0 (u_fsm_n_175),
        .\wl_loop_reg[3]_1 (u_fsm_n_293),
        .\wl_loop_reg[3]_2 (u_fsm_n_311),
        .\wl_loop_reg[3]_3 (u_fsm_n_334),
        .\wl_loop_reg[3]_4 (u_fsm_n_340),
        .\wl_loop_reg[3]_i_18_0 (u_spi_slave_rram_n_430),
        .\wl_loop_reg[3]_i_18_1 (u_spi_slave_rram_n_431),
        .\wl_loop_reg[3]_i_18_2 (u_spi_slave_rram_n_432),
        .\wl_loop_reg[3]_i_18_3 (u_spi_slave_rram_n_433),
        .\wl_loop_reg[3]_i_18_4 (u_spi_slave_rram_n_434),
        .\wl_loop_reg[3]_i_18_5 (u_spi_slave_rram_n_435),
        .\wl_loop_reg[3]_i_18_6 (u_spi_slave_rram_n_436),
        .\wl_loop_reg[3]_i_18_7 (u_spi_slave_rram_n_437),
        .\wl_loop_reg[4]_0 (u_fsm_n_174),
        .\wl_loop_reg[4]_1 (u_fsm_n_308),
        .\wl_loop_reg[4]_2 (u_fsm_n_336),
        .\wl_loop_reg[4]_3 (u_fsm_n_337),
        .\wl_loop_reg[5]_0 (u_fsm_n_300),
        .\wl_loop_reg[5]_1 (u_fsm_n_310),
        .\wl_loop_reg[5]_2 (u_fsm_n_333),
        .\wl_loop_reg[5]_3 (u_fsm_n_343),
        .\wl_loop_reg[5]_4 (u_fsm_n_355),
        .\wl_loop_reg[6]_0 (u_fsm_n_309),
        .\wl_loop_reg[6]_1 (u_fsm_n_345),
        .\wl_loop_reg[6]_2 (u_fsm_n_455),
        .\wl_loop_reg[6]_3 (u_fsm_n_456),
        .\wl_loop_reg[7]_0 (u_fsm_n_307),
        .\wl_loop_reg[7]_1 (u_fsm_n_332),
        .\wl_loop_reg[7]_2 (u_fsm_n_341),
        .\wl_loop_reg[7]_3 (u_fsm_n_352),
        .\wl_loop_reg[7]_4 ({u_spi_slave_rram_n_453,u_spi_slave_rram_n_454,u_spi_slave_rram_n_455,u_spi_slave_rram_n_456,u_spi_slave_rram_n_457,u_spi_slave_rram_n_458,u_spi_slave_rram_n_459,u_spi_slave_rram_n_460}),
        .\wl_loop_reg[7]_i_36_0 (u_spi_slave_rram_n_422),
        .\wl_loop_reg[7]_i_36_1 (u_spi_slave_rram_n_423),
        .\wl_loop_reg[7]_i_36_2 (u_spi_slave_rram_n_424),
        .\wl_loop_reg[7]_i_36_3 (u_spi_slave_rram_n_425),
        .\wl_loop_reg[7]_i_36_4 (u_spi_slave_rram_n_426),
        .\wl_loop_reg[7]_i_36_5 (u_spi_slave_rram_n_427),
        .\wl_loop_reg[7]_i_36_6 (u_spi_slave_rram_n_429),
        .\wl_loop_reg[7]_i_36_7 (u_spi_slave_rram_n_428));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_slave_rram u_spi_slave_rram
       (.CO(u_fsm_n_102),
        .D(next_bsl_loop),
        .DI(u_fsm_n_437),
        .\FSM_sequential_state[1]_i_8 (u_fsm_n_533),
        .\FSM_sequential_state[1]_i_8_0 ({u_fsm_n_524,u_fsm_n_525}),
        .\FSM_sequential_state[3]_i_2_0 (u_fsm_n_433),
        .\FSM_sequential_state[3]_i_2_1 (u_fsm_n_443),
        .\FSM_sequential_state[3]_i_3 (next_rram_addr1),
        .\FSM_sequential_state[4]_i_4 (u_fsm_n_450),
        .\FSM_sequential_state[4]_i_4_0 (u_fsm_n_101),
        .\FSM_sequential_state_reg[2]_i_16 (u_fsm_n_161),
        .\FSM_sequential_state_reg[2]_rep ({u_spi_slave_rram_n_453,u_spi_slave_rram_n_454,u_spi_slave_rram_n_455,u_spi_slave_rram_n_456,u_spi_slave_rram_n_457,u_spi_slave_rram_n_458,u_spi_slave_rram_n_459,u_spi_slave_rram_n_460}),
        .\FSM_sequential_state_reg[2]_rep_0 ({u_spi_slave_rram_n_475,u_spi_slave_rram_n_476,u_spi_slave_rram_n_477,u_spi_slave_rram_n_478,u_spi_slave_rram_n_479,u_spi_slave_rram_n_480,u_spi_slave_rram_n_481,u_spi_slave_rram_n_482}),
        .\FSM_sequential_state_reg[3] (u_fsm_n_374),
        .Q(wl_loop),
        .S(u_fsm_n_436),
        .adc_upper_read_ref_lvl(adc_upper_read_ref_lvl),
        .\addr_bits_reg[23]_0 ({u_spi_slave_rram_n_636,u_spi_slave_rram_n_637,u_spi_slave_rram_n_638,u_spi_slave_rram_n_639}),
        .\addr_bits_reg[23]_1 ({u_spi_slave_rram_n_640,u_spi_slave_rram_n_641,u_spi_slave_rram_n_642,u_spi_slave_rram_n_643}),
        .\addr_bits_reg[31]_0 (next_state21_in),
        .\addr_bits_reg[31]_1 (u_spi_slave_rram_n_644),
        .\addr_bits_reg[46]_0 ({address_step,address_stop,address_start}),
        .\addr_bits_reg[47]_0 (u_spi_slave_rram_n_620),
        .\attempts_counter[7]_i_4_0 (u_fsm_n_318),
        .\attempts_counter[7]_i_4_1 (u_fsm_n_308),
        .\attempts_counter[7]_i_4_2 (u_fsm_n_351),
        .\attempts_counter[7]_i_4_3 (u_fsm_n_349),
        .\attempts_counter_reg[0] (u_fsm_n_303),
        .\bsl_loop[0]_i_12 (u_fsm_n_362),
        .\bsl_loop[2]_i_2_0 (u_fsm_n_293),
        .\bsl_loop[3]_i_10 (u_fsm_n_361),
        .\bsl_loop[3]_i_10_0 (u_fsm_n_173),
        .\bsl_loop[3]_i_10_1 (u_fsm_n_365),
        .\bsl_loop[4]_i_11_0 (u_fsm_n_304),
        .\bsl_loop[4]_i_152 (u_fsm_n_455),
        .\bsl_loop[4]_i_26_0 (u_spi_slave_rram_n_474),
        .\bsl_loop[4]_i_26_1 (u_fsm_n_305),
        .\bsl_loop[4]_i_26_2 (u_fsm_n_306),
        .\bsl_loop[4]_i_26_3 (u_fsm_n_172),
        .\bsl_loop[4]_i_26_4 (u_fsm_n_364),
        .\bsl_loop[4]_i_26_5 (u_fsm_n_363),
        .\bsl_loop[4]_i_60_0 (next_wl_loop2),
        .\bsl_loop[4]_i_91_0 (u_fsm_n_86),
        .\bsl_loop[4]_i_95_0 (u_fsm_n_136),
        .\bsl_loop_reg[0] (u_spi_slave_rram_n_470),
        .\bsl_loop_reg[0]_0 (u_spi_slave_rram_n_493),
        .\bsl_loop_reg[0]_1 (u_spi_slave_rram_n_507),
        .\bsl_loop_reg[0]_2 (u_fsm_n_294),
        .\bsl_loop_reg[0]_3 ({state[4:2],state[0]}),
        .\bsl_loop_reg[0]_4 (u_fsm_n_457),
        .\bsl_loop_reg[1] (u_spi_slave_rram_n_171),
        .\bsl_loop_reg[1]_0 (u_fsm_n_314),
        .\bsl_loop_reg[1]_1 (u_fsm_n_379),
        .\bsl_loop_reg[2] (u_fsm_n_58),
        .\bsl_loop_reg[2]_0 (u_fsm_n_296),
        .\bsl_loop_reg[3] (u_spi_slave_rram_n_168),
        .\bsl_loop_reg[3]_0 (u_spi_slave_rram_n_468),
        .\bsl_loop_reg[3]_1 (u_fsm_n_295),
        .\bsl_loop_reg[3]_2 (u_fsm_n_302),
        .\bsl_loop_reg[3]_3 (u_fsm_n_92),
        .\bsl_loop_reg[3]_i_24_0 (u_fsm_n_452),
        .\bsl_loop_reg[3]_i_24_1 (u_fsm_n_451),
        .\bsl_loop_reg[3]_i_24_2 (u_fsm_n_453),
        .\bsl_loop_reg[3]_i_24_3 (u_fsm_n_454),
        .\bsl_loop_reg[4] (u_spi_slave_rram_n_170),
        .\bsl_loop_reg[4]_0 (u_fsm_n_358),
        .\bsl_loop_reg[4]_1 (u_fsm_n_357),
        .\bsl_loop_reg[4]_2 (u_fsm_n_356),
        .\bsl_loop_reg[4]_i_160_0 (u_fsm_n_536),
        .\bsl_loop_reg[4]_i_160_1 (u_fsm_n_542),
        .\bsl_loop_reg[4]_i_176_0 (u_fsm_n_538),
        .\bsl_loop_reg[4]_i_176_1 (u_fsm_n_544),
        .\bsl_loop_reg[4]_i_226_0 (u_fsm_n_534),
        .\bsl_loop_reg[4]_i_226_1 (u_fsm_n_540),
        .\counter_reg[11] ({u_spi_slave_rram_n_534,u_spi_slave_rram_n_535}),
        .\counter_reg[11]_0 (u_spi_slave_rram_n_538),
        .\counter_reg[11]_1 ({u_spi_slave_rram_n_539,u_spi_slave_rram_n_540}),
        .\counter_reg[11]_2 (u_spi_slave_rram_n_541),
        .\counter_reg[1] (u_spi_slave_rram_n_529),
        .\counter_reg[1]_0 (u_spi_slave_rram_n_530),
        .\counter_reg[1]_1 (u_spi_slave_rram_n_552),
        .di({di[22:19],di[17:7]}),
        .\fsm_cmd_bits_reg[0]_0 (u_spi_slave_rram_n_525),
        .\fsm_cmd_bits_reg[0]_1 (u_spi_slave_rram_n_556),
        .\fsm_cmd_bits_reg[1]_0 (u_spi_slave_rram_n_160),
        .\fsm_cmd_bits_reg[1]_1 (u_spi_slave_rram_n_522),
        .\fsm_cmd_bits_reg[1]_2 (u_spi_slave_rram_n_523),
        .\fsm_cmd_bits_reg[1]_3 (u_spi_slave_rram_n_524),
        .\fsm_cmd_bits_reg[1]_4 (u_spi_slave_rram_n_555),
        .\fsm_cmd_bits_reg[1]_5 (u_spi_slave_rram_n_563),
        .\fsm_cmd_bits_reg[1]_6 (u_spi_slave_rram_n_586),
        .\fsm_cmd_bits_reg[2]_0 (u_spi_slave_rram_n_521),
        .\fsm_cmd_bits_reg[3]_0 (u_spi_slave_rram_n_154),
        .\fsm_cmd_bits_reg[3]_1 ({use_multi_addrs,opcode}),
        .fsm_go(fsm_go),
        .fsm_go_reg_0(u_fsm_n_288),
        .in97(in97),
        .\mask[0]_i_2 (u_fsm_n_523),
        .\mask[10]_i_2 (u_fsm_n_486),
        .\mask[11]_i_2 (u_fsm_n_487),
        .\mask[12]_i_2 (u_fsm_n_485),
        .\mask[13]_i_2 (u_fsm_n_489),
        .\mask[14]_i_2 (u_fsm_n_490),
        .\mask[15]_i_2 (u_fsm_n_491),
        .\mask[16]_i_2 (u_fsm_n_492),
        .\mask[17]_i_2 (u_fsm_n_509),
        .\mask[18]_i_2 (u_fsm_n_510),
        .\mask[19]_i_2 (u_fsm_n_503),
        .\mask[1]_i_2 (u_fsm_n_513),
        .\mask[20]_i_2 (u_fsm_n_504),
        .\mask[21]_i_2 (u_fsm_n_518),
        .\mask[22]_i_2 (u_fsm_n_517),
        .\mask[23]_i_2 (u_fsm_n_521),
        .\mask[24]_i_2 (u_fsm_n_522),
        .\mask[25]_i_2 (u_fsm_n_495),
        .\mask[26]_i_2 (u_fsm_n_496),
        .\mask[27]_i_2 (u_fsm_n_501),
        .\mask[28]_i_2 (u_fsm_n_502),
        .\mask[29]_i_2 (u_fsm_n_519),
        .\mask[2]_i_2 (u_fsm_n_514),
        .\mask[30]_i_2 (u_fsm_n_520),
        .\mask[31]_i_2 (u_fsm_n_515),
        .\mask[32]_i_3 (u_fsm_n_516),
        .\mask[33]_i_3 (u_fsm_n_497),
        .\mask[34]_i_3 (u_fsm_n_499),
        .\mask[35]_i_3 (u_fsm_n_512),
        .\mask[36]_i_3 (u_fsm_n_477),
        .\mask[37]_i_3 (u_fsm_n_493),
        .\mask[38]_i_3 (u_fsm_n_494),
        .\mask[39]_i_3 (u_fsm_n_481),
        .\mask[3]_i_2 (u_fsm_n_505),
        .\mask[40]_i_2 (u_fsm_n_439),
        .\mask[40]_i_3 (u_fsm_n_476),
        .\mask[41]_i_2 (u_fsm_n_153),
        .\mask[41]_i_2_0 (u_fsm_n_171),
        .\mask[41]_i_2_1 (u_fsm_n_527),
        .\mask[41]_i_3 (u_fsm_n_478),
        .\mask[42]_i_13 (u_fsm_n_97),
        .\mask[42]_i_3 (u_fsm_n_479),
        .\mask[43]_i_3 (u_fsm_n_511),
        .\mask[44]_i_3 (u_fsm_n_498),
        .\mask[44]_i_6 (u_fsm_n_371),
        .\mask[44]_i_6_0 (u_fsm_n_370),
        .\mask[44]_i_6_1 (u_fsm_n_529),
        .\mask[45]_i_3 (u_fsm_n_482),
        .\mask[45]_i_6 (u_fsm_n_528),
        .\mask[46]_i_3 (u_fsm_n_500),
        .\mask[46]_i_7 (u_fsm_n_440),
        .\mask[47]_i_27 (u_fsm_n_369),
        .\mask[47]_i_9 (u_fsm_n_480),
        .\mask[4]_i_2 (u_fsm_n_507),
        .\mask[5]_i_2 (u_fsm_n_506),
        .\mask[6]_i_2 (u_fsm_n_508),
        .\mask[7]_i_2 (u_fsm_n_488),
        .\mask[8]_i_2 (u_fsm_n_483),
        .\mask[9]_i_2 (u_fsm_n_484),
        .mclk(mclk),
        .\misc_cnfg_bits_reg[100]_0 (u_spi_slave_rram_n_561),
        .\misc_cnfg_bits_reg[100]_1 (u_spi_slave_rram_n_582),
        .\misc_cnfg_bits_reg[101]_0 (u_spi_slave_rram_n_566),
        .\misc_cnfg_bits_reg[102]_0 (u_spi_slave_rram_n_584),
        .\misc_cnfg_bits_reg[103]_0 (u_spi_slave_rram_n_564),
        .\misc_cnfg_bits_reg[10]_0 (u_spi_slave_rram_n_514),
        .\misc_cnfg_bits_reg[10]_1 (u_spi_slave_rram_n_517),
        .\misc_cnfg_bits_reg[10]_2 (u_spi_slave_rram_n_518),
        .\misc_cnfg_bits_reg[10]_3 (u_spi_slave_rram_n_519),
        .\misc_cnfg_bits_reg[10]_4 (u_spi_slave_rram_n_635),
        .\misc_cnfg_bits_reg[111]_0 ({u_spi_slave_rram_n_610,u_spi_slave_rram_n_611,u_spi_slave_rram_n_612}),
        .\misc_cnfg_bits_reg[117]_0 ({u_spi_slave_rram_n_613,u_spi_slave_rram_n_614,u_spi_slave_rram_n_615}),
        .\misc_cnfg_bits_reg[11]_0 (u_spi_slave_rram_n_520),
        .\misc_cnfg_bits_reg[11]_1 (u_spi_slave_rram_n_634),
        .\misc_cnfg_bits_reg[123]_0 ({u_spi_slave_rram_n_628,u_spi_slave_rram_n_629,u_spi_slave_rram_n_630}),
        .\misc_cnfg_bits_reg[129]_0 ({u_spi_slave_rram_n_631,u_spi_slave_rram_n_632,u_spi_slave_rram_n_633}),
        .\misc_cnfg_bits_reg[12]_0 (u_spi_slave_rram_n_515),
        .\misc_cnfg_bits_reg[135]_0 ({u_spi_slave_rram_n_625,u_spi_slave_rram_n_626,u_spi_slave_rram_n_627}),
        .\misc_cnfg_bits_reg[141]_0 ({u_spi_slave_rram_n_622,u_spi_slave_rram_n_623,u_spi_slave_rram_n_624}),
        .\misc_cnfg_bits_reg[144]_0 (u_spi_slave_rram_n_616),
        .\misc_cnfg_bits_reg[147]_0 ({post_read_setup_cycles,step_write_setup_cycles,step_read_setup_cycles,write_to_init_read_setup_cycles,read_to_init_write_setup_cycles,idle_to_init_read_setup_cycles,idle_to_init_write_setup_cycles,all_dacs_on,ignore_failures,di_init_mask,set_first,pw_rst_cycle,wl_dac_rst_lvl_cycle,sl_dac_rst_lvl_cycle,pw_set_cycle,wl_dac_set_lvl_cycle,bl_dac_set_lvl_cycle,num_levels,max_attempts}),
        .\misc_cnfg_bits_reg[147]_1 ({u_spi_slave_rram_n_617,u_spi_slave_rram_n_618,u_spi_slave_rram_n_619}),
        .\misc_cnfg_bits_reg[1]_0 (u_spi_slave_rram_n_621),
        .\misc_cnfg_bits_reg[26]_0 (u_spi_slave_rram_n_152),
        .\misc_cnfg_bits_reg[32]_0 (u_spi_slave_rram_n_528),
        .\misc_cnfg_bits_reg[32]_1 (u_spi_slave_rram_n_532),
        .\misc_cnfg_bits_reg[33]_0 (u_spi_slave_rram_n_18),
        .\misc_cnfg_bits_reg[33]_1 (u_spi_slave_rram_n_153),
        .\misc_cnfg_bits_reg[33]_2 (u_spi_slave_rram_n_536),
        .\misc_cnfg_bits_reg[33]_3 (u_spi_slave_rram_n_537),
        .\misc_cnfg_bits_reg[33]_4 (u_spi_slave_rram_n_545),
        .\misc_cnfg_bits_reg[33]_5 (u_spi_slave_rram_n_546),
        .\misc_cnfg_bits_reg[53]_0 (u_spi_slave_rram_n_544),
        .\misc_cnfg_bits_reg[53]_1 (u_spi_slave_rram_n_547),
        .\misc_cnfg_bits_reg[54]_0 (u_spi_slave_rram_n_531),
        .\misc_cnfg_bits_reg[54]_1 (u_spi_slave_rram_n_533),
        .\misc_cnfg_bits_reg[54]_2 (u_spi_slave_rram_n_542),
        .\misc_cnfg_bits_reg[54]_3 (u_spi_slave_rram_n_543),
        .\misc_cnfg_bits_reg[54]_4 ({u_spi_slave_rram_n_548,u_spi_slave_rram_n_549}),
        .\misc_cnfg_bits_reg[54]_5 (u_spi_slave_rram_n_550),
        .\misc_cnfg_bits_reg[54]_6 (u_spi_slave_rram_n_551),
        .\misc_cnfg_bits_reg[55]_0 (u_spi_slave_rram_n_511),
        .\misc_cnfg_bits_reg[55]_1 (u_spi_slave_rram_n_512),
        .\misc_cnfg_bits_reg[56]_0 (u_spi_slave_rram_n_597),
        .\misc_cnfg_bits_reg[57]_0 (u_spi_slave_rram_n_603),
        .\misc_cnfg_bits_reg[58]_0 (u_spi_slave_rram_n_602),
        .\misc_cnfg_bits_reg[59]_0 (u_spi_slave_rram_n_592),
        .\misc_cnfg_bits_reg[60]_0 (u_spi_slave_rram_n_594),
        .\misc_cnfg_bits_reg[61]_0 (u_spi_slave_rram_n_591),
        .\misc_cnfg_bits_reg[62]_0 (u_spi_slave_rram_n_593),
        .\misc_cnfg_bits_reg[63]_0 (u_spi_slave_rram_n_575),
        .\misc_cnfg_bits_reg[64]_0 (u_spi_slave_rram_n_573),
        .\misc_cnfg_bits_reg[65]_0 (u_spi_slave_rram_n_572),
        .\misc_cnfg_bits_reg[66]_0 (u_spi_slave_rram_n_577),
        .\misc_cnfg_bits_reg[67]_0 (u_spi_slave_rram_n_574),
        .\misc_cnfg_bits_reg[68]_0 (u_spi_slave_rram_n_576),
        .\misc_cnfg_bits_reg[69]_0 (u_spi_slave_rram_n_569),
        .\misc_cnfg_bits_reg[70]_0 (u_spi_slave_rram_n_568),
        .\misc_cnfg_bits_reg[71]_0 (u_spi_slave_rram_n_571),
        .\misc_cnfg_bits_reg[72]_0 (u_spi_slave_rram_n_570),
        .\misc_cnfg_bits_reg[73]_0 (u_spi_slave_rram_n_599),
        .\misc_cnfg_bits_reg[74]_0 (u_spi_slave_rram_n_598),
        .\misc_cnfg_bits_reg[75]_0 (u_spi_slave_rram_n_587),
        .\misc_cnfg_bits_reg[76]_0 (u_spi_slave_rram_n_588),
        .\misc_cnfg_bits_reg[77]_0 (u_spi_slave_rram_n_606),
        .\misc_cnfg_bits_reg[78]_0 (u_spi_slave_rram_n_607),
        .\misc_cnfg_bits_reg[79]_0 (u_spi_slave_rram_n_596),
        .\misc_cnfg_bits_reg[80]_0 (u_spi_slave_rram_n_595),
        .\misc_cnfg_bits_reg[81]_0 (u_spi_slave_rram_n_581),
        .\misc_cnfg_bits_reg[82]_0 (u_spi_slave_rram_n_580),
        .\misc_cnfg_bits_reg[83]_0 (u_spi_slave_rram_n_589),
        .\misc_cnfg_bits_reg[84]_0 (u_spi_slave_rram_n_590),
        .\misc_cnfg_bits_reg[85]_0 (u_spi_slave_rram_n_609),
        .\misc_cnfg_bits_reg[86]_0 (u_spi_slave_rram_n_608),
        .\misc_cnfg_bits_reg[87]_0 (u_spi_slave_rram_n_605),
        .\misc_cnfg_bits_reg[88]_0 (u_spi_slave_rram_n_604),
        .\misc_cnfg_bits_reg[89]_0 (u_spi_slave_rram_n_583),
        .\misc_cnfg_bits_reg[90]_0 (u_spi_slave_rram_n_585),
        .\misc_cnfg_bits_reg[91]_0 (u_spi_slave_rram_n_600),
        .\misc_cnfg_bits_reg[92]_0 (u_spi_slave_rram_n_557),
        .\misc_cnfg_bits_reg[92]_1 (u_spi_slave_rram_n_558),
        .\misc_cnfg_bits_reg[93]_0 (u_spi_slave_rram_n_579),
        .\misc_cnfg_bits_reg[94]_0 (u_spi_slave_rram_n_578),
        .\misc_cnfg_bits_reg[95]_0 (u_spi_slave_rram_n_567),
        .\misc_cnfg_bits_reg[96]_0 (u_spi_slave_rram_n_560),
        .\misc_cnfg_bits_reg[96]_1 (u_spi_slave_rram_n_562),
        .\misc_cnfg_bits_reg[97]_0 (u_spi_slave_rram_n_559),
        .\misc_cnfg_bits_reg[98]_0 (u_spi_slave_rram_n_565),
        .\misc_cnfg_bits_reg[99]_0 (u_spi_slave_rram_n_601),
        .\misc_cnfg_bits_reg[9]_0 (u_spi_slave_rram_n_516),
        .\misc_cnfg_bits_reg[9]_1 (u_spi_slave_rram_n_553),
        .\misc_cnfg_bits_reg[9]_2 (u_spi_slave_rram_n_554),
        .miso(miso),
        .mosi(mosi),
        .next_pw_loop0(next_pw_loop0),
        .next_wl_loop0(next_wl_loop0),
        .paddr({u_spi_slave_rram_n_0,u_spi_slave_rram_n_1}),
        .\paddr_reg[0]_rep__3 (u_spi_slave_rram_n_317),
        .\paddr_reg[0]_rep__4 (u_spi_slave_rram_n_367),
        .\paddr_reg[0]_rep__4_0 (u_spi_slave_rram_n_368),
        .\paddr_reg[1]_rep__4 (u_spi_slave_rram_n_316),
        .\paddr_reg[2] (u_spi_slave_rram_n_218),
        .\paddr_reg[2]_0 (u_spi_slave_rram_n_369),
        .\paddr_reg[2]_1 (u_spi_slave_rram_n_370),
        .\paddr_reg[3]_rep (u_spi_slave_rram_n_219),
        .\paddr_reg[3]_rep_0 (u_spi_slave_rram_n_366),
        .\prdata_sr[0]_i_5 (u_fsm_n_176),
        .\prdata_sr[0]_i_5_0 (u_fsm_n_99),
        .\prdata_sr[10]_i_2 (u_fsm_n_276),
        .\prdata_sr[10]_i_2_0 (u_fsm_n_234),
        .\prdata_sr[119]_i_2 (u_fsm_n_382),
        .\prdata_sr[119]_i_2_0 (u_fsm_n_434),
        .\prdata_sr[11]_i_2 (u_fsm_n_277),
        .\prdata_sr[11]_i_2_0 (u_fsm_n_235),
        .\prdata_sr[12]_i_2 (u_fsm_n_236),
        .\prdata_sr[13]_i_2 (u_fsm_n_278),
        .\prdata_sr[13]_i_2_0 (u_fsm_n_237),
        .\prdata_sr[14]_i_2 (u_fsm_n_238),
        .\prdata_sr[14]_i_5 (u_fsm_n_240),
        .\prdata_sr[152]_i_29 (u_fsm_n_353),
        .\prdata_sr[152]_i_29_0 (u_fsm_n_354),
        .\prdata_sr[152]_i_29_1 (u_fsm_n_344),
        .\prdata_sr[152]_i_3 (u_fsm_n_316),
        .\prdata_sr[152]_i_3_0 (u_fsm_n_317),
        .\prdata_sr[152]_i_6_0 (u_spi_slave_rram_n_473),
        .\prdata_sr[15]_i_2 (u_fsm_n_279),
        .\prdata_sr[15]_i_2_0 (u_fsm_n_241),
        .\prdata_sr[16]_i_2 (u_fsm_n_280),
        .\prdata_sr[16]_i_2_0 (u_fsm_n_242),
        .\prdata_sr[17]_i_2 (u_fsm_n_243),
        .\prdata_sr[17]_i_5 (u_fsm_n_244),
        .\prdata_sr[18]_i_2 (u_fsm_n_281),
        .\prdata_sr[18]_i_2_0 (u_fsm_n_245),
        .\prdata_sr[19]_i_2 (u_fsm_n_246),
        .\prdata_sr[1]_i_2 (u_fsm_n_225),
        .\prdata_sr[1]_i_4 (u_fsm_n_100),
        .\prdata_sr[20]_i_5 (u_fsm_n_247),
        .\prdata_sr[21]_i_2 (u_fsm_n_248),
        .\prdata_sr[22]_i_6 (u_fsm_n_249),
        .\prdata_sr[23]_i_2 (u_fsm_n_250),
        .\prdata_sr[24]_i_2 (u_fsm_n_251),
        .\prdata_sr[25]_i_2 (u_fsm_n_282),
        .\prdata_sr[25]_i_2_0 (u_fsm_n_252),
        .\prdata_sr[26]_i_2 (u_fsm_n_283),
        .\prdata_sr[26]_i_2_0 (u_fsm_n_253),
        .\prdata_sr[27]_i_4 (u_fsm_n_254),
        .\prdata_sr[28]_i_2 (u_fsm_n_284),
        .\prdata_sr[28]_i_2_0 (u_fsm_n_255),
        .\prdata_sr[29]_i_4 ({diag_bits[29],diag_bits[27],diag_bits[24:19],diag_bits[12],diag_bits[9:5],diag_bits[3:0]}),
        .\prdata_sr[29]_i_4_0 (u_fsm_n_256),
        .\prdata_sr[2]_i_6 (u_fsm_n_226),
        .\prdata_sr[30]_i_2 (u_fsm_n_285),
        .\prdata_sr[30]_i_2_0 (u_fsm_n_257),
        .\prdata_sr[31]_i_2 (u_fsm_n_286),
        .\prdata_sr[31]_i_2_0 (u_fsm_n_258),
        .\prdata_sr[32]_i_2 (u_fsm_n_259),
        .\prdata_sr[33]_i_2 (u_fsm_n_260),
        .\prdata_sr[34]_i_2 (u_fsm_n_261),
        .\prdata_sr[35]_i_2 (u_fsm_n_262),
        .\prdata_sr[36]_i_2 (u_fsm_n_263),
        .\prdata_sr[37]_i_2 (u_fsm_n_264),
        .\prdata_sr[38]_i_2 (u_fsm_n_265),
        .\prdata_sr[39]_i_2 (u_fsm_n_266),
        .\prdata_sr[3]_i_3 (u_fsm_n_227),
        .\prdata_sr[3]_i_3_0 (u_fsm_n_132),
        .\prdata_sr[40]_i_2 (u_fsm_n_267),
        .\prdata_sr[41]_i_2 (u_fsm_n_268),
        .\prdata_sr[42]_i_2 (u_fsm_n_269),
        .\prdata_sr[44]_i_2 (u_fsm_n_272),
        .\prdata_sr[45]_i_2 (u_fsm_n_273),
        .\prdata_sr[46]_i_2 (u_fsm_n_274),
        .\prdata_sr[47]_i_2 (u_fsm_n_275),
        .\prdata_sr[5]_i_3 (u_fsm_n_229),
        .\prdata_sr[6]_i_3 (u_fsm_n_230),
        .\prdata_sr[7]_i_3 (u_fsm_n_231),
        .\prdata_sr[8]_i_4 (u_fsm_n_232),
        .\prdata_sr[9]_i_2 (u_fsm_n_233),
        .\prdata_sr[9]_i_8 (u_fsm_n_154),
        .\prdata_sr[9]_i_8_0 (u_fsm_n_155),
        .\prdata_sr_reg[0] (\prdata_sr[159]_i_3_n_0 ),
        .\prdata_sr_reg[0]_0 (\prdata_sr[0]_i_3_n_0 ),
        .\prdata_sr_reg[103] (u_fsm_n_162),
        .\prdata_sr_reg[103]_0 (u_fsm_n_383),
        .\prdata_sr_reg[104] (u_fsm_n_384),
        .\prdata_sr_reg[104]_0 (u_fsm_n_441),
        .\prdata_sr_reg[105] (u_fsm_n_449),
        .\prdata_sr_reg[105]_0 (u_fsm_n_239),
        .\prdata_sr_reg[106] (u_fsm_n_448),
        .\prdata_sr_reg[107] (u_fsm_n_447),
        .\prdata_sr_reg[108] (u_fsm_n_458),
        .\prdata_sr_reg[109] (u_fsm_n_446),
        .\prdata_sr_reg[110] (u_fsm_n_459),
        .\prdata_sr_reg[111] (u_fsm_n_445),
        .\prdata_sr_reg[112] (u_fsm_n_444),
        .\prdata_sr_reg[113] (u_fsm_n_380),
        .\prdata_sr_reg[113]_0 (u_fsm_n_381),
        .\prdata_sr_reg[114] (u_fsm_n_156),
        .\prdata_sr_reg[117] (u_fsm_n_526),
        .\prdata_sr_reg[118] (rangei),
        .\prdata_sr_reg[152] (u_fsm_n_298),
        .\prdata_sr_reg[152]_0 (u_fsm_n_297),
        .\prdata_sr_reg[153] (u_fsm_n_157),
        .\prdata_sr_reg[158] ({fsm_bits[158:154],fsm_bits[151:127],fsm_bits[101],fsm_bits[82:78],fsm_bits[9],fsm_bits[6],fsm_bits[2]}),
        .\prdata_sr_reg[43] (u_fsm_n_270),
        .\prdata_sr_reg[48] (u_fsm_n_271),
        .\prdata_sr_reg[4] (u_fsm_n_228),
        .\prdata_sr_reg[5] (u_fsm_n_372),
        .\prdata_sr_reg[5]_0 (u_fsm_n_98),
        .\prdata_sr_reg[5]_1 (u_fsm_n_373),
        .\prdata_sr_reg[72] ({p_1_in144_in,p_1_in147_in,p_1_in150_in,p_1_in153_in,p_1_in156_in,p_1_in159_in,p_1_in162_in,p_1_in165_in,p_1_in168_in,p_1_in171_in,p_1_in174_in,p_1_in177_in,p_1_in180_in,p_1_in183_in,p_1_in186_in,p_1_in189_in,p_1_in192_in,p_1_in195_in,p_1_in198_in,p_1_in201_in,p_1_in204_in,p_1_in207_in,p_1_in210_in,p_1_in213_in,p_1_in216_in,p_1_in273_in,p_1_in279_in}),
        .\prdata_sr_reg[73] (u_fsm_n_133),
        .\prdata_sr_reg[77] (u_fsm_n_287),
        .\prdata_sr_reg[7] (u_fsm_n_376),
        .\prdata_sr_reg[7]_0 (u_fsm_n_375),
        .\prdata_sr_reg[83] (u_fsm_n_368),
        .\prdata_sr_reg[83]_0 (u_fsm_n_367),
        .\prdata_sr_reg[8] (u_fsm_n_377),
        .\prdata_sr_reg[8]_0 (u_fsm_n_378),
        .\pw_loop[7]_i_18_0 (u_fsm_n_366),
        .\pw_loop[7]_i_26_0 (pw_loop),
        .\pw_loop[7]_i_46 (u_fsm_n_355),
        .\pw_loop[7]_i_46_0 (u_fsm_n_352),
        .\pw_loop[7]_i_46_1 (u_fsm_n_350),
        .\pw_loop[7]_i_48_0 (u_fsm_n_359),
        .\pw_loop[7]_i_58_0 (next_wl_loop223_in),
        .\pw_loop[7]_i_77_0 (u_fsm_n_360),
        .\pw_loop_reg[0] (u_spi_slave_rram_n_489),
        .\pw_loop_reg[0]_0 (u_spi_slave_rram_n_502),
        .\pw_loop_reg[0]_1 (bsl_loop),
        .\pw_loop_reg[0]_2 (u_fsm_n_67),
        .\pw_loop_reg[0]_3 (u_fsm_n_331),
        .\pw_loop_reg[1] (u_fsm_n_66),
        .\pw_loop_reg[2] (u_fsm_n_65),
        .\pw_loop_reg[2]_0 (u_fsm_n_330),
        .\pw_loop_reg[3] (u_spi_slave_rram_n_10),
        .\pw_loop_reg[3]_0 (u_fsm_n_64),
        .\pw_loop_reg[3]_1 (u_fsm_n_329),
        .\pw_loop_reg[4] (next_wl_loop211_in),
        .\pw_loop_reg[4]_0 (u_fsm_n_63),
        .\pw_loop_reg[4]_1 (u_fsm_n_328),
        .\pw_loop_reg[4]_2 (u_fsm_n_347),
        .\pw_loop_reg[5] (u_spi_slave_rram_n_484),
        .\pw_loop_reg[5]_0 (u_fsm_n_62),
        .\pw_loop_reg[6] (next_bsl_loop2),
        .\pw_loop_reg[6]_0 (u_fsm_n_319),
        .\pw_loop_reg[6]_1 (u_fsm_n_61),
        .\pw_loop_reg[6]_2 (u_fsm_n_315),
        .\pw_loop_reg[6]_i_8_0 (u_fsm_n_539),
        .\pw_loop_reg[7] (attempts_counter_incr_en134_in),
        .\pw_loop_reg[7]_0 (u_fsm_n_57),
        .\pw_loop_reg[7]_1 (u_fsm_n_348),
        .pw_rst_start(pw_rst_start),
        .pw_rst_step(pw_rst_step),
        .pw_set_start(pw_set_start),
        .\rangei_reg[0]_i_7_0 (u_fsm_n_435),
        .\rangei_reg[0]_i_7_1 (u_fsm_n_135),
        .\rangei_reg[0]_i_7_2 (u_fsm_n_134),
        .\rangei_reg[2]_rep__0 (u_spi_slave_rram_n_398),
        .\rangei_reg[2]_rep__0_0 (u_spi_slave_rram_n_399),
        .\rangei_reg[2]_rep__0_1 (u_spi_slave_rram_n_400),
        .\rangei_reg[2]_rep__0_10 (u_spi_slave_rram_n_409),
        .\rangei_reg[2]_rep__0_11 (u_spi_slave_rram_n_410),
        .\rangei_reg[2]_rep__0_12 (u_spi_slave_rram_n_411),
        .\rangei_reg[2]_rep__0_13 (u_spi_slave_rram_n_412),
        .\rangei_reg[2]_rep__0_14 (u_spi_slave_rram_n_413),
        .\rangei_reg[2]_rep__0_15 (u_spi_slave_rram_n_422),
        .\rangei_reg[2]_rep__0_16 (u_spi_slave_rram_n_423),
        .\rangei_reg[2]_rep__0_17 (u_spi_slave_rram_n_424),
        .\rangei_reg[2]_rep__0_18 (u_spi_slave_rram_n_425),
        .\rangei_reg[2]_rep__0_19 (u_spi_slave_rram_n_426),
        .\rangei_reg[2]_rep__0_2 (u_spi_slave_rram_n_401),
        .\rangei_reg[2]_rep__0_20 (u_spi_slave_rram_n_427),
        .\rangei_reg[2]_rep__0_21 (u_spi_slave_rram_n_428),
        .\rangei_reg[2]_rep__0_22 (u_spi_slave_rram_n_429),
        .\rangei_reg[2]_rep__0_23 (u_spi_slave_rram_n_430),
        .\rangei_reg[2]_rep__0_24 (u_spi_slave_rram_n_431),
        .\rangei_reg[2]_rep__0_25 (u_spi_slave_rram_n_432),
        .\rangei_reg[2]_rep__0_26 (u_spi_slave_rram_n_433),
        .\rangei_reg[2]_rep__0_27 (u_spi_slave_rram_n_434),
        .\rangei_reg[2]_rep__0_28 (u_spi_slave_rram_n_435),
        .\rangei_reg[2]_rep__0_29 (u_spi_slave_rram_n_436),
        .\rangei_reg[2]_rep__0_3 (u_spi_slave_rram_n_402),
        .\rangei_reg[2]_rep__0_30 (u_spi_slave_rram_n_437),
        .\rangei_reg[2]_rep__0_4 (u_spi_slave_rram_n_403),
        .\rangei_reg[2]_rep__0_5 (u_spi_slave_rram_n_404),
        .\rangei_reg[2]_rep__0_6 (u_spi_slave_rram_n_405),
        .\rangei_reg[2]_rep__0_7 (u_spi_slave_rram_n_406),
        .\rangei_reg[2]_rep__0_8 (u_spi_slave_rram_n_407),
        .\rangei_reg[2]_rep__0_9 (u_spi_slave_rram_n_408),
        .\rangei_reg[3] (adc_upper_write_ref_lvl),
        .\rangei_reg[3]_0 (adc_lower_write_ref_lvl),
        .\rangei_reg[3]_rep (u_spi_slave_rram_n_513),
        .\rangei_reg[3]_rep__0 ({wl_dac_rst_lvl_start[4],wl_dac_rst_lvl_start[0]}),
        .\rangei_reg[3]_rep__0_0 (sl_dac_rst_lvl_start),
        .\rangei_reg[3]_rep__0_1 ({wl_dac_set_lvl_start[4],wl_dac_set_lvl_start[0]}),
        .\rangei_reg[3]_rep__0_2 (bl_dac_set_lvl_start),
        .\rangei_reg[3]_rep__0_3 (u_spi_slave_rram_n_508),
        .\read_data_bits[3][47]_i_2 (u_fsm_n_131),
        .\read_data_bits[3][47]_i_2_0 (u_fsm_n_130),
        .\read_data_bits[3]_23 (\read_data_bits[3]_23 ),
        .rram_addr(rram_addr),
        .\rram_addr[15]_i_55 (u_fsm_n_159),
        .\rram_addr_reg[0] (u_fsm_n_532),
        .\rram_addr_reg[0]_0 ({u_fsm_n_530,u_fsm_n_531}),
        .rst_n(rst_n),
        .sclk(sclk),
        .set_rst_loop(set_rst_loop),
        .set_rst_loop_reg(u_spi_slave_rram_n_2),
        .set_rst_loop_reg_0(u_spi_slave_rram_n_3),
        .set_rst_loop_reg_1(u_spi_slave_rram_n_4),
        .set_rst_loop_reg_10(u_spi_slave_rram_n_15),
        .set_rst_loop_reg_11(u_spi_slave_rram_n_17),
        .set_rst_loop_reg_12(u_spi_slave_rram_n_162),
        .set_rst_loop_reg_13(u_spi_slave_rram_n_163),
        .set_rst_loop_reg_14(u_spi_slave_rram_n_164),
        .set_rst_loop_reg_15(u_spi_slave_rram_n_165),
        .set_rst_loop_reg_16(u_spi_slave_rram_n_166),
        .set_rst_loop_reg_17(u_spi_slave_rram_n_167),
        .set_rst_loop_reg_18(u_spi_slave_rram_n_169),
        .set_rst_loop_reg_19(u_spi_slave_rram_n_172),
        .set_rst_loop_reg_2(u_spi_slave_rram_n_5),
        .set_rst_loop_reg_20(u_spi_slave_rram_n_173),
        .set_rst_loop_reg_21(u_spi_slave_rram_n_174),
        .set_rst_loop_reg_22(u_spi_slave_rram_n_461),
        .set_rst_loop_reg_23(u_spi_slave_rram_n_467),
        .set_rst_loop_reg_24(u_spi_slave_rram_n_469),
        .set_rst_loop_reg_25(u_spi_slave_rram_n_471),
        .set_rst_loop_reg_26(u_spi_slave_rram_n_472),
        .set_rst_loop_reg_27(u_spi_slave_rram_n_483),
        .set_rst_loop_reg_28(u_spi_slave_rram_n_487),
        .set_rst_loop_reg_29(u_spi_slave_rram_n_488),
        .set_rst_loop_reg_3(u_spi_slave_rram_n_6),
        .set_rst_loop_reg_30(u_spi_slave_rram_n_490),
        .set_rst_loop_reg_31(u_spi_slave_rram_n_491),
        .set_rst_loop_reg_32(u_spi_slave_rram_n_492),
        .set_rst_loop_reg_33(u_spi_slave_rram_n_494),
        .set_rst_loop_reg_34(u_spi_slave_rram_n_503),
        .set_rst_loop_reg_35(u_spi_slave_rram_n_504),
        .set_rst_loop_reg_36(u_spi_slave_rram_n_505),
        .set_rst_loop_reg_37(u_spi_slave_rram_n_506),
        .set_rst_loop_reg_38(u_spi_slave_rram_n_509),
        .set_rst_loop_reg_39(u_spi_slave_rram_n_510),
        .set_rst_loop_reg_4(u_spi_slave_rram_n_7),
        .set_rst_loop_reg_5(u_spi_slave_rram_n_8),
        .set_rst_loop_reg_6(u_spi_slave_rram_n_9),
        .set_rst_loop_reg_7(u_spi_slave_rram_n_11),
        .set_rst_loop_reg_8(u_spi_slave_rram_n_13),
        .set_rst_loop_reg_9(u_spi_slave_rram_n_14),
        .wl_dac_rst_lvl_step(wl_dac_rst_lvl_step),
        .\wl_loop[1]_i_3_0 (u_fsm_n_313),
        .\wl_loop[2]_i_3_0 (u_fsm_n_312),
        .\wl_loop[3]_i_4_0 (u_fsm_n_311),
        .\wl_loop[5]_i_3_0 (u_fsm_n_310),
        .\wl_loop[6]_i_3_0 (u_fsm_n_309),
        .\wl_loop[7]_i_16_0 (u_spi_slave_rram_n_486),
        .\wl_loop[7]_i_6_0 (u_fsm_n_307),
        .\wl_loop_reg[0] (u_fsm_n_85),
        .\wl_loop_reg[0]_0 (u_fsm_n_301),
        .\wl_loop_reg[0]_1 (u_fsm_n_339),
        .\wl_loop_reg[0]_2 (u_fsm_n_346),
        .\wl_loop_reg[1] (u_fsm_n_335),
        .\wl_loop_reg[1]_0 (u_fsm_n_59),
        .\wl_loop_reg[1]_1 (u_fsm_n_60),
        .\wl_loop_reg[1]_2 (u_fsm_n_340),
        .\wl_loop_reg[1]_3 (u_fsm_n_342),
        .\wl_loop_reg[2] (u_fsm_n_299),
        .\wl_loop_reg[2]_0 (u_fsm_n_338),
        .\wl_loop_reg[3] (u_spi_slave_rram_n_16),
        .\wl_loop_reg[3]_0 (u_fsm_n_334),
        .\wl_loop_reg[3]_1 (u_fsm_n_175),
        .\wl_loop_reg[4] (u_fsm_n_84),
        .\wl_loop_reg[4]_0 (u_fsm_n_337),
        .\wl_loop_reg[4]_1 (u_fsm_n_336),
        .\wl_loop_reg[4]_2 (u_fsm_n_174),
        .\wl_loop_reg[4]_i_19_0 (u_fsm_n_537),
        .\wl_loop_reg[4]_i_19_1 (u_fsm_n_543),
        .\wl_loop_reg[5] (u_spi_slave_rram_n_12),
        .\wl_loop_reg[5]_0 (u_spi_slave_rram_n_501),
        .\wl_loop_reg[5]_1 (u_fsm_n_333),
        .\wl_loop_reg[5]_2 (u_fsm_n_343),
        .\wl_loop_reg[5]_i_16_0 (u_fsm_n_535),
        .\wl_loop_reg[5]_i_16_1 (u_fsm_n_541),
        .\wl_loop_reg[6] (u_fsm_n_456),
        .\wl_loop_reg[6]_0 (u_fsm_n_345),
        .\wl_loop_reg[6]_i_7_0 (u_fsm_n_438),
        .\wl_loop_reg[7] ({u_spi_slave_rram_n_495,u_spi_slave_rram_n_496,u_spi_slave_rram_n_497,u_spi_slave_rram_n_498}),
        .\wl_loop_reg[7]_0 (next_pw_loop2),
        .\wl_loop_reg[7]_1 (u_fsm_n_300),
        .\wl_loop_reg[7]_2 (u_fsm_n_332),
        .\wl_loop_reg[7]_3 (u_fsm_n_341),
        .\write_data_bits_reg[0][47]_0 (\write_data_bits[0]_19 ),
        .\write_data_bits_reg[1][47]_0 (\write_data_bits[1]_18 ),
        .\write_data_bits_reg[2][47]_0 (\write_data_bits[2]_17 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rram_top_wrapper
   (rram_addr,
    miso,
    di,
    rram_busy,
    sa_do,
    sa_rdy,
    rst_n,
    sclk,
    mosi,
    sc,
    mclk_pause);
  output [15:0]rram_addr;
  output miso;
  output [47:0]di;
  output rram_busy;
  input [47:0]sa_do;
  input sa_rdy;
  input rst_n;
  input sclk;
  input mosi;
  input sc;
  input mclk_pause;

  wire [47:0]di;
  wire mclk_pause;
  wire miso;
  wire mosi;
  wire [15:0]rram_addr;
  wire rram_busy;
  wire rst_n;
  wire [47:0]sa_do;
  wire sa_rdy;
  wire sc;
  wire sclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rram_top inst
       (.di(di),
        .mclk_pause(mclk_pause),
        .miso(miso),
        .mosi(mosi),
        .rram_addr(rram_addr),
        .rram_busy(rram_busy),
        .rst_n(rst_n),
        .sa_do(sa_do),
        .sa_rdy(sa_rdy),
        .sc(sc),
        .sclk(sclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_slave_rram
   (paddr,
    set_rst_loop_reg,
    set_rst_loop_reg_0,
    set_rst_loop_reg_1,
    set_rst_loop_reg_2,
    set_rst_loop_reg_3,
    set_rst_loop_reg_4,
    set_rst_loop_reg_5,
    set_rst_loop_reg_6,
    \pw_loop_reg[3] ,
    set_rst_loop_reg_7,
    \wl_loop_reg[5] ,
    set_rst_loop_reg_8,
    set_rst_loop_reg_9,
    set_rst_loop_reg_10,
    \wl_loop_reg[3] ,
    set_rst_loop_reg_11,
    \misc_cnfg_bits_reg[33]_0 ,
    \misc_cnfg_bits_reg[147]_0 ,
    \misc_cnfg_bits_reg[26]_0 ,
    \misc_cnfg_bits_reg[33]_1 ,
    \fsm_cmd_bits_reg[3]_0 ,
    \fsm_cmd_bits_reg[3]_1 ,
    \addr_bits_reg[31]_0 ,
    \fsm_cmd_bits_reg[1]_0 ,
    fsm_go,
    set_rst_loop_reg_12,
    set_rst_loop_reg_13,
    set_rst_loop_reg_14,
    set_rst_loop_reg_15,
    set_rst_loop_reg_16,
    set_rst_loop_reg_17,
    \bsl_loop_reg[3] ,
    set_rst_loop_reg_18,
    \bsl_loop_reg[4] ,
    \bsl_loop_reg[1] ,
    set_rst_loop_reg_19,
    set_rst_loop_reg_20,
    set_rst_loop_reg_21,
    \addr_bits_reg[46]_0 ,
    \paddr_reg[2] ,
    \paddr_reg[3]_rep ,
    \write_data_bits_reg[0][47]_0 ,
    \write_data_bits_reg[1][47]_0 ,
    \paddr_reg[1]_rep__4 ,
    \paddr_reg[0]_rep__3 ,
    \write_data_bits_reg[2][47]_0 ,
    \paddr_reg[3]_rep_0 ,
    \paddr_reg[0]_rep__4 ,
    \paddr_reg[0]_rep__4_0 ,
    \paddr_reg[2]_0 ,
    \paddr_reg[2]_1 ,
    pw_rst_step,
    pw_rst_start,
    wl_dac_rst_lvl_step,
    \rangei_reg[3]_rep__0 ,
    \rangei_reg[3]_rep__0_0 ,
    \rangei_reg[2]_rep__0 ,
    \rangei_reg[2]_rep__0_0 ,
    \rangei_reg[2]_rep__0_1 ,
    \rangei_reg[2]_rep__0_2 ,
    \rangei_reg[2]_rep__0_3 ,
    \rangei_reg[2]_rep__0_4 ,
    \rangei_reg[2]_rep__0_5 ,
    \rangei_reg[2]_rep__0_6 ,
    \rangei_reg[2]_rep__0_7 ,
    \rangei_reg[2]_rep__0_8 ,
    \rangei_reg[2]_rep__0_9 ,
    \rangei_reg[2]_rep__0_10 ,
    \rangei_reg[2]_rep__0_11 ,
    \rangei_reg[2]_rep__0_12 ,
    \rangei_reg[2]_rep__0_13 ,
    \rangei_reg[2]_rep__0_14 ,
    pw_set_start,
    \rangei_reg[2]_rep__0_15 ,
    \rangei_reg[2]_rep__0_16 ,
    \rangei_reg[2]_rep__0_17 ,
    \rangei_reg[2]_rep__0_18 ,
    \rangei_reg[2]_rep__0_19 ,
    \rangei_reg[2]_rep__0_20 ,
    \rangei_reg[2]_rep__0_21 ,
    \rangei_reg[2]_rep__0_22 ,
    \rangei_reg[2]_rep__0_23 ,
    \rangei_reg[2]_rep__0_24 ,
    \rangei_reg[2]_rep__0_25 ,
    \rangei_reg[2]_rep__0_26 ,
    \rangei_reg[2]_rep__0_27 ,
    \rangei_reg[2]_rep__0_28 ,
    \rangei_reg[2]_rep__0_29 ,
    \rangei_reg[2]_rep__0_30 ,
    \rangei_reg[3]_rep__0_1 ,
    \rangei_reg[3]_rep__0_2 ,
    \rangei_reg[3] ,
    \rangei_reg[3]_0 ,
    adc_upper_read_ref_lvl,
    \FSM_sequential_state_reg[2]_rep ,
    set_rst_loop_reg_22,
    D,
    set_rst_loop_reg_23,
    \bsl_loop_reg[3]_0 ,
    set_rst_loop_reg_24,
    \bsl_loop_reg[0] ,
    set_rst_loop_reg_25,
    set_rst_loop_reg_26,
    \prdata_sr[152]_i_6_0 ,
    \bsl_loop[4]_i_26_0 ,
    \FSM_sequential_state_reg[2]_rep_0 ,
    set_rst_loop_reg_27,
    \pw_loop_reg[5] ,
    \pw_loop_reg[7] ,
    \wl_loop[7]_i_16_0 ,
    set_rst_loop_reg_28,
    set_rst_loop_reg_29,
    \pw_loop_reg[0] ,
    set_rst_loop_reg_30,
    set_rst_loop_reg_31,
    set_rst_loop_reg_32,
    \bsl_loop_reg[0]_0 ,
    set_rst_loop_reg_33,
    \wl_loop_reg[7] ,
    \pw_loop_reg[4] ,
    \wl_loop_reg[7]_0 ,
    \wl_loop_reg[5]_0 ,
    \pw_loop_reg[0]_0 ,
    set_rst_loop_reg_34,
    set_rst_loop_reg_35,
    set_rst_loop_reg_36,
    set_rst_loop_reg_37,
    \bsl_loop_reg[0]_1 ,
    \rangei_reg[3]_rep__0_3 ,
    set_rst_loop_reg_38,
    set_rst_loop_reg_39,
    \misc_cnfg_bits_reg[55]_0 ,
    \misc_cnfg_bits_reg[55]_1 ,
    \rangei_reg[3]_rep ,
    \misc_cnfg_bits_reg[10]_0 ,
    \misc_cnfg_bits_reg[12]_0 ,
    \misc_cnfg_bits_reg[9]_0 ,
    \misc_cnfg_bits_reg[10]_1 ,
    \misc_cnfg_bits_reg[10]_2 ,
    \misc_cnfg_bits_reg[10]_3 ,
    \misc_cnfg_bits_reg[11]_0 ,
    \fsm_cmd_bits_reg[2]_0 ,
    \fsm_cmd_bits_reg[1]_1 ,
    \fsm_cmd_bits_reg[1]_2 ,
    \fsm_cmd_bits_reg[1]_3 ,
    \fsm_cmd_bits_reg[0]_0 ,
    \pw_loop[7]_i_58_0 ,
    \bsl_loop[4]_i_60_0 ,
    \misc_cnfg_bits_reg[32]_0 ,
    \counter_reg[1] ,
    \counter_reg[1]_0 ,
    \misc_cnfg_bits_reg[54]_0 ,
    \misc_cnfg_bits_reg[32]_1 ,
    \misc_cnfg_bits_reg[54]_1 ,
    \counter_reg[11] ,
    \misc_cnfg_bits_reg[33]_2 ,
    \misc_cnfg_bits_reg[33]_3 ,
    \counter_reg[11]_0 ,
    \counter_reg[11]_1 ,
    \counter_reg[11]_2 ,
    \misc_cnfg_bits_reg[54]_2 ,
    \misc_cnfg_bits_reg[54]_3 ,
    \misc_cnfg_bits_reg[53]_0 ,
    \misc_cnfg_bits_reg[33]_4 ,
    \misc_cnfg_bits_reg[33]_5 ,
    \misc_cnfg_bits_reg[53]_1 ,
    \misc_cnfg_bits_reg[54]_4 ,
    \misc_cnfg_bits_reg[54]_5 ,
    \misc_cnfg_bits_reg[54]_6 ,
    \counter_reg[1]_1 ,
    \misc_cnfg_bits_reg[9]_1 ,
    \misc_cnfg_bits_reg[9]_2 ,
    \fsm_cmd_bits_reg[1]_4 ,
    \fsm_cmd_bits_reg[0]_1 ,
    \misc_cnfg_bits_reg[92]_0 ,
    \misc_cnfg_bits_reg[92]_1 ,
    \misc_cnfg_bits_reg[97]_0 ,
    \misc_cnfg_bits_reg[96]_0 ,
    \misc_cnfg_bits_reg[100]_0 ,
    \misc_cnfg_bits_reg[96]_1 ,
    \fsm_cmd_bits_reg[1]_5 ,
    \misc_cnfg_bits_reg[103]_0 ,
    \misc_cnfg_bits_reg[98]_0 ,
    \misc_cnfg_bits_reg[101]_0 ,
    \misc_cnfg_bits_reg[95]_0 ,
    \misc_cnfg_bits_reg[70]_0 ,
    \misc_cnfg_bits_reg[69]_0 ,
    \misc_cnfg_bits_reg[72]_0 ,
    \misc_cnfg_bits_reg[71]_0 ,
    \misc_cnfg_bits_reg[65]_0 ,
    \misc_cnfg_bits_reg[64]_0 ,
    \misc_cnfg_bits_reg[67]_0 ,
    \misc_cnfg_bits_reg[63]_0 ,
    \misc_cnfg_bits_reg[68]_0 ,
    \misc_cnfg_bits_reg[66]_0 ,
    \misc_cnfg_bits_reg[94]_0 ,
    \misc_cnfg_bits_reg[93]_0 ,
    \misc_cnfg_bits_reg[82]_0 ,
    \misc_cnfg_bits_reg[81]_0 ,
    \misc_cnfg_bits_reg[100]_1 ,
    \misc_cnfg_bits_reg[89]_0 ,
    \misc_cnfg_bits_reg[102]_0 ,
    \misc_cnfg_bits_reg[90]_0 ,
    \fsm_cmd_bits_reg[1]_6 ,
    \misc_cnfg_bits_reg[75]_0 ,
    \misc_cnfg_bits_reg[76]_0 ,
    \misc_cnfg_bits_reg[83]_0 ,
    \misc_cnfg_bits_reg[84]_0 ,
    \misc_cnfg_bits_reg[61]_0 ,
    \misc_cnfg_bits_reg[59]_0 ,
    \misc_cnfg_bits_reg[62]_0 ,
    \misc_cnfg_bits_reg[60]_0 ,
    \misc_cnfg_bits_reg[80]_0 ,
    \misc_cnfg_bits_reg[79]_0 ,
    \misc_cnfg_bits_reg[56]_0 ,
    \misc_cnfg_bits_reg[74]_0 ,
    \misc_cnfg_bits_reg[73]_0 ,
    \misc_cnfg_bits_reg[91]_0 ,
    \misc_cnfg_bits_reg[99]_0 ,
    \misc_cnfg_bits_reg[58]_0 ,
    \misc_cnfg_bits_reg[57]_0 ,
    \misc_cnfg_bits_reg[88]_0 ,
    \misc_cnfg_bits_reg[87]_0 ,
    \misc_cnfg_bits_reg[77]_0 ,
    \misc_cnfg_bits_reg[78]_0 ,
    \misc_cnfg_bits_reg[86]_0 ,
    \misc_cnfg_bits_reg[85]_0 ,
    \misc_cnfg_bits_reg[111]_0 ,
    \misc_cnfg_bits_reg[117]_0 ,
    \misc_cnfg_bits_reg[144]_0 ,
    \misc_cnfg_bits_reg[147]_1 ,
    \addr_bits_reg[47]_0 ,
    \misc_cnfg_bits_reg[1]_0 ,
    \misc_cnfg_bits_reg[141]_0 ,
    \misc_cnfg_bits_reg[135]_0 ,
    \misc_cnfg_bits_reg[123]_0 ,
    \misc_cnfg_bits_reg[129]_0 ,
    \misc_cnfg_bits_reg[11]_1 ,
    \misc_cnfg_bits_reg[10]_4 ,
    \addr_bits_reg[23]_0 ,
    \addr_bits_reg[23]_1 ,
    \addr_bits_reg[31]_1 ,
    \pw_loop_reg[6] ,
    miso,
    \wl_loop_reg[7]_1 ,
    \wl_loop_reg[7]_2 ,
    \wl_loop_reg[6] ,
    \wl_loop_reg[5]_1 ,
    \wl_loop_reg[3]_0 ,
    \wl_loop_reg[1] ,
    \pw_loop_reg[6]_0 ,
    next_pw_loop0,
    Q,
    next_wl_loop0,
    \pw_loop[7]_i_26_0 ,
    \prdata_sr_reg[158] ,
    CO,
    \FSM_sequential_state[3]_i_3 ,
    rst_n,
    \pw_loop_reg[0]_1 ,
    \bsl_loop[4]_i_26_1 ,
    \bsl_loop[4]_i_26_2 ,
    \attempts_counter_reg[0] ,
    \prdata_sr[0]_i_5 ,
    \prdata_sr[29]_i_4 ,
    \prdata_sr[1]_i_2 ,
    \prdata_sr[2]_i_6 ,
    \prdata_sr[3]_i_3 ,
    \prdata_sr_reg[4] ,
    \prdata_sr_reg[5] ,
    \prdata_sr_reg[5]_0 ,
    \prdata_sr_reg[5]_1 ,
    \prdata_sr[5]_i_3 ,
    \prdata_sr[6]_i_3 ,
    \prdata_sr_reg[7] ,
    \prdata_sr_reg[7]_0 ,
    \prdata_sr[7]_i_3 ,
    \prdata_sr_reg[8] ,
    \prdata_sr_reg[8]_0 ,
    \prdata_sr[8]_i_4 ,
    \prdata_sr[9]_i_2 ,
    \prdata_sr[10]_i_2 ,
    \prdata_sr[10]_i_2_0 ,
    \prdata_sr[11]_i_2 ,
    \prdata_sr[11]_i_2_0 ,
    \prdata_sr_reg[77] ,
    \prdata_sr[12]_i_2 ,
    \prdata_sr[13]_i_2 ,
    \prdata_sr[13]_i_2_0 ,
    \prdata_sr[14]_i_2 ,
    \prdata_sr[14]_i_5 ,
    \prdata_sr[15]_i_2 ,
    \prdata_sr[15]_i_2_0 ,
    \prdata_sr[16]_i_2 ,
    \prdata_sr[16]_i_2_0 ,
    \prdata_sr[17]_i_2 ,
    \prdata_sr[17]_i_5 ,
    \prdata_sr[18]_i_2 ,
    \prdata_sr[18]_i_2_0 ,
    \prdata_sr[19]_i_2 ,
    \prdata_sr_reg[73] ,
    \prdata_sr[20]_i_5 ,
    \prdata_sr[21]_i_2 ,
    \prdata_sr[22]_i_6 ,
    \prdata_sr[23]_i_2 ,
    \prdata_sr[24]_i_2 ,
    \prdata_sr[25]_i_2 ,
    \prdata_sr[25]_i_2_0 ,
    \prdata_sr[26]_i_2 ,
    \prdata_sr[26]_i_2_0 ,
    \prdata_sr_reg[48] ,
    \prdata_sr_reg[72] ,
    \prdata_sr[27]_i_4 ,
    \prdata_sr[28]_i_2 ,
    \prdata_sr[28]_i_2_0 ,
    \prdata_sr[29]_i_4_0 ,
    \prdata_sr[30]_i_2 ,
    \prdata_sr[30]_i_2_0 ,
    \prdata_sr[31]_i_2 ,
    \prdata_sr[31]_i_2_0 ,
    di,
    \prdata_sr[32]_i_2 ,
    \prdata_sr[33]_i_2 ,
    \prdata_sr[34]_i_2 ,
    \prdata_sr[35]_i_2 ,
    \prdata_sr[36]_i_2 ,
    \prdata_sr[37]_i_2 ,
    \prdata_sr[38]_i_2 ,
    \prdata_sr[39]_i_2 ,
    \prdata_sr[40]_i_2 ,
    \prdata_sr[41]_i_2 ,
    \prdata_sr[42]_i_2 ,
    \prdata_sr_reg[43] ,
    \prdata_sr[44]_i_2 ,
    \prdata_sr[45]_i_2 ,
    \prdata_sr[46]_i_2 ,
    \prdata_sr[47]_i_2 ,
    \prdata_sr_reg[83] ,
    \prdata_sr_reg[83]_0 ,
    rram_addr,
    mclk,
    \prdata_sr_reg[103] ,
    \prdata_sr_reg[103]_0 ,
    \prdata_sr_reg[104] ,
    \prdata_sr_reg[104]_0 ,
    \prdata_sr_reg[105] ,
    \prdata_sr_reg[105]_0 ,
    \prdata_sr_reg[106] ,
    \prdata_sr_reg[107] ,
    \prdata_sr_reg[108] ,
    \prdata_sr_reg[109] ,
    \prdata_sr_reg[110] ,
    \prdata_sr_reg[111] ,
    \prdata_sr_reg[112] ,
    \prdata_sr_reg[113] ,
    \prdata_sr_reg[113]_0 ,
    \prdata_sr_reg[114] ,
    \prdata_sr_reg[118] ,
    \prdata_sr_reg[117] ,
    \prdata_sr[0]_i_5_0 ,
    \prdata_sr[1]_i_4 ,
    \prdata_sr[3]_i_3_0 ,
    \pw_loop_reg[6]_i_8_0 ,
    \wl_loop_reg[4]_i_19_0 ,
    \wl_loop_reg[4]_i_19_1 ,
    \bsl_loop_reg[1]_0 ,
    \wl_loop_reg[6]_i_7_0 ,
    \bsl_loop_reg[4]_i_226_0 ,
    \bsl_loop_reg[4]_i_226_1 ,
    \wl_loop_reg[5]_i_16_0 ,
    \wl_loop_reg[5]_i_16_1 ,
    \bsl_loop[4]_i_95_0 ,
    \bsl_loop_reg[4]_i_176_0 ,
    \bsl_loop_reg[4]_i_176_1 ,
    \bsl_loop_reg[4]_i_160_0 ,
    \bsl_loop_reg[4]_i_160_1 ,
    \prdata_sr[119]_i_2 ,
    \prdata_sr[119]_i_2_0 ,
    \wl_loop_reg[1]_0 ,
    \wl_loop_reg[1]_1 ,
    \wl_loop_reg[1]_2 ,
    \wl_loop_reg[1]_3 ,
    \wl_loop_reg[2] ,
    \wl_loop_reg[2]_0 ,
    \wl_loop[2]_i_3_0 ,
    \wl_loop_reg[3]_1 ,
    \wl_loop[3]_i_4_0 ,
    \wl_loop_reg[6]_0 ,
    \wl_loop[6]_i_3_0 ,
    \wl_loop_reg[7]_3 ,
    \wl_loop[7]_i_6_0 ,
    \bsl_loop_reg[3]_1 ,
    \bsl_loop_reg[3]_2 ,
    \bsl_loop_reg[3]_3 ,
    \bsl_loop[2]_i_2_0 ,
    \bsl_loop_reg[0]_2 ,
    \bsl_loop_reg[0]_3 ,
    \bsl_loop_reg[1]_1 ,
    \bsl_loop_reg[2] ,
    \bsl_loop[4]_i_26_3 ,
    \bsl_loop_reg[4]_0 ,
    \bsl_loop_reg[2]_0 ,
    \pw_loop[7]_i_18_0 ,
    \wl_loop_reg[4] ,
    \wl_loop_reg[4]_0 ,
    \wl_loop_reg[0] ,
    \wl_loop_reg[0]_0 ,
    \pw_loop_reg[0]_2 ,
    \pw_loop_reg[0]_3 ,
    \pw_loop_reg[1] ,
    \pw_loop_reg[2] ,
    \pw_loop_reg[2]_0 ,
    \pw_loop_reg[3]_0 ,
    \pw_loop_reg[3]_1 ,
    \pw_loop_reg[4]_0 ,
    \pw_loop_reg[4]_1 ,
    \pw_loop_reg[5]_0 ,
    \pw_loop_reg[6]_1 ,
    \pw_loop_reg[6]_2 ,
    \pw_loop_reg[7]_0 ,
    \wl_loop[1]_i_3_0 ,
    \wl_loop_reg[5]_2 ,
    \wl_loop[5]_i_3_0 ,
    \prdata_sr[152]_i_3 ,
    \prdata_sr[152]_i_3_0 ,
    \attempts_counter[7]_i_4_0 ,
    \attempts_counter[7]_i_4_1 ,
    set_rst_loop,
    \pw_loop_reg[4]_2 ,
    \pw_loop_reg[7]_1 ,
    \wl_loop_reg[0]_1 ,
    \wl_loop_reg[0]_2 ,
    \wl_loop_reg[4]_1 ,
    \wl_loop_reg[4]_2 ,
    \bsl_loop[4]_i_91_0 ,
    \bsl_loop_reg[4]_1 ,
    \bsl_loop_reg[4]_2 ,
    \bsl_loop_reg[3]_i_24_0 ,
    \bsl_loop_reg[3]_i_24_1 ,
    \bsl_loop_reg[3]_i_24_2 ,
    \bsl_loop_reg[3]_i_24_3 ,
    \prdata_sr[152]_i_29 ,
    \prdata_sr[152]_i_29_0 ,
    \prdata_sr[152]_i_29_1 ,
    \attempts_counter[7]_i_4_2 ,
    \attempts_counter[7]_i_4_3 ,
    \pw_loop[7]_i_46 ,
    \pw_loop[7]_i_46_0 ,
    \pw_loop[7]_i_46_1 ,
    \pw_loop[7]_i_48_0 ,
    \bsl_loop[4]_i_11_0 ,
    \bsl_loop[0]_i_12 ,
    \pw_loop[7]_i_77_0 ,
    \bsl_loop[3]_i_10 ,
    \bsl_loop[3]_i_10_0 ,
    \bsl_loop[3]_i_10_1 ,
    \bsl_loop[4]_i_26_4 ,
    \bsl_loop[4]_i_26_5 ,
    \mask[42]_i_13 ,
    \mask[40]_i_2 ,
    \mask[44]_i_6 ,
    \mask[44]_i_6_0 ,
    \mask[44]_i_6_1 ,
    \mask[41]_i_2 ,
    \mask[41]_i_2_0 ,
    \mask[41]_i_2_1 ,
    \mask[45]_i_6 ,
    \mask[46]_i_7 ,
    \mask[47]_i_27 ,
    \FSM_sequential_state[4]_i_4 ,
    \FSM_sequential_state[4]_i_4_0 ,
    \FSM_sequential_state_reg[3] ,
    \FSM_sequential_state[3]_i_2_0 ,
    \FSM_sequential_state[3]_i_2_1 ,
    \rangei_reg[0]_i_7_0 ,
    \prdata_sr[9]_i_8 ,
    \prdata_sr[9]_i_8_0 ,
    \bsl_loop[4]_i_152 ,
    \bsl_loop_reg[0]_4 ,
    \rram_addr[15]_i_55 ,
    \FSM_sequential_state_reg[2]_i_16 ,
    \read_data_bits[3][47]_i_2 ,
    \read_data_bits[3][47]_i_2_0 ,
    \read_data_bits[3]_23 ,
    \mask[40]_i_3 ,
    \mask[36]_i_3 ,
    \mask[41]_i_3 ,
    \mask[42]_i_3 ,
    \mask[47]_i_9 ,
    \mask[39]_i_3 ,
    \mask[45]_i_3 ,
    \mask[8]_i_2 ,
    \mask[9]_i_2 ,
    \mask[12]_i_2 ,
    \mask[10]_i_2 ,
    \mask[11]_i_2 ,
    \mask[7]_i_2 ,
    \mask[13]_i_2 ,
    \mask[14]_i_2 ,
    \mask[15]_i_2 ,
    \mask[16]_i_2 ,
    \mask[37]_i_3 ,
    \mask[38]_i_3 ,
    \mask[25]_i_2 ,
    \mask[26]_i_2 ,
    \mask[33]_i_3 ,
    \mask[44]_i_3 ,
    \mask[34]_i_3 ,
    \mask[46]_i_3 ,
    \mask[27]_i_2 ,
    \mask[28]_i_2 ,
    \mask[19]_i_2 ,
    \mask[20]_i_2 ,
    \mask[3]_i_2 ,
    \mask[5]_i_2 ,
    \mask[4]_i_2 ,
    \mask[6]_i_2 ,
    \mask[17]_i_2 ,
    \mask[18]_i_2 ,
    \mask[43]_i_3 ,
    \mask[35]_i_3 ,
    \mask[1]_i_2 ,
    \mask[2]_i_2 ,
    \mask[31]_i_2 ,
    \mask[32]_i_3 ,
    \mask[22]_i_2 ,
    \mask[21]_i_2 ,
    \mask[29]_i_2 ,
    \mask[30]_i_2 ,
    \mask[23]_i_2 ,
    \mask[24]_i_2 ,
    \mask[0]_i_2 ,
    \rangei_reg[0]_i_7_1 ,
    \rangei_reg[0]_i_7_2 ,
    in97,
    \rram_addr_reg[0] ,
    \rram_addr_reg[0]_0 ,
    \FSM_sequential_state[1]_i_8 ,
    \FSM_sequential_state[1]_i_8_0 ,
    DI,
    S,
    fsm_go_reg_0,
    sclk,
    \prdata_sr_reg[0] ,
    mosi,
    \prdata_sr_reg[152] ,
    \prdata_sr_reg[152]_0 ,
    \prdata_sr_reg[153] ,
    \prdata_sr_reg[0]_0 );
  output [1:0]paddr;
  output set_rst_loop_reg;
  output set_rst_loop_reg_0;
  output set_rst_loop_reg_1;
  output set_rst_loop_reg_2;
  output set_rst_loop_reg_3;
  output set_rst_loop_reg_4;
  output set_rst_loop_reg_5;
  output set_rst_loop_reg_6;
  output \pw_loop_reg[3] ;
  output set_rst_loop_reg_7;
  output \wl_loop_reg[5] ;
  output set_rst_loop_reg_8;
  output set_rst_loop_reg_9;
  output set_rst_loop_reg_10;
  output \wl_loop_reg[3] ;
  output set_rst_loop_reg_11;
  output \misc_cnfg_bits_reg[33]_0 ;
  output [132:0]\misc_cnfg_bits_reg[147]_0 ;
  output \misc_cnfg_bits_reg[26]_0 ;
  output \misc_cnfg_bits_reg[33]_1 ;
  output \fsm_cmd_bits_reg[3]_0 ;
  output [3:0]\fsm_cmd_bits_reg[3]_1 ;
  output [0:0]\addr_bits_reg[31]_0 ;
  output \fsm_cmd_bits_reg[1]_0 ;
  output fsm_go;
  output set_rst_loop_reg_12;
  output set_rst_loop_reg_13;
  output set_rst_loop_reg_14;
  output set_rst_loop_reg_15;
  output set_rst_loop_reg_16;
  output set_rst_loop_reg_17;
  output \bsl_loop_reg[3] ;
  output set_rst_loop_reg_18;
  output \bsl_loop_reg[4] ;
  output \bsl_loop_reg[1] ;
  output set_rst_loop_reg_19;
  output set_rst_loop_reg_20;
  output set_rst_loop_reg_21;
  output [42:0]\addr_bits_reg[46]_0 ;
  output \paddr_reg[2] ;
  output \paddr_reg[3]_rep ;
  output [47:0]\write_data_bits_reg[0][47]_0 ;
  output [47:0]\write_data_bits_reg[1][47]_0 ;
  output \paddr_reg[1]_rep__4 ;
  output \paddr_reg[0]_rep__3 ;
  output [47:0]\write_data_bits_reg[2][47]_0 ;
  output \paddr_reg[3]_rep_0 ;
  output \paddr_reg[0]_rep__4 ;
  output \paddr_reg[0]_rep__4_0 ;
  output \paddr_reg[2]_0 ;
  output \paddr_reg[2]_1 ;
  output [7:0]pw_rst_step;
  output [7:0]pw_rst_start;
  output [7:0]wl_dac_rst_lvl_step;
  output [1:0]\rangei_reg[3]_rep__0 ;
  output [0:0]\rangei_reg[3]_rep__0_0 ;
  output \rangei_reg[2]_rep__0 ;
  output \rangei_reg[2]_rep__0_0 ;
  output \rangei_reg[2]_rep__0_1 ;
  output \rangei_reg[2]_rep__0_2 ;
  output \rangei_reg[2]_rep__0_3 ;
  output \rangei_reg[2]_rep__0_4 ;
  output \rangei_reg[2]_rep__0_5 ;
  output \rangei_reg[2]_rep__0_6 ;
  output \rangei_reg[2]_rep__0_7 ;
  output \rangei_reg[2]_rep__0_8 ;
  output \rangei_reg[2]_rep__0_9 ;
  output \rangei_reg[2]_rep__0_10 ;
  output \rangei_reg[2]_rep__0_11 ;
  output \rangei_reg[2]_rep__0_12 ;
  output \rangei_reg[2]_rep__0_13 ;
  output \rangei_reg[2]_rep__0_14 ;
  output [7:0]pw_set_start;
  output \rangei_reg[2]_rep__0_15 ;
  output \rangei_reg[2]_rep__0_16 ;
  output \rangei_reg[2]_rep__0_17 ;
  output \rangei_reg[2]_rep__0_18 ;
  output \rangei_reg[2]_rep__0_19 ;
  output \rangei_reg[2]_rep__0_20 ;
  output \rangei_reg[2]_rep__0_21 ;
  output \rangei_reg[2]_rep__0_22 ;
  output \rangei_reg[2]_rep__0_23 ;
  output \rangei_reg[2]_rep__0_24 ;
  output \rangei_reg[2]_rep__0_25 ;
  output \rangei_reg[2]_rep__0_26 ;
  output \rangei_reg[2]_rep__0_27 ;
  output \rangei_reg[2]_rep__0_28 ;
  output \rangei_reg[2]_rep__0_29 ;
  output \rangei_reg[2]_rep__0_30 ;
  output [1:0]\rangei_reg[3]_rep__0_1 ;
  output [0:0]\rangei_reg[3]_rep__0_2 ;
  output [2:0]\rangei_reg[3] ;
  output [2:0]\rangei_reg[3]_0 ;
  output [5:0]adc_upper_read_ref_lvl;
  output [7:0]\FSM_sequential_state_reg[2]_rep ;
  output set_rst_loop_reg_22;
  output [4:0]D;
  output set_rst_loop_reg_23;
  output \bsl_loop_reg[3]_0 ;
  output set_rst_loop_reg_24;
  output \bsl_loop_reg[0] ;
  output set_rst_loop_reg_25;
  output set_rst_loop_reg_26;
  output \prdata_sr[152]_i_6_0 ;
  output \bsl_loop[4]_i_26_0 ;
  output [7:0]\FSM_sequential_state_reg[2]_rep_0 ;
  output set_rst_loop_reg_27;
  output \pw_loop_reg[5] ;
  output [0:0]\pw_loop_reg[7] ;
  output \wl_loop[7]_i_16_0 ;
  output set_rst_loop_reg_28;
  output set_rst_loop_reg_29;
  output \pw_loop_reg[0] ;
  output set_rst_loop_reg_30;
  output set_rst_loop_reg_31;
  output set_rst_loop_reg_32;
  output \bsl_loop_reg[0]_0 ;
  output set_rst_loop_reg_33;
  output [3:0]\wl_loop_reg[7] ;
  output [0:0]\pw_loop_reg[4] ;
  output [0:0]\wl_loop_reg[7]_0 ;
  output \wl_loop_reg[5]_0 ;
  output \pw_loop_reg[0]_0 ;
  output set_rst_loop_reg_34;
  output set_rst_loop_reg_35;
  output set_rst_loop_reg_36;
  output set_rst_loop_reg_37;
  output \bsl_loop_reg[0]_1 ;
  output \rangei_reg[3]_rep__0_3 ;
  output set_rst_loop_reg_38;
  output set_rst_loop_reg_39;
  output \misc_cnfg_bits_reg[55]_0 ;
  output \misc_cnfg_bits_reg[55]_1 ;
  output \rangei_reg[3]_rep ;
  output \misc_cnfg_bits_reg[10]_0 ;
  output \misc_cnfg_bits_reg[12]_0 ;
  output \misc_cnfg_bits_reg[9]_0 ;
  output \misc_cnfg_bits_reg[10]_1 ;
  output \misc_cnfg_bits_reg[10]_2 ;
  output \misc_cnfg_bits_reg[10]_3 ;
  output [0:0]\misc_cnfg_bits_reg[11]_0 ;
  output \fsm_cmd_bits_reg[2]_0 ;
  output \fsm_cmd_bits_reg[1]_1 ;
  output \fsm_cmd_bits_reg[1]_2 ;
  output \fsm_cmd_bits_reg[1]_3 ;
  output \fsm_cmd_bits_reg[0]_0 ;
  output [0:0]\pw_loop[7]_i_58_0 ;
  output [0:0]\bsl_loop[4]_i_60_0 ;
  output \misc_cnfg_bits_reg[32]_0 ;
  output [0:0]\counter_reg[1] ;
  output [0:0]\counter_reg[1]_0 ;
  output \misc_cnfg_bits_reg[54]_0 ;
  output \misc_cnfg_bits_reg[32]_1 ;
  output \misc_cnfg_bits_reg[54]_1 ;
  output [1:0]\counter_reg[11] ;
  output \misc_cnfg_bits_reg[33]_2 ;
  output \misc_cnfg_bits_reg[33]_3 ;
  output [0:0]\counter_reg[11]_0 ;
  output [1:0]\counter_reg[11]_1 ;
  output [0:0]\counter_reg[11]_2 ;
  output \misc_cnfg_bits_reg[54]_2 ;
  output \misc_cnfg_bits_reg[54]_3 ;
  output \misc_cnfg_bits_reg[53]_0 ;
  output \misc_cnfg_bits_reg[33]_4 ;
  output \misc_cnfg_bits_reg[33]_5 ;
  output \misc_cnfg_bits_reg[53]_1 ;
  output [1:0]\misc_cnfg_bits_reg[54]_4 ;
  output \misc_cnfg_bits_reg[54]_5 ;
  output \misc_cnfg_bits_reg[54]_6 ;
  output [0:0]\counter_reg[1]_1 ;
  output \misc_cnfg_bits_reg[9]_1 ;
  output \misc_cnfg_bits_reg[9]_2 ;
  output \fsm_cmd_bits_reg[1]_4 ;
  output \fsm_cmd_bits_reg[0]_1 ;
  output \misc_cnfg_bits_reg[92]_0 ;
  output \misc_cnfg_bits_reg[92]_1 ;
  output \misc_cnfg_bits_reg[97]_0 ;
  output \misc_cnfg_bits_reg[96]_0 ;
  output \misc_cnfg_bits_reg[100]_0 ;
  output \misc_cnfg_bits_reg[96]_1 ;
  output \fsm_cmd_bits_reg[1]_5 ;
  output \misc_cnfg_bits_reg[103]_0 ;
  output \misc_cnfg_bits_reg[98]_0 ;
  output \misc_cnfg_bits_reg[101]_0 ;
  output \misc_cnfg_bits_reg[95]_0 ;
  output \misc_cnfg_bits_reg[70]_0 ;
  output \misc_cnfg_bits_reg[69]_0 ;
  output \misc_cnfg_bits_reg[72]_0 ;
  output \misc_cnfg_bits_reg[71]_0 ;
  output \misc_cnfg_bits_reg[65]_0 ;
  output \misc_cnfg_bits_reg[64]_0 ;
  output \misc_cnfg_bits_reg[67]_0 ;
  output \misc_cnfg_bits_reg[63]_0 ;
  output \misc_cnfg_bits_reg[68]_0 ;
  output \misc_cnfg_bits_reg[66]_0 ;
  output \misc_cnfg_bits_reg[94]_0 ;
  output \misc_cnfg_bits_reg[93]_0 ;
  output \misc_cnfg_bits_reg[82]_0 ;
  output \misc_cnfg_bits_reg[81]_0 ;
  output \misc_cnfg_bits_reg[100]_1 ;
  output \misc_cnfg_bits_reg[89]_0 ;
  output \misc_cnfg_bits_reg[102]_0 ;
  output \misc_cnfg_bits_reg[90]_0 ;
  output \fsm_cmd_bits_reg[1]_6 ;
  output \misc_cnfg_bits_reg[75]_0 ;
  output \misc_cnfg_bits_reg[76]_0 ;
  output \misc_cnfg_bits_reg[83]_0 ;
  output \misc_cnfg_bits_reg[84]_0 ;
  output \misc_cnfg_bits_reg[61]_0 ;
  output \misc_cnfg_bits_reg[59]_0 ;
  output \misc_cnfg_bits_reg[62]_0 ;
  output \misc_cnfg_bits_reg[60]_0 ;
  output \misc_cnfg_bits_reg[80]_0 ;
  output \misc_cnfg_bits_reg[79]_0 ;
  output \misc_cnfg_bits_reg[56]_0 ;
  output \misc_cnfg_bits_reg[74]_0 ;
  output \misc_cnfg_bits_reg[73]_0 ;
  output \misc_cnfg_bits_reg[91]_0 ;
  output \misc_cnfg_bits_reg[99]_0 ;
  output \misc_cnfg_bits_reg[58]_0 ;
  output \misc_cnfg_bits_reg[57]_0 ;
  output \misc_cnfg_bits_reg[88]_0 ;
  output \misc_cnfg_bits_reg[87]_0 ;
  output \misc_cnfg_bits_reg[77]_0 ;
  output \misc_cnfg_bits_reg[78]_0 ;
  output \misc_cnfg_bits_reg[86]_0 ;
  output \misc_cnfg_bits_reg[85]_0 ;
  output [2:0]\misc_cnfg_bits_reg[111]_0 ;
  output [2:0]\misc_cnfg_bits_reg[117]_0 ;
  output [0:0]\misc_cnfg_bits_reg[144]_0 ;
  output [2:0]\misc_cnfg_bits_reg[147]_1 ;
  output [0:0]\addr_bits_reg[47]_0 ;
  output [0:0]\misc_cnfg_bits_reg[1]_0 ;
  output [2:0]\misc_cnfg_bits_reg[141]_0 ;
  output [2:0]\misc_cnfg_bits_reg[135]_0 ;
  output [2:0]\misc_cnfg_bits_reg[123]_0 ;
  output [2:0]\misc_cnfg_bits_reg[129]_0 ;
  output \misc_cnfg_bits_reg[11]_1 ;
  output \misc_cnfg_bits_reg[10]_4 ;
  output [3:0]\addr_bits_reg[23]_0 ;
  output [3:0]\addr_bits_reg[23]_1 ;
  output [0:0]\addr_bits_reg[31]_1 ;
  output [0:0]\pw_loop_reg[6] ;
  output miso;
  input \wl_loop_reg[7]_1 ;
  input \wl_loop_reg[7]_2 ;
  input \wl_loop_reg[6] ;
  input \wl_loop_reg[5]_1 ;
  input \wl_loop_reg[3]_0 ;
  input \wl_loop_reg[1] ;
  input \pw_loop_reg[6]_0 ;
  input [7:0]next_pw_loop0;
  input [7:0]Q;
  input [7:0]next_wl_loop0;
  input [7:0]\pw_loop[7]_i_26_0 ;
  input [38:0]\prdata_sr_reg[158] ;
  input [0:0]CO;
  input [0:0]\FSM_sequential_state[3]_i_3 ;
  input rst_n;
  input [4:0]\pw_loop_reg[0]_1 ;
  input \bsl_loop[4]_i_26_1 ;
  input \bsl_loop[4]_i_26_2 ;
  input \attempts_counter_reg[0] ;
  input \prdata_sr[0]_i_5 ;
  input [17:0]\prdata_sr[29]_i_4 ;
  input \prdata_sr[1]_i_2 ;
  input \prdata_sr[2]_i_6 ;
  input \prdata_sr[3]_i_3 ;
  input \prdata_sr_reg[4] ;
  input \prdata_sr_reg[5] ;
  input \prdata_sr_reg[5]_0 ;
  input \prdata_sr_reg[5]_1 ;
  input \prdata_sr[5]_i_3 ;
  input \prdata_sr[6]_i_3 ;
  input \prdata_sr_reg[7] ;
  input \prdata_sr_reg[7]_0 ;
  input \prdata_sr[7]_i_3 ;
  input \prdata_sr_reg[8] ;
  input \prdata_sr_reg[8]_0 ;
  input \prdata_sr[8]_i_4 ;
  input \prdata_sr[9]_i_2 ;
  input \prdata_sr[10]_i_2 ;
  input \prdata_sr[10]_i_2_0 ;
  input \prdata_sr[11]_i_2 ;
  input \prdata_sr[11]_i_2_0 ;
  input \prdata_sr_reg[77] ;
  input \prdata_sr[12]_i_2 ;
  input \prdata_sr[13]_i_2 ;
  input \prdata_sr[13]_i_2_0 ;
  input \prdata_sr[14]_i_2 ;
  input \prdata_sr[14]_i_5 ;
  input \prdata_sr[15]_i_2 ;
  input \prdata_sr[15]_i_2_0 ;
  input \prdata_sr[16]_i_2 ;
  input \prdata_sr[16]_i_2_0 ;
  input \prdata_sr[17]_i_2 ;
  input \prdata_sr[17]_i_5 ;
  input \prdata_sr[18]_i_2 ;
  input \prdata_sr[18]_i_2_0 ;
  input \prdata_sr[19]_i_2 ;
  input \prdata_sr_reg[73] ;
  input \prdata_sr[20]_i_5 ;
  input \prdata_sr[21]_i_2 ;
  input \prdata_sr[22]_i_6 ;
  input \prdata_sr[23]_i_2 ;
  input \prdata_sr[24]_i_2 ;
  input \prdata_sr[25]_i_2 ;
  input \prdata_sr[25]_i_2_0 ;
  input \prdata_sr[26]_i_2 ;
  input \prdata_sr[26]_i_2_0 ;
  input \prdata_sr_reg[48] ;
  input [26:0]\prdata_sr_reg[72] ;
  input \prdata_sr[27]_i_4 ;
  input \prdata_sr[28]_i_2 ;
  input \prdata_sr[28]_i_2_0 ;
  input \prdata_sr[29]_i_4_0 ;
  input \prdata_sr[30]_i_2 ;
  input \prdata_sr[30]_i_2_0 ;
  input \prdata_sr[31]_i_2 ;
  input \prdata_sr[31]_i_2_0 ;
  input [14:0]di;
  input \prdata_sr[32]_i_2 ;
  input \prdata_sr[33]_i_2 ;
  input \prdata_sr[34]_i_2 ;
  input \prdata_sr[35]_i_2 ;
  input \prdata_sr[36]_i_2 ;
  input \prdata_sr[37]_i_2 ;
  input \prdata_sr[38]_i_2 ;
  input \prdata_sr[39]_i_2 ;
  input \prdata_sr[40]_i_2 ;
  input \prdata_sr[41]_i_2 ;
  input \prdata_sr[42]_i_2 ;
  input \prdata_sr_reg[43] ;
  input \prdata_sr[44]_i_2 ;
  input \prdata_sr[45]_i_2 ;
  input \prdata_sr[46]_i_2 ;
  input \prdata_sr[47]_i_2 ;
  input \prdata_sr_reg[83] ;
  input \prdata_sr_reg[83]_0 ;
  input [15:0]rram_addr;
  input mclk;
  input \prdata_sr_reg[103] ;
  input \prdata_sr_reg[103]_0 ;
  input \prdata_sr_reg[104] ;
  input \prdata_sr_reg[104]_0 ;
  input \prdata_sr_reg[105] ;
  input \prdata_sr_reg[105]_0 ;
  input \prdata_sr_reg[106] ;
  input \prdata_sr_reg[107] ;
  input \prdata_sr_reg[108] ;
  input \prdata_sr_reg[109] ;
  input \prdata_sr_reg[110] ;
  input \prdata_sr_reg[111] ;
  input \prdata_sr_reg[112] ;
  input \prdata_sr_reg[113] ;
  input \prdata_sr_reg[113]_0 ;
  input \prdata_sr_reg[114] ;
  input [3:0]\prdata_sr_reg[118] ;
  input \prdata_sr_reg[117] ;
  input \prdata_sr[0]_i_5_0 ;
  input \prdata_sr[1]_i_4 ;
  input \prdata_sr[3]_i_3_0 ;
  input \pw_loop_reg[6]_i_8_0 ;
  input \wl_loop_reg[4]_i_19_0 ;
  input \wl_loop_reg[4]_i_19_1 ;
  input \bsl_loop_reg[1]_0 ;
  input \wl_loop_reg[6]_i_7_0 ;
  input \bsl_loop_reg[4]_i_226_0 ;
  input \bsl_loop_reg[4]_i_226_1 ;
  input \wl_loop_reg[5]_i_16_0 ;
  input \wl_loop_reg[5]_i_16_1 ;
  input \bsl_loop[4]_i_95_0 ;
  input \bsl_loop_reg[4]_i_176_0 ;
  input \bsl_loop_reg[4]_i_176_1 ;
  input \bsl_loop_reg[4]_i_160_0 ;
  input \bsl_loop_reg[4]_i_160_1 ;
  input \prdata_sr[119]_i_2 ;
  input \prdata_sr[119]_i_2_0 ;
  input \wl_loop_reg[1]_0 ;
  input \wl_loop_reg[1]_1 ;
  input \wl_loop_reg[1]_2 ;
  input \wl_loop_reg[1]_3 ;
  input \wl_loop_reg[2] ;
  input \wl_loop_reg[2]_0 ;
  input \wl_loop[2]_i_3_0 ;
  input \wl_loop_reg[3]_1 ;
  input \wl_loop[3]_i_4_0 ;
  input \wl_loop_reg[6]_0 ;
  input \wl_loop[6]_i_3_0 ;
  input \wl_loop_reg[7]_3 ;
  input \wl_loop[7]_i_6_0 ;
  input \bsl_loop_reg[3]_1 ;
  input \bsl_loop_reg[3]_2 ;
  input \bsl_loop_reg[3]_3 ;
  input \bsl_loop[2]_i_2_0 ;
  input \bsl_loop_reg[0]_2 ;
  input [3:0]\bsl_loop_reg[0]_3 ;
  input \bsl_loop_reg[1]_1 ;
  input \bsl_loop_reg[2] ;
  input \bsl_loop[4]_i_26_3 ;
  input \bsl_loop_reg[4]_0 ;
  input \bsl_loop_reg[2]_0 ;
  input \pw_loop[7]_i_18_0 ;
  input \wl_loop_reg[4] ;
  input \wl_loop_reg[4]_0 ;
  input \wl_loop_reg[0] ;
  input \wl_loop_reg[0]_0 ;
  input \pw_loop_reg[0]_2 ;
  input \pw_loop_reg[0]_3 ;
  input \pw_loop_reg[1] ;
  input \pw_loop_reg[2] ;
  input \pw_loop_reg[2]_0 ;
  input \pw_loop_reg[3]_0 ;
  input \pw_loop_reg[3]_1 ;
  input \pw_loop_reg[4]_0 ;
  input \pw_loop_reg[4]_1 ;
  input \pw_loop_reg[5]_0 ;
  input \pw_loop_reg[6]_1 ;
  input \pw_loop_reg[6]_2 ;
  input \pw_loop_reg[7]_0 ;
  input \wl_loop[1]_i_3_0 ;
  input \wl_loop_reg[5]_2 ;
  input \wl_loop[5]_i_3_0 ;
  input \prdata_sr[152]_i_3 ;
  input \prdata_sr[152]_i_3_0 ;
  input \attempts_counter[7]_i_4_0 ;
  input \attempts_counter[7]_i_4_1 ;
  input set_rst_loop;
  input \pw_loop_reg[4]_2 ;
  input \pw_loop_reg[7]_1 ;
  input \wl_loop_reg[0]_1 ;
  input \wl_loop_reg[0]_2 ;
  input \wl_loop_reg[4]_1 ;
  input \wl_loop_reg[4]_2 ;
  input \bsl_loop[4]_i_91_0 ;
  input \bsl_loop_reg[4]_1 ;
  input \bsl_loop_reg[4]_2 ;
  input \bsl_loop_reg[3]_i_24_0 ;
  input \bsl_loop_reg[3]_i_24_1 ;
  input \bsl_loop_reg[3]_i_24_2 ;
  input \bsl_loop_reg[3]_i_24_3 ;
  input \prdata_sr[152]_i_29 ;
  input \prdata_sr[152]_i_29_0 ;
  input \prdata_sr[152]_i_29_1 ;
  input \attempts_counter[7]_i_4_2 ;
  input \attempts_counter[7]_i_4_3 ;
  input \pw_loop[7]_i_46 ;
  input \pw_loop[7]_i_46_0 ;
  input \pw_loop[7]_i_46_1 ;
  input \pw_loop[7]_i_48_0 ;
  input \bsl_loop[4]_i_11_0 ;
  input \bsl_loop[0]_i_12 ;
  input \pw_loop[7]_i_77_0 ;
  input \bsl_loop[3]_i_10 ;
  input \bsl_loop[3]_i_10_0 ;
  input \bsl_loop[3]_i_10_1 ;
  input \bsl_loop[4]_i_26_4 ;
  input \bsl_loop[4]_i_26_5 ;
  input \mask[42]_i_13 ;
  input \mask[40]_i_2 ;
  input \mask[44]_i_6 ;
  input \mask[44]_i_6_0 ;
  input \mask[44]_i_6_1 ;
  input \mask[41]_i_2 ;
  input \mask[41]_i_2_0 ;
  input \mask[41]_i_2_1 ;
  input \mask[45]_i_6 ;
  input \mask[46]_i_7 ;
  input \mask[47]_i_27 ;
  input \FSM_sequential_state[4]_i_4 ;
  input \FSM_sequential_state[4]_i_4_0 ;
  input \FSM_sequential_state_reg[3] ;
  input \FSM_sequential_state[3]_i_2_0 ;
  input \FSM_sequential_state[3]_i_2_1 ;
  input \rangei_reg[0]_i_7_0 ;
  input \prdata_sr[9]_i_8 ;
  input \prdata_sr[9]_i_8_0 ;
  input \bsl_loop[4]_i_152 ;
  input \bsl_loop_reg[0]_4 ;
  input \rram_addr[15]_i_55 ;
  input \FSM_sequential_state_reg[2]_i_16 ;
  input \read_data_bits[3][47]_i_2 ;
  input \read_data_bits[3][47]_i_2_0 ;
  input [47:0]\read_data_bits[3]_23 ;
  input \mask[40]_i_3 ;
  input \mask[36]_i_3 ;
  input \mask[41]_i_3 ;
  input \mask[42]_i_3 ;
  input \mask[47]_i_9 ;
  input \mask[39]_i_3 ;
  input \mask[45]_i_3 ;
  input \mask[8]_i_2 ;
  input \mask[9]_i_2 ;
  input \mask[12]_i_2 ;
  input \mask[10]_i_2 ;
  input \mask[11]_i_2 ;
  input \mask[7]_i_2 ;
  input \mask[13]_i_2 ;
  input \mask[14]_i_2 ;
  input \mask[15]_i_2 ;
  input \mask[16]_i_2 ;
  input \mask[37]_i_3 ;
  input \mask[38]_i_3 ;
  input \mask[25]_i_2 ;
  input \mask[26]_i_2 ;
  input \mask[33]_i_3 ;
  input \mask[44]_i_3 ;
  input \mask[34]_i_3 ;
  input \mask[46]_i_3 ;
  input \mask[27]_i_2 ;
  input \mask[28]_i_2 ;
  input \mask[19]_i_2 ;
  input \mask[20]_i_2 ;
  input \mask[3]_i_2 ;
  input \mask[5]_i_2 ;
  input \mask[4]_i_2 ;
  input \mask[6]_i_2 ;
  input \mask[17]_i_2 ;
  input \mask[18]_i_2 ;
  input \mask[43]_i_3 ;
  input \mask[35]_i_3 ;
  input \mask[1]_i_2 ;
  input \mask[2]_i_2 ;
  input \mask[31]_i_2 ;
  input \mask[32]_i_3 ;
  input \mask[22]_i_2 ;
  input \mask[21]_i_2 ;
  input \mask[29]_i_2 ;
  input \mask[30]_i_2 ;
  input \mask[23]_i_2 ;
  input \mask[24]_i_2 ;
  input \mask[0]_i_2 ;
  input \rangei_reg[0]_i_7_1 ;
  input \rangei_reg[0]_i_7_2 ;
  input [15:0]in97;
  input [0:0]\rram_addr_reg[0] ;
  input [1:0]\rram_addr_reg[0]_0 ;
  input [0:0]\FSM_sequential_state[1]_i_8 ;
  input [1:0]\FSM_sequential_state[1]_i_8_0 ;
  input [0:0]DI;
  input [0:0]S;
  input fsm_go_reg_0;
  input sclk;
  input \prdata_sr_reg[0] ;
  input mosi;
  input \prdata_sr_reg[152] ;
  input \prdata_sr_reg[152]_0 ;
  input \prdata_sr_reg[153] ;
  input \prdata_sr_reg[0]_0 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DI;
  wire [0:0]\FSM_sequential_state[1]_i_8 ;
  wire [1:0]\FSM_sequential_state[1]_i_8_0 ;
  wire \FSM_sequential_state[3]_i_25_n_0 ;
  wire \FSM_sequential_state[3]_i_26_n_0 ;
  wire \FSM_sequential_state[3]_i_29_n_0 ;
  wire \FSM_sequential_state[3]_i_2_0 ;
  wire \FSM_sequential_state[3]_i_2_1 ;
  wire [0:0]\FSM_sequential_state[3]_i_3 ;
  wire \FSM_sequential_state[3]_i_30_n_0 ;
  wire \FSM_sequential_state[3]_i_31_n_0 ;
  wire \FSM_sequential_state[3]_i_32_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire \FSM_sequential_state[4]_i_4 ;
  wire \FSM_sequential_state[4]_i_4_0 ;
  wire \FSM_sequential_state_reg[2]_i_16 ;
  wire [7:0]\FSM_sequential_state_reg[2]_rep ;
  wire [7:0]\FSM_sequential_state_reg[2]_rep_0 ;
  wire \FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_15_n_1 ;
  wire \FSM_sequential_state_reg[3]_i_15_n_2 ;
  wire \FSM_sequential_state_reg[3]_i_15_n_3 ;
  wire [7:0]Q;
  wire [0:0]S;
  wire [5:0]adc_upper_read_ref_lvl;
  wire addr_bits;
  wire [3:0]\addr_bits_reg[23]_0 ;
  wire [3:0]\addr_bits_reg[23]_1 ;
  wire [0:0]\addr_bits_reg[31]_0 ;
  wire [0:0]\addr_bits_reg[31]_1 ;
  wire [42:0]\addr_bits_reg[46]_0 ;
  wire [0:0]\addr_bits_reg[47]_0 ;
  wire [15:15]address_step;
  wire [15:12]address_stop;
  wire \attempts_counter[7]_i_4_0 ;
  wire \attempts_counter[7]_i_4_1 ;
  wire \attempts_counter[7]_i_4_2 ;
  wire \attempts_counter[7]_i_4_3 ;
  wire \attempts_counter_reg[0] ;
  wire [4:0]bl_dac_set_lvl_start;
  wire \bsl_loop[0]_i_12 ;
  wire \bsl_loop[0]_i_13_n_0 ;
  wire \bsl_loop[0]_i_14_n_0 ;
  wire \bsl_loop[0]_i_15_n_0 ;
  wire \bsl_loop[0]_i_16_n_0 ;
  wire \bsl_loop[0]_i_17_n_0 ;
  wire \bsl_loop[0]_i_18_n_0 ;
  wire \bsl_loop[0]_i_19_n_0 ;
  wire \bsl_loop[0]_i_20_n_0 ;
  wire \bsl_loop[0]_i_21_n_0 ;
  wire \bsl_loop[1]_i_14_n_0 ;
  wire \bsl_loop[1]_i_15_n_0 ;
  wire \bsl_loop[1]_i_16_n_0 ;
  wire \bsl_loop[1]_i_17_n_0 ;
  wire \bsl_loop[1]_i_18_n_0 ;
  wire \bsl_loop[1]_i_19_n_0 ;
  wire \bsl_loop[1]_i_20_n_0 ;
  wire \bsl_loop[1]_i_21_n_0 ;
  wire \bsl_loop[1]_i_22_n_0 ;
  wire \bsl_loop[1]_i_23_n_0 ;
  wire \bsl_loop[1]_i_24_n_0 ;
  wire \bsl_loop[1]_i_2_n_0 ;
  wire \bsl_loop[1]_i_5_n_0 ;
  wire \bsl_loop[1]_i_6_n_0 ;
  wire \bsl_loop[1]_i_7_n_0 ;
  wire \bsl_loop[1]_i_8_n_0 ;
  wire \bsl_loop[2]_i_12_n_0 ;
  wire \bsl_loop[2]_i_14_n_0 ;
  wire \bsl_loop[2]_i_20_n_0 ;
  wire \bsl_loop[2]_i_22_n_0 ;
  wire \bsl_loop[2]_i_23_n_0 ;
  wire \bsl_loop[2]_i_24_n_0 ;
  wire \bsl_loop[2]_i_25_n_0 ;
  wire \bsl_loop[2]_i_26_n_0 ;
  wire \bsl_loop[2]_i_27_n_0 ;
  wire \bsl_loop[2]_i_28_n_0 ;
  wire \bsl_loop[2]_i_29_n_0 ;
  wire \bsl_loop[2]_i_2_0 ;
  wire \bsl_loop[2]_i_2_n_0 ;
  wire \bsl_loop[2]_i_38_n_0 ;
  wire \bsl_loop[2]_i_39_n_0 ;
  wire \bsl_loop[2]_i_3_n_0 ;
  wire \bsl_loop[2]_i_40_n_0 ;
  wire \bsl_loop[2]_i_41_n_0 ;
  wire \bsl_loop[2]_i_42_n_0 ;
  wire \bsl_loop[2]_i_43_n_0 ;
  wire \bsl_loop[2]_i_44_n_0 ;
  wire \bsl_loop[2]_i_45_n_0 ;
  wire \bsl_loop[2]_i_46_n_0 ;
  wire \bsl_loop[2]_i_47_n_0 ;
  wire \bsl_loop[2]_i_48_n_0 ;
  wire \bsl_loop[2]_i_49_n_0 ;
  wire \bsl_loop[2]_i_4_n_0 ;
  wire \bsl_loop[2]_i_50_n_0 ;
  wire \bsl_loop[2]_i_51_n_0 ;
  wire \bsl_loop[2]_i_52_n_0 ;
  wire \bsl_loop[2]_i_53_n_0 ;
  wire \bsl_loop[2]_i_5_n_0 ;
  wire \bsl_loop[2]_i_6_n_0 ;
  wire \bsl_loop[2]_i_7_n_0 ;
  wire \bsl_loop[2]_i_8_n_0 ;
  wire \bsl_loop[2]_i_9_n_0 ;
  wire \bsl_loop[3]_i_10 ;
  wire \bsl_loop[3]_i_10_0 ;
  wire \bsl_loop[3]_i_10_1 ;
  wire \bsl_loop[3]_i_16_n_0 ;
  wire \bsl_loop[3]_i_2_n_0 ;
  wire \bsl_loop[3]_i_41_n_0 ;
  wire \bsl_loop[3]_i_42_n_0 ;
  wire \bsl_loop[3]_i_43_n_0 ;
  wire \bsl_loop[3]_i_44_n_0 ;
  wire \bsl_loop[3]_i_45_n_0 ;
  wire \bsl_loop[3]_i_46_n_0 ;
  wire \bsl_loop[3]_i_47_n_0 ;
  wire \bsl_loop[3]_i_48_n_0 ;
  wire \bsl_loop[3]_i_49_n_0 ;
  wire \bsl_loop[3]_i_50_n_0 ;
  wire \bsl_loop[3]_i_51_n_0 ;
  wire \bsl_loop[3]_i_52_n_0 ;
  wire \bsl_loop[3]_i_53_n_0 ;
  wire \bsl_loop[3]_i_54_n_0 ;
  wire \bsl_loop[3]_i_55_n_0 ;
  wire \bsl_loop[3]_i_56_n_0 ;
  wire \bsl_loop[3]_i_5_n_0 ;
  wire \bsl_loop[3]_i_64_n_0 ;
  wire \bsl_loop[3]_i_65_n_0 ;
  wire \bsl_loop[3]_i_66_n_0 ;
  wire \bsl_loop[3]_i_67_n_0 ;
  wire \bsl_loop[3]_i_6_n_0 ;
  wire \bsl_loop[3]_i_8_n_0 ;
  wire \bsl_loop[4]_i_102_n_0 ;
  wire \bsl_loop[4]_i_103_n_0 ;
  wire \bsl_loop[4]_i_104_n_0 ;
  wire \bsl_loop[4]_i_105_n_0 ;
  wire \bsl_loop[4]_i_106_n_0 ;
  wire \bsl_loop[4]_i_107_n_0 ;
  wire \bsl_loop[4]_i_108_n_0 ;
  wire \bsl_loop[4]_i_109_n_0 ;
  wire \bsl_loop[4]_i_10_n_0 ;
  wire \bsl_loop[4]_i_11_0 ;
  wire \bsl_loop[4]_i_11_n_0 ;
  wire \bsl_loop[4]_i_122_n_0 ;
  wire \bsl_loop[4]_i_123_n_0 ;
  wire \bsl_loop[4]_i_124_n_0 ;
  wire \bsl_loop[4]_i_125_n_0 ;
  wire \bsl_loop[4]_i_126_n_0 ;
  wire \bsl_loop[4]_i_127_n_0 ;
  wire \bsl_loop[4]_i_128_n_0 ;
  wire \bsl_loop[4]_i_129_n_0 ;
  wire \bsl_loop[4]_i_12_n_0 ;
  wire \bsl_loop[4]_i_130_n_0 ;
  wire \bsl_loop[4]_i_131_n_0 ;
  wire \bsl_loop[4]_i_132_n_0 ;
  wire \bsl_loop[4]_i_133_n_0 ;
  wire \bsl_loop[4]_i_134_n_0 ;
  wire \bsl_loop[4]_i_135_n_0 ;
  wire \bsl_loop[4]_i_136_n_0 ;
  wire \bsl_loop[4]_i_137_n_0 ;
  wire \bsl_loop[4]_i_138_n_0 ;
  wire \bsl_loop[4]_i_139_n_0 ;
  wire \bsl_loop[4]_i_140_n_0 ;
  wire \bsl_loop[4]_i_141_n_0 ;
  wire \bsl_loop[4]_i_142_n_0 ;
  wire \bsl_loop[4]_i_143_n_0 ;
  wire \bsl_loop[4]_i_144_n_0 ;
  wire \bsl_loop[4]_i_145_n_0 ;
  wire \bsl_loop[4]_i_147_n_0 ;
  wire \bsl_loop[4]_i_148_n_0 ;
  wire \bsl_loop[4]_i_150_n_0 ;
  wire \bsl_loop[4]_i_152 ;
  wire \bsl_loop[4]_i_161_n_0 ;
  wire \bsl_loop[4]_i_162_n_0 ;
  wire \bsl_loop[4]_i_163_n_0 ;
  wire \bsl_loop[4]_i_164_n_0 ;
  wire \bsl_loop[4]_i_165_n_0 ;
  wire \bsl_loop[4]_i_166_n_0 ;
  wire \bsl_loop[4]_i_167_n_0 ;
  wire \bsl_loop[4]_i_168_n_0 ;
  wire \bsl_loop[4]_i_169_n_0 ;
  wire \bsl_loop[4]_i_170_n_0 ;
  wire \bsl_loop[4]_i_22_n_0 ;
  wire \bsl_loop[4]_i_237_n_0 ;
  wire \bsl_loop[4]_i_238_n_0 ;
  wire \bsl_loop[4]_i_239_n_0 ;
  wire \bsl_loop[4]_i_23_n_0 ;
  wire \bsl_loop[4]_i_240_n_0 ;
  wire \bsl_loop[4]_i_243_n_0 ;
  wire \bsl_loop[4]_i_244_n_0 ;
  wire \bsl_loop[4]_i_245_n_0 ;
  wire \bsl_loop[4]_i_246_n_0 ;
  wire \bsl_loop[4]_i_249_n_0 ;
  wire \bsl_loop[4]_i_250_n_0 ;
  wire \bsl_loop[4]_i_251_n_0 ;
  wire \bsl_loop[4]_i_252_n_0 ;
  wire \bsl_loop[4]_i_255_n_0 ;
  wire \bsl_loop[4]_i_256_n_0 ;
  wire \bsl_loop[4]_i_257_n_0 ;
  wire \bsl_loop[4]_i_258_n_0 ;
  wire \bsl_loop[4]_i_26_0 ;
  wire \bsl_loop[4]_i_26_1 ;
  wire \bsl_loop[4]_i_26_2 ;
  wire \bsl_loop[4]_i_26_3 ;
  wire \bsl_loop[4]_i_26_4 ;
  wire \bsl_loop[4]_i_26_5 ;
  wire \bsl_loop[4]_i_275_n_0 ;
  wire \bsl_loop[4]_i_276_n_0 ;
  wire \bsl_loop[4]_i_277_n_0 ;
  wire \bsl_loop[4]_i_278_n_0 ;
  wire \bsl_loop[4]_i_279_n_0 ;
  wire \bsl_loop[4]_i_280_n_0 ;
  wire \bsl_loop[4]_i_281_n_0 ;
  wire \bsl_loop[4]_i_282_n_0 ;
  wire \bsl_loop[4]_i_283_n_0 ;
  wire \bsl_loop[4]_i_284_n_0 ;
  wire \bsl_loop[4]_i_285_n_0 ;
  wire \bsl_loop[4]_i_286_n_0 ;
  wire \bsl_loop[4]_i_287_n_0 ;
  wire \bsl_loop[4]_i_288_n_0 ;
  wire \bsl_loop[4]_i_289_n_0 ;
  wire \bsl_loop[4]_i_290_n_0 ;
  wire \bsl_loop[4]_i_291_n_0 ;
  wire \bsl_loop[4]_i_292_n_0 ;
  wire \bsl_loop[4]_i_293_n_0 ;
  wire \bsl_loop[4]_i_294_n_0 ;
  wire \bsl_loop[4]_i_295_n_0 ;
  wire \bsl_loop[4]_i_296_n_0 ;
  wire \bsl_loop[4]_i_297_n_0 ;
  wire \bsl_loop[4]_i_298_n_0 ;
  wire \bsl_loop[4]_i_299_n_0 ;
  wire \bsl_loop[4]_i_29_n_0 ;
  wire \bsl_loop[4]_i_300_n_0 ;
  wire \bsl_loop[4]_i_301_n_0 ;
  wire \bsl_loop[4]_i_302_n_0 ;
  wire \bsl_loop[4]_i_303_n_0 ;
  wire \bsl_loop[4]_i_304_n_0 ;
  wire \bsl_loop[4]_i_305_n_0 ;
  wire \bsl_loop[4]_i_306_n_0 ;
  wire \bsl_loop[4]_i_307_n_0 ;
  wire \bsl_loop[4]_i_308_n_0 ;
  wire \bsl_loop[4]_i_309_n_0 ;
  wire \bsl_loop[4]_i_310_n_0 ;
  wire \bsl_loop[4]_i_311_n_0 ;
  wire \bsl_loop[4]_i_312_n_0 ;
  wire \bsl_loop[4]_i_313_n_0 ;
  wire \bsl_loop[4]_i_314_n_0 ;
  wire \bsl_loop[4]_i_315_n_0 ;
  wire \bsl_loop[4]_i_316_n_0 ;
  wire \bsl_loop[4]_i_317_n_0 ;
  wire \bsl_loop[4]_i_318_n_0 ;
  wire \bsl_loop[4]_i_319_n_0 ;
  wire \bsl_loop[4]_i_31_n_0 ;
  wire \bsl_loop[4]_i_320_n_0 ;
  wire \bsl_loop[4]_i_321_n_0 ;
  wire \bsl_loop[4]_i_322_n_0 ;
  wire \bsl_loop[4]_i_323_n_0 ;
  wire \bsl_loop[4]_i_324_n_0 ;
  wire \bsl_loop[4]_i_325_n_0 ;
  wire \bsl_loop[4]_i_326_n_0 ;
  wire \bsl_loop[4]_i_327_n_0 ;
  wire \bsl_loop[4]_i_328_n_0 ;
  wire \bsl_loop[4]_i_329_n_0 ;
  wire \bsl_loop[4]_i_330_n_0 ;
  wire \bsl_loop[4]_i_331_n_0 ;
  wire \bsl_loop[4]_i_332_n_0 ;
  wire \bsl_loop[4]_i_333_n_0 ;
  wire \bsl_loop[4]_i_334_n_0 ;
  wire \bsl_loop[4]_i_335_n_0 ;
  wire \bsl_loop[4]_i_336_n_0 ;
  wire \bsl_loop[4]_i_337_n_0 ;
  wire \bsl_loop[4]_i_338_n_0 ;
  wire \bsl_loop[4]_i_339_n_0 ;
  wire \bsl_loop[4]_i_340_n_0 ;
  wire \bsl_loop[4]_i_341_n_0 ;
  wire \bsl_loop[4]_i_342_n_0 ;
  wire \bsl_loop[4]_i_343_n_0 ;
  wire \bsl_loop[4]_i_344_n_0 ;
  wire \bsl_loop[4]_i_345_n_0 ;
  wire \bsl_loop[4]_i_346_n_0 ;
  wire \bsl_loop[4]_i_347_n_0 ;
  wire \bsl_loop[4]_i_348_n_0 ;
  wire \bsl_loop[4]_i_349_n_0 ;
  wire \bsl_loop[4]_i_34_n_0 ;
  wire \bsl_loop[4]_i_350_n_0 ;
  wire \bsl_loop[4]_i_351_n_0 ;
  wire \bsl_loop[4]_i_352_n_0 ;
  wire \bsl_loop[4]_i_353_n_0 ;
  wire \bsl_loop[4]_i_354_n_0 ;
  wire \bsl_loop[4]_i_355_n_0 ;
  wire \bsl_loop[4]_i_356_n_0 ;
  wire \bsl_loop[4]_i_357_n_0 ;
  wire \bsl_loop[4]_i_358_n_0 ;
  wire \bsl_loop[4]_i_359_n_0 ;
  wire \bsl_loop[4]_i_35_n_0 ;
  wire \bsl_loop[4]_i_360_n_0 ;
  wire \bsl_loop[4]_i_361_n_0 ;
  wire \bsl_loop[4]_i_362_n_0 ;
  wire \bsl_loop[4]_i_363_n_0 ;
  wire \bsl_loop[4]_i_364_n_0 ;
  wire \bsl_loop[4]_i_365_n_0 ;
  wire \bsl_loop[4]_i_366_n_0 ;
  wire \bsl_loop[4]_i_367_n_0 ;
  wire \bsl_loop[4]_i_368_n_0 ;
  wire \bsl_loop[4]_i_369_n_0 ;
  wire \bsl_loop[4]_i_36_n_0 ;
  wire \bsl_loop[4]_i_370_n_0 ;
  wire \bsl_loop[4]_i_371_n_0 ;
  wire \bsl_loop[4]_i_372_n_0 ;
  wire \bsl_loop[4]_i_373_n_0 ;
  wire \bsl_loop[4]_i_374_n_0 ;
  wire \bsl_loop[4]_i_375_n_0 ;
  wire \bsl_loop[4]_i_376_n_0 ;
  wire \bsl_loop[4]_i_377_n_0 ;
  wire \bsl_loop[4]_i_378_n_0 ;
  wire \bsl_loop[4]_i_379_n_0 ;
  wire \bsl_loop[4]_i_37_n_0 ;
  wire \bsl_loop[4]_i_380_n_0 ;
  wire \bsl_loop[4]_i_381_n_0 ;
  wire \bsl_loop[4]_i_382_n_0 ;
  wire \bsl_loop[4]_i_383_n_0 ;
  wire \bsl_loop[4]_i_384_n_0 ;
  wire \bsl_loop[4]_i_385_n_0 ;
  wire \bsl_loop[4]_i_386_n_0 ;
  wire \bsl_loop[4]_i_387_n_0 ;
  wire \bsl_loop[4]_i_388_n_0 ;
  wire \bsl_loop[4]_i_389_n_0 ;
  wire \bsl_loop[4]_i_38_n_0 ;
  wire \bsl_loop[4]_i_390_n_0 ;
  wire \bsl_loop[4]_i_391_n_0 ;
  wire \bsl_loop[4]_i_392_n_0 ;
  wire \bsl_loop[4]_i_393_n_0 ;
  wire \bsl_loop[4]_i_394_n_0 ;
  wire \bsl_loop[4]_i_395_n_0 ;
  wire \bsl_loop[4]_i_396_n_0 ;
  wire \bsl_loop[4]_i_397_n_0 ;
  wire \bsl_loop[4]_i_398_n_0 ;
  wire \bsl_loop[4]_i_399_n_0 ;
  wire \bsl_loop[4]_i_39_n_0 ;
  wire \bsl_loop[4]_i_400_n_0 ;
  wire \bsl_loop[4]_i_401_n_0 ;
  wire \bsl_loop[4]_i_402_n_0 ;
  wire \bsl_loop[4]_i_403_n_0 ;
  wire \bsl_loop[4]_i_404_n_0 ;
  wire \bsl_loop[4]_i_405_n_0 ;
  wire \bsl_loop[4]_i_406_n_0 ;
  wire \bsl_loop[4]_i_407_n_0 ;
  wire \bsl_loop[4]_i_408_n_0 ;
  wire \bsl_loop[4]_i_409_n_0 ;
  wire \bsl_loop[4]_i_40_n_0 ;
  wire \bsl_loop[4]_i_410_n_0 ;
  wire \bsl_loop[4]_i_411_n_0 ;
  wire \bsl_loop[4]_i_412_n_0 ;
  wire \bsl_loop[4]_i_413_n_0 ;
  wire \bsl_loop[4]_i_414_n_0 ;
  wire \bsl_loop[4]_i_415_n_0 ;
  wire \bsl_loop[4]_i_416_n_0 ;
  wire \bsl_loop[4]_i_417_n_0 ;
  wire \bsl_loop[4]_i_418_n_0 ;
  wire \bsl_loop[4]_i_419_n_0 ;
  wire \bsl_loop[4]_i_41_n_0 ;
  wire \bsl_loop[4]_i_420_n_0 ;
  wire \bsl_loop[4]_i_421_n_0 ;
  wire \bsl_loop[4]_i_422_n_0 ;
  wire \bsl_loop[4]_i_423_n_0 ;
  wire \bsl_loop[4]_i_424_n_0 ;
  wire \bsl_loop[4]_i_425_n_0 ;
  wire \bsl_loop[4]_i_426_n_0 ;
  wire \bsl_loop[4]_i_427_n_0 ;
  wire \bsl_loop[4]_i_428_n_0 ;
  wire \bsl_loop[4]_i_429_n_0 ;
  wire \bsl_loop[4]_i_42_n_0 ;
  wire \bsl_loop[4]_i_430_n_0 ;
  wire \bsl_loop[4]_i_431_n_0 ;
  wire \bsl_loop[4]_i_432_n_0 ;
  wire \bsl_loop[4]_i_433_n_0 ;
  wire \bsl_loop[4]_i_434_n_0 ;
  wire \bsl_loop[4]_i_435_n_0 ;
  wire \bsl_loop[4]_i_436_n_0 ;
  wire \bsl_loop[4]_i_437_n_0 ;
  wire \bsl_loop[4]_i_438_n_0 ;
  wire \bsl_loop[4]_i_439_n_0 ;
  wire \bsl_loop[4]_i_43_n_0 ;
  wire \bsl_loop[4]_i_440_n_0 ;
  wire \bsl_loop[4]_i_441_n_0 ;
  wire \bsl_loop[4]_i_442_n_0 ;
  wire \bsl_loop[4]_i_443_n_0 ;
  wire \bsl_loop[4]_i_444_n_0 ;
  wire \bsl_loop[4]_i_445_n_0 ;
  wire \bsl_loop[4]_i_446_n_0 ;
  wire \bsl_loop[4]_i_447_n_0 ;
  wire \bsl_loop[4]_i_448_n_0 ;
  wire \bsl_loop[4]_i_449_n_0 ;
  wire \bsl_loop[4]_i_44_n_0 ;
  wire \bsl_loop[4]_i_450_n_0 ;
  wire \bsl_loop[4]_i_451_n_0 ;
  wire \bsl_loop[4]_i_452_n_0 ;
  wire \bsl_loop[4]_i_453_n_0 ;
  wire \bsl_loop[4]_i_454_n_0 ;
  wire \bsl_loop[4]_i_455_n_0 ;
  wire \bsl_loop[4]_i_456_n_0 ;
  wire \bsl_loop[4]_i_457_n_0 ;
  wire \bsl_loop[4]_i_458_n_0 ;
  wire \bsl_loop[4]_i_53_n_0 ;
  wire \bsl_loop[4]_i_54_n_0 ;
  wire \bsl_loop[4]_i_55_n_0 ;
  wire \bsl_loop[4]_i_56_n_0 ;
  wire \bsl_loop[4]_i_57_n_0 ;
  wire \bsl_loop[4]_i_58_n_0 ;
  wire \bsl_loop[4]_i_59_n_0 ;
  wire [0:0]\bsl_loop[4]_i_60_0 ;
  wire \bsl_loop[4]_i_60_n_0 ;
  wire \bsl_loop[4]_i_78_n_0 ;
  wire \bsl_loop[4]_i_79_n_0 ;
  wire \bsl_loop[4]_i_80_n_0 ;
  wire \bsl_loop[4]_i_91_0 ;
  wire \bsl_loop[4]_i_92_n_0 ;
  wire \bsl_loop[4]_i_93_n_0 ;
  wire \bsl_loop[4]_i_95_0 ;
  wire \bsl_loop[4]_i_9_n_0 ;
  wire \bsl_loop_reg[0] ;
  wire \bsl_loop_reg[0]_0 ;
  wire \bsl_loop_reg[0]_1 ;
  wire \bsl_loop_reg[0]_2 ;
  wire [3:0]\bsl_loop_reg[0]_3 ;
  wire \bsl_loop_reg[0]_4 ;
  wire \bsl_loop_reg[0]_i_5_n_0 ;
  wire \bsl_loop_reg[0]_i_6_n_0 ;
  wire \bsl_loop_reg[0]_i_7_n_0 ;
  wire \bsl_loop_reg[0]_i_8_n_0 ;
  wire \bsl_loop_reg[1] ;
  wire \bsl_loop_reg[1]_0 ;
  wire \bsl_loop_reg[1]_1 ;
  wire \bsl_loop_reg[1]_i_10_n_0 ;
  wire \bsl_loop_reg[1]_i_11_n_0 ;
  wire \bsl_loop_reg[1]_i_12_n_0 ;
  wire \bsl_loop_reg[1]_i_9_n_0 ;
  wire \bsl_loop_reg[2] ;
  wire \bsl_loop_reg[2]_0 ;
  wire \bsl_loop_reg[2]_i_16_n_0 ;
  wire \bsl_loop_reg[2]_i_17_n_0 ;
  wire \bsl_loop_reg[2]_i_18_n_0 ;
  wire \bsl_loop_reg[2]_i_19_n_0 ;
  wire \bsl_loop_reg[2]_i_30_n_0 ;
  wire \bsl_loop_reg[2]_i_31_n_0 ;
  wire \bsl_loop_reg[2]_i_32_n_0 ;
  wire \bsl_loop_reg[2]_i_33_n_0 ;
  wire \bsl_loop_reg[2]_i_34_n_0 ;
  wire \bsl_loop_reg[2]_i_35_n_0 ;
  wire \bsl_loop_reg[2]_i_36_n_0 ;
  wire \bsl_loop_reg[2]_i_37_n_0 ;
  wire \bsl_loop_reg[3] ;
  wire \bsl_loop_reg[3]_0 ;
  wire \bsl_loop_reg[3]_1 ;
  wire \bsl_loop_reg[3]_2 ;
  wire \bsl_loop_reg[3]_3 ;
  wire \bsl_loop_reg[3]_i_24_0 ;
  wire \bsl_loop_reg[3]_i_24_1 ;
  wire \bsl_loop_reg[3]_i_24_2 ;
  wire \bsl_loop_reg[3]_i_24_3 ;
  wire \bsl_loop_reg[3]_i_24_n_1 ;
  wire \bsl_loop_reg[3]_i_24_n_2 ;
  wire \bsl_loop_reg[3]_i_24_n_3 ;
  wire \bsl_loop_reg[3]_i_25_n_0 ;
  wire \bsl_loop_reg[3]_i_26_n_0 ;
  wire \bsl_loop_reg[3]_i_27_n_0 ;
  wire \bsl_loop_reg[3]_i_28_n_0 ;
  wire \bsl_loop_reg[4] ;
  wire \bsl_loop_reg[4]_0 ;
  wire \bsl_loop_reg[4]_1 ;
  wire \bsl_loop_reg[4]_2 ;
  wire \bsl_loop_reg[4]_i_13_n_0 ;
  wire \bsl_loop_reg[4]_i_14_n_0 ;
  wire \bsl_loop_reg[4]_i_157_n_0 ;
  wire \bsl_loop_reg[4]_i_158_n_0 ;
  wire \bsl_loop_reg[4]_i_159_n_0 ;
  wire \bsl_loop_reg[4]_i_15_n_0 ;
  wire \bsl_loop_reg[4]_i_160_0 ;
  wire \bsl_loop_reg[4]_i_160_1 ;
  wire \bsl_loop_reg[4]_i_160_n_0 ;
  wire \bsl_loop_reg[4]_i_16_n_0 ;
  wire \bsl_loop_reg[4]_i_171_n_0 ;
  wire \bsl_loop_reg[4]_i_172_n_0 ;
  wire \bsl_loop_reg[4]_i_173_n_0 ;
  wire \bsl_loop_reg[4]_i_174_n_0 ;
  wire \bsl_loop_reg[4]_i_175_n_0 ;
  wire \bsl_loop_reg[4]_i_176_0 ;
  wire \bsl_loop_reg[4]_i_176_1 ;
  wire \bsl_loop_reg[4]_i_176_n_0 ;
  wire \bsl_loop_reg[4]_i_177_n_0 ;
  wire \bsl_loop_reg[4]_i_178_n_0 ;
  wire \bsl_loop_reg[4]_i_179_n_0 ;
  wire \bsl_loop_reg[4]_i_180_n_0 ;
  wire \bsl_loop_reg[4]_i_181_n_0 ;
  wire \bsl_loop_reg[4]_i_182_n_0 ;
  wire \bsl_loop_reg[4]_i_183_n_0 ;
  wire \bsl_loop_reg[4]_i_184_n_0 ;
  wire \bsl_loop_reg[4]_i_185_n_0 ;
  wire \bsl_loop_reg[4]_i_186_n_0 ;
  wire \bsl_loop_reg[4]_i_187_n_0 ;
  wire \bsl_loop_reg[4]_i_188_n_0 ;
  wire \bsl_loop_reg[4]_i_189_n_0 ;
  wire \bsl_loop_reg[4]_i_190_n_0 ;
  wire \bsl_loop_reg[4]_i_191_n_0 ;
  wire \bsl_loop_reg[4]_i_192_n_0 ;
  wire \bsl_loop_reg[4]_i_193_n_0 ;
  wire \bsl_loop_reg[4]_i_194_n_0 ;
  wire \bsl_loop_reg[4]_i_195_n_0 ;
  wire \bsl_loop_reg[4]_i_196_n_0 ;
  wire \bsl_loop_reg[4]_i_197_n_0 ;
  wire \bsl_loop_reg[4]_i_198_n_0 ;
  wire \bsl_loop_reg[4]_i_199_n_0 ;
  wire \bsl_loop_reg[4]_i_19_n_1 ;
  wire \bsl_loop_reg[4]_i_19_n_2 ;
  wire \bsl_loop_reg[4]_i_19_n_3 ;
  wire \bsl_loop_reg[4]_i_200_n_0 ;
  wire \bsl_loop_reg[4]_i_201_n_0 ;
  wire \bsl_loop_reg[4]_i_202_n_0 ;
  wire \bsl_loop_reg[4]_i_203_n_0 ;
  wire \bsl_loop_reg[4]_i_204_n_0 ;
  wire \bsl_loop_reg[4]_i_205_n_0 ;
  wire \bsl_loop_reg[4]_i_206_n_0 ;
  wire \bsl_loop_reg[4]_i_207_n_0 ;
  wire \bsl_loop_reg[4]_i_208_n_0 ;
  wire \bsl_loop_reg[4]_i_209_n_0 ;
  wire \bsl_loop_reg[4]_i_210_n_0 ;
  wire \bsl_loop_reg[4]_i_211_n_0 ;
  wire \bsl_loop_reg[4]_i_212_n_0 ;
  wire \bsl_loop_reg[4]_i_213_n_0 ;
  wire \bsl_loop_reg[4]_i_214_n_0 ;
  wire \bsl_loop_reg[4]_i_215_n_0 ;
  wire \bsl_loop_reg[4]_i_216_n_0 ;
  wire \bsl_loop_reg[4]_i_217_n_0 ;
  wire \bsl_loop_reg[4]_i_218_n_0 ;
  wire \bsl_loop_reg[4]_i_219_n_0 ;
  wire \bsl_loop_reg[4]_i_220_n_0 ;
  wire \bsl_loop_reg[4]_i_221_n_0 ;
  wire \bsl_loop_reg[4]_i_222_n_0 ;
  wire \bsl_loop_reg[4]_i_223_n_0 ;
  wire \bsl_loop_reg[4]_i_224_n_0 ;
  wire \bsl_loop_reg[4]_i_225_n_0 ;
  wire \bsl_loop_reg[4]_i_226_0 ;
  wire \bsl_loop_reg[4]_i_226_1 ;
  wire \bsl_loop_reg[4]_i_226_n_0 ;
  wire \bsl_loop_reg[4]_i_227_n_0 ;
  wire \bsl_loop_reg[4]_i_228_n_0 ;
  wire \bsl_loop_reg[4]_i_229_n_0 ;
  wire \bsl_loop_reg[4]_i_230_n_0 ;
  wire \bsl_loop_reg[4]_i_231_n_0 ;
  wire \bsl_loop_reg[4]_i_232_n_0 ;
  wire \bsl_loop_reg[4]_i_233_n_0 ;
  wire \bsl_loop_reg[4]_i_234_n_0 ;
  wire \bsl_loop_reg[4]_i_235_n_0 ;
  wire \bsl_loop_reg[4]_i_236_n_0 ;
  wire \bsl_loop_reg[4]_i_241_n_0 ;
  wire \bsl_loop_reg[4]_i_242_n_0 ;
  wire \bsl_loop_reg[4]_i_247_n_0 ;
  wire \bsl_loop_reg[4]_i_248_n_0 ;
  wire \bsl_loop_reg[4]_i_253_n_0 ;
  wire \bsl_loop_reg[4]_i_254_n_0 ;
  wire \bsl_loop_reg[4]_i_259_n_0 ;
  wire \bsl_loop_reg[4]_i_260_n_0 ;
  wire \bsl_loop_reg[4]_i_261_n_0 ;
  wire \bsl_loop_reg[4]_i_262_n_0 ;
  wire \bsl_loop_reg[4]_i_263_n_0 ;
  wire \bsl_loop_reg[4]_i_264_n_0 ;
  wire \bsl_loop_reg[4]_i_265_n_0 ;
  wire \bsl_loop_reg[4]_i_266_n_0 ;
  wire \bsl_loop_reg[4]_i_267_n_0 ;
  wire \bsl_loop_reg[4]_i_268_n_0 ;
  wire \bsl_loop_reg[4]_i_269_n_0 ;
  wire \bsl_loop_reg[4]_i_270_n_0 ;
  wire \bsl_loop_reg[4]_i_271_n_0 ;
  wire \bsl_loop_reg[4]_i_272_n_0 ;
  wire \bsl_loop_reg[4]_i_273_n_0 ;
  wire \bsl_loop_reg[4]_i_274_n_0 ;
  wire \bsl_loop_reg[4]_i_65_n_0 ;
  wire \bsl_loop_reg[4]_i_66_n_0 ;
  wire \bsl_loop_reg[4]_i_67_n_0 ;
  wire \bsl_loop_reg[4]_i_68_n_0 ;
  wire \bsl_loop_reg[4]_i_69_n_0 ;
  wire \bsl_loop_reg[4]_i_70_n_0 ;
  wire \bsl_loop_reg[4]_i_71_n_0 ;
  wire \bsl_loop_reg[4]_i_72_n_0 ;
  wire \bsl_loop_reg[4]_i_73_n_0 ;
  wire \bsl_loop_reg[4]_i_74_n_0 ;
  wire \bsl_loop_reg[4]_i_75_n_0 ;
  wire \bsl_loop_reg[4]_i_76_n_0 ;
  wire \bsl_loop_reg[4]_i_87_n_0 ;
  wire \bsl_loop_reg[4]_i_88_n_0 ;
  wire \bsl_loop_reg[4]_i_89_n_0 ;
  wire \bsl_loop_reg[4]_i_90_n_0 ;
  wire [1:0]\counter_reg[11] ;
  wire [0:0]\counter_reg[11]_0 ;
  wire [1:0]\counter_reg[11]_1 ;
  wire [0:0]\counter_reg[11]_2 ;
  wire [0:0]\counter_reg[1] ;
  wire [0:0]\counter_reg[1]_0 ;
  wire [0:0]\counter_reg[1]_1 ;
  wire [14:0]di;
  wire fsm_cmd_bits;
  wire \fsm_cmd_bits_reg[0]_0 ;
  wire \fsm_cmd_bits_reg[0]_1 ;
  wire \fsm_cmd_bits_reg[1]_0 ;
  wire \fsm_cmd_bits_reg[1]_1 ;
  wire \fsm_cmd_bits_reg[1]_2 ;
  wire \fsm_cmd_bits_reg[1]_3 ;
  wire \fsm_cmd_bits_reg[1]_4 ;
  wire \fsm_cmd_bits_reg[1]_5 ;
  wire \fsm_cmd_bits_reg[1]_6 ;
  wire \fsm_cmd_bits_reg[2]_0 ;
  wire \fsm_cmd_bits_reg[3]_0 ;
  wire [3:0]\fsm_cmd_bits_reg[3]_1 ;
  wire fsm_go;
  wire fsm_go_reg_0;
  wire [15:0]in97;
  wire \mask[0]_i_2 ;
  wire \mask[10]_i_2 ;
  wire \mask[11]_i_2 ;
  wire \mask[12]_i_2 ;
  wire \mask[13]_i_2 ;
  wire \mask[14]_i_2 ;
  wire \mask[15]_i_2 ;
  wire \mask[16]_i_2 ;
  wire \mask[17]_i_2 ;
  wire \mask[18]_i_2 ;
  wire \mask[19]_i_2 ;
  wire \mask[1]_i_2 ;
  wire \mask[20]_i_2 ;
  wire \mask[21]_i_2 ;
  wire \mask[22]_i_2 ;
  wire \mask[23]_i_2 ;
  wire \mask[24]_i_2 ;
  wire \mask[25]_i_2 ;
  wire \mask[26]_i_2 ;
  wire \mask[27]_i_2 ;
  wire \mask[28]_i_2 ;
  wire \mask[29]_i_2 ;
  wire \mask[2]_i_2 ;
  wire \mask[30]_i_2 ;
  wire \mask[31]_i_2 ;
  wire \mask[32]_i_3 ;
  wire \mask[33]_i_3 ;
  wire \mask[34]_i_3 ;
  wire \mask[35]_i_3 ;
  wire \mask[36]_i_3 ;
  wire \mask[37]_i_3 ;
  wire \mask[38]_i_3 ;
  wire \mask[39]_i_3 ;
  wire \mask[3]_i_2 ;
  wire \mask[40]_i_2 ;
  wire \mask[40]_i_3 ;
  wire \mask[41]_i_2 ;
  wire \mask[41]_i_2_0 ;
  wire \mask[41]_i_2_1 ;
  wire \mask[41]_i_3 ;
  wire \mask[42]_i_13 ;
  wire \mask[42]_i_3 ;
  wire \mask[43]_i_3 ;
  wire \mask[44]_i_3 ;
  wire \mask[44]_i_6 ;
  wire \mask[44]_i_6_0 ;
  wire \mask[44]_i_6_1 ;
  wire \mask[45]_i_3 ;
  wire \mask[45]_i_6 ;
  wire \mask[46]_i_3 ;
  wire \mask[46]_i_7 ;
  wire \mask[47]_i_27 ;
  wire \mask[47]_i_9 ;
  wire \mask[4]_i_2 ;
  wire \mask[5]_i_2 ;
  wire \mask[6]_i_2 ;
  wire \mask[7]_i_2 ;
  wire \mask[8]_i_2 ;
  wire \mask[9]_i_2 ;
  wire mclk;
  wire misc_cnfg_bits;
  wire \misc_cnfg_bits_reg[100]_0 ;
  wire \misc_cnfg_bits_reg[100]_1 ;
  wire \misc_cnfg_bits_reg[101]_0 ;
  wire \misc_cnfg_bits_reg[102]_0 ;
  wire \misc_cnfg_bits_reg[103]_0 ;
  wire \misc_cnfg_bits_reg[10]_0 ;
  wire \misc_cnfg_bits_reg[10]_1 ;
  wire \misc_cnfg_bits_reg[10]_2 ;
  wire \misc_cnfg_bits_reg[10]_3 ;
  wire \misc_cnfg_bits_reg[10]_4 ;
  wire [2:0]\misc_cnfg_bits_reg[111]_0 ;
  wire [2:0]\misc_cnfg_bits_reg[117]_0 ;
  wire [0:0]\misc_cnfg_bits_reg[11]_0 ;
  wire \misc_cnfg_bits_reg[11]_1 ;
  wire [2:0]\misc_cnfg_bits_reg[123]_0 ;
  wire [2:0]\misc_cnfg_bits_reg[129]_0 ;
  wire \misc_cnfg_bits_reg[12]_0 ;
  wire [2:0]\misc_cnfg_bits_reg[135]_0 ;
  wire [2:0]\misc_cnfg_bits_reg[141]_0 ;
  wire [0:0]\misc_cnfg_bits_reg[144]_0 ;
  wire [132:0]\misc_cnfg_bits_reg[147]_0 ;
  wire [2:0]\misc_cnfg_bits_reg[147]_1 ;
  wire [0:0]\misc_cnfg_bits_reg[1]_0 ;
  wire \misc_cnfg_bits_reg[26]_0 ;
  wire \misc_cnfg_bits_reg[32]_0 ;
  wire \misc_cnfg_bits_reg[32]_1 ;
  wire \misc_cnfg_bits_reg[33]_0 ;
  wire \misc_cnfg_bits_reg[33]_1 ;
  wire \misc_cnfg_bits_reg[33]_2 ;
  wire \misc_cnfg_bits_reg[33]_3 ;
  wire \misc_cnfg_bits_reg[33]_4 ;
  wire \misc_cnfg_bits_reg[33]_5 ;
  wire \misc_cnfg_bits_reg[53]_0 ;
  wire \misc_cnfg_bits_reg[53]_1 ;
  wire \misc_cnfg_bits_reg[54]_0 ;
  wire \misc_cnfg_bits_reg[54]_1 ;
  wire \misc_cnfg_bits_reg[54]_2 ;
  wire \misc_cnfg_bits_reg[54]_3 ;
  wire [1:0]\misc_cnfg_bits_reg[54]_4 ;
  wire \misc_cnfg_bits_reg[54]_5 ;
  wire \misc_cnfg_bits_reg[54]_6 ;
  wire \misc_cnfg_bits_reg[55]_0 ;
  wire \misc_cnfg_bits_reg[55]_1 ;
  wire \misc_cnfg_bits_reg[56]_0 ;
  wire \misc_cnfg_bits_reg[57]_0 ;
  wire \misc_cnfg_bits_reg[58]_0 ;
  wire \misc_cnfg_bits_reg[59]_0 ;
  wire \misc_cnfg_bits_reg[60]_0 ;
  wire \misc_cnfg_bits_reg[61]_0 ;
  wire \misc_cnfg_bits_reg[62]_0 ;
  wire \misc_cnfg_bits_reg[63]_0 ;
  wire \misc_cnfg_bits_reg[64]_0 ;
  wire \misc_cnfg_bits_reg[65]_0 ;
  wire \misc_cnfg_bits_reg[66]_0 ;
  wire \misc_cnfg_bits_reg[67]_0 ;
  wire \misc_cnfg_bits_reg[68]_0 ;
  wire \misc_cnfg_bits_reg[69]_0 ;
  wire \misc_cnfg_bits_reg[70]_0 ;
  wire \misc_cnfg_bits_reg[71]_0 ;
  wire \misc_cnfg_bits_reg[72]_0 ;
  wire \misc_cnfg_bits_reg[73]_0 ;
  wire \misc_cnfg_bits_reg[74]_0 ;
  wire \misc_cnfg_bits_reg[75]_0 ;
  wire \misc_cnfg_bits_reg[76]_0 ;
  wire \misc_cnfg_bits_reg[77]_0 ;
  wire \misc_cnfg_bits_reg[78]_0 ;
  wire \misc_cnfg_bits_reg[79]_0 ;
  wire \misc_cnfg_bits_reg[80]_0 ;
  wire \misc_cnfg_bits_reg[81]_0 ;
  wire \misc_cnfg_bits_reg[82]_0 ;
  wire \misc_cnfg_bits_reg[83]_0 ;
  wire \misc_cnfg_bits_reg[84]_0 ;
  wire \misc_cnfg_bits_reg[85]_0 ;
  wire \misc_cnfg_bits_reg[86]_0 ;
  wire \misc_cnfg_bits_reg[87]_0 ;
  wire \misc_cnfg_bits_reg[88]_0 ;
  wire \misc_cnfg_bits_reg[89]_0 ;
  wire \misc_cnfg_bits_reg[90]_0 ;
  wire \misc_cnfg_bits_reg[91]_0 ;
  wire \misc_cnfg_bits_reg[92]_0 ;
  wire \misc_cnfg_bits_reg[92]_1 ;
  wire \misc_cnfg_bits_reg[93]_0 ;
  wire \misc_cnfg_bits_reg[94]_0 ;
  wire \misc_cnfg_bits_reg[95]_0 ;
  wire \misc_cnfg_bits_reg[96]_0 ;
  wire \misc_cnfg_bits_reg[96]_1 ;
  wire \misc_cnfg_bits_reg[97]_0 ;
  wire \misc_cnfg_bits_reg[98]_0 ;
  wire \misc_cnfg_bits_reg[99]_0 ;
  wire \misc_cnfg_bits_reg[9]_0 ;
  wire \misc_cnfg_bits_reg[9]_1 ;
  wire \misc_cnfg_bits_reg[9]_2 ;
  wire \misc_cnfg_bits_reg_n_0_[8] ;
  wire miso;
  wire mosi;
  wire [7:0]next_pw_loop0;
  wire [7:0]next_wl_loop0;
  wire [1:0]paddr;
  wire \paddr_reg[0]_rep__3 ;
  wire \paddr_reg[0]_rep__4 ;
  wire \paddr_reg[0]_rep__4_0 ;
  wire \paddr_reg[1]_rep__4 ;
  wire \paddr_reg[2] ;
  wire \paddr_reg[2]_0 ;
  wire \paddr_reg[2]_1 ;
  wire \paddr_reg[3]_rep ;
  wire \paddr_reg[3]_rep_0 ;
  wire \prdata_sr[0]_i_5 ;
  wire \prdata_sr[0]_i_5_0 ;
  wire \prdata_sr[10]_i_2 ;
  wire \prdata_sr[10]_i_2_0 ;
  wire \prdata_sr[119]_i_2 ;
  wire \prdata_sr[119]_i_2_0 ;
  wire \prdata_sr[11]_i_2 ;
  wire \prdata_sr[11]_i_2_0 ;
  wire \prdata_sr[12]_i_2 ;
  wire \prdata_sr[13]_i_2 ;
  wire \prdata_sr[13]_i_2_0 ;
  wire \prdata_sr[14]_i_2 ;
  wire \prdata_sr[14]_i_5 ;
  wire \prdata_sr[152]_i_29 ;
  wire \prdata_sr[152]_i_29_0 ;
  wire \prdata_sr[152]_i_29_1 ;
  wire \prdata_sr[152]_i_3 ;
  wire \prdata_sr[152]_i_31_n_0 ;
  wire \prdata_sr[152]_i_32_n_0 ;
  wire \prdata_sr[152]_i_33_n_0 ;
  wire \prdata_sr[152]_i_34_n_0 ;
  wire \prdata_sr[152]_i_35_n_0 ;
  wire \prdata_sr[152]_i_36_n_0 ;
  wire \prdata_sr[152]_i_37_n_0 ;
  wire \prdata_sr[152]_i_38_n_0 ;
  wire \prdata_sr[152]_i_3_0 ;
  wire \prdata_sr[152]_i_43_n_0 ;
  wire \prdata_sr[152]_i_44_n_0 ;
  wire \prdata_sr[152]_i_6_0 ;
  wire \prdata_sr[15]_i_2 ;
  wire \prdata_sr[15]_i_2_0 ;
  wire \prdata_sr[16]_i_2 ;
  wire \prdata_sr[16]_i_2_0 ;
  wire \prdata_sr[17]_i_2 ;
  wire \prdata_sr[17]_i_5 ;
  wire \prdata_sr[18]_i_2 ;
  wire \prdata_sr[18]_i_2_0 ;
  wire \prdata_sr[19]_i_2 ;
  wire \prdata_sr[1]_i_2 ;
  wire \prdata_sr[1]_i_4 ;
  wire \prdata_sr[20]_i_5 ;
  wire \prdata_sr[21]_i_2 ;
  wire \prdata_sr[22]_i_6 ;
  wire \prdata_sr[23]_i_2 ;
  wire \prdata_sr[24]_i_2 ;
  wire \prdata_sr[25]_i_2 ;
  wire \prdata_sr[25]_i_2_0 ;
  wire \prdata_sr[26]_i_2 ;
  wire \prdata_sr[26]_i_2_0 ;
  wire \prdata_sr[27]_i_4 ;
  wire \prdata_sr[28]_i_2 ;
  wire \prdata_sr[28]_i_2_0 ;
  wire [17:0]\prdata_sr[29]_i_4 ;
  wire \prdata_sr[29]_i_4_0 ;
  wire \prdata_sr[2]_i_6 ;
  wire \prdata_sr[30]_i_2 ;
  wire \prdata_sr[30]_i_2_0 ;
  wire \prdata_sr[31]_i_2 ;
  wire \prdata_sr[31]_i_2_0 ;
  wire \prdata_sr[32]_i_2 ;
  wire \prdata_sr[33]_i_2 ;
  wire \prdata_sr[34]_i_2 ;
  wire \prdata_sr[35]_i_2 ;
  wire \prdata_sr[36]_i_2 ;
  wire \prdata_sr[37]_i_2 ;
  wire \prdata_sr[38]_i_2 ;
  wire \prdata_sr[39]_i_2 ;
  wire \prdata_sr[3]_i_3 ;
  wire \prdata_sr[3]_i_3_0 ;
  wire \prdata_sr[40]_i_2 ;
  wire \prdata_sr[41]_i_2 ;
  wire \prdata_sr[42]_i_2 ;
  wire \prdata_sr[44]_i_2 ;
  wire \prdata_sr[45]_i_2 ;
  wire \prdata_sr[46]_i_2 ;
  wire \prdata_sr[47]_i_2 ;
  wire \prdata_sr[5]_i_3 ;
  wire \prdata_sr[6]_i_3 ;
  wire \prdata_sr[7]_i_3 ;
  wire \prdata_sr[8]_i_4 ;
  wire \prdata_sr[9]_i_2 ;
  wire \prdata_sr[9]_i_8 ;
  wire \prdata_sr[9]_i_8_0 ;
  wire \prdata_sr_reg[0] ;
  wire \prdata_sr_reg[0]_0 ;
  wire \prdata_sr_reg[103] ;
  wire \prdata_sr_reg[103]_0 ;
  wire \prdata_sr_reg[104] ;
  wire \prdata_sr_reg[104]_0 ;
  wire \prdata_sr_reg[105] ;
  wire \prdata_sr_reg[105]_0 ;
  wire \prdata_sr_reg[106] ;
  wire \prdata_sr_reg[107] ;
  wire \prdata_sr_reg[108] ;
  wire \prdata_sr_reg[109] ;
  wire \prdata_sr_reg[110] ;
  wire \prdata_sr_reg[111] ;
  wire \prdata_sr_reg[112] ;
  wire \prdata_sr_reg[113] ;
  wire \prdata_sr_reg[113]_0 ;
  wire \prdata_sr_reg[114] ;
  wire \prdata_sr_reg[117] ;
  wire [3:0]\prdata_sr_reg[118] ;
  wire \prdata_sr_reg[152] ;
  wire \prdata_sr_reg[152]_0 ;
  wire \prdata_sr_reg[152]_i_17_n_1 ;
  wire \prdata_sr_reg[152]_i_17_n_2 ;
  wire \prdata_sr_reg[152]_i_17_n_3 ;
  wire \prdata_sr_reg[153] ;
  wire [38:0]\prdata_sr_reg[158] ;
  wire \prdata_sr_reg[43] ;
  wire \prdata_sr_reg[48] ;
  wire \prdata_sr_reg[4] ;
  wire \prdata_sr_reg[5] ;
  wire \prdata_sr_reg[5]_0 ;
  wire \prdata_sr_reg[5]_1 ;
  wire [26:0]\prdata_sr_reg[72] ;
  wire \prdata_sr_reg[73] ;
  wire \prdata_sr_reg[77] ;
  wire \prdata_sr_reg[7] ;
  wire \prdata_sr_reg[7]_0 ;
  wire \prdata_sr_reg[83] ;
  wire \prdata_sr_reg[83]_0 ;
  wire \prdata_sr_reg[8] ;
  wire \prdata_sr_reg[8]_0 ;
  wire [159:0]\prog_cnfg_bits_reg[0]_15 ;
  wire [159:0]\prog_cnfg_bits_reg[10]_5 ;
  wire [159:0]\prog_cnfg_bits_reg[11]_4 ;
  wire [159:0]\prog_cnfg_bits_reg[12]_3 ;
  wire [159:0]\prog_cnfg_bits_reg[13]_2 ;
  wire [159:0]\prog_cnfg_bits_reg[14]_1 ;
  wire [159:0]\prog_cnfg_bits_reg[15]_0 ;
  wire [159:0]\prog_cnfg_bits_reg[1]_14 ;
  wire [159:0]\prog_cnfg_bits_reg[2]_13 ;
  wire [159:0]\prog_cnfg_bits_reg[3]_12 ;
  wire [159:0]\prog_cnfg_bits_reg[4]_11 ;
  wire [159:0]\prog_cnfg_bits_reg[5]_10 ;
  wire [159:0]\prog_cnfg_bits_reg[6]_9 ;
  wire [159:0]\prog_cnfg_bits_reg[7]_8 ;
  wire [159:0]\prog_cnfg_bits_reg[8]_7 ;
  wire [159:0]\prog_cnfg_bits_reg[9]_6 ;
  wire \pw_loop[0]_i_10_n_0 ;
  wire \pw_loop[0]_i_12_n_0 ;
  wire \pw_loop[0]_i_13_n_0 ;
  wire \pw_loop[0]_i_14_n_0 ;
  wire \pw_loop[0]_i_19_n_0 ;
  wire \pw_loop[0]_i_20_n_0 ;
  wire \pw_loop[0]_i_21_n_0 ;
  wire \pw_loop[0]_i_22_n_0 ;
  wire \pw_loop[0]_i_23_n_0 ;
  wire \pw_loop[0]_i_24_n_0 ;
  wire \pw_loop[0]_i_25_n_0 ;
  wire \pw_loop[0]_i_26_n_0 ;
  wire \pw_loop[0]_i_27_n_0 ;
  wire \pw_loop[0]_i_3_n_0 ;
  wire \pw_loop[0]_i_4_n_0 ;
  wire \pw_loop[0]_i_5_n_0 ;
  wire \pw_loop[0]_i_6_n_0 ;
  wire \pw_loop[1]_i_10_n_0 ;
  wire \pw_loop[1]_i_11_n_0 ;
  wire \pw_loop[1]_i_12_n_0 ;
  wire \pw_loop[1]_i_13_n_0 ;
  wire \pw_loop[1]_i_14_n_0 ;
  wire \pw_loop[1]_i_19_n_0 ;
  wire \pw_loop[1]_i_20_n_0 ;
  wire \pw_loop[1]_i_21_n_0 ;
  wire \pw_loop[1]_i_22_n_0 ;
  wire \pw_loop[1]_i_23_n_0 ;
  wire \pw_loop[1]_i_24_n_0 ;
  wire \pw_loop[1]_i_25_n_0 ;
  wire \pw_loop[1]_i_26_n_0 ;
  wire \pw_loop[1]_i_27_n_0 ;
  wire \pw_loop[1]_i_3_n_0 ;
  wire \pw_loop[1]_i_4_n_0 ;
  wire \pw_loop[1]_i_5_n_0 ;
  wire \pw_loop[1]_i_6_n_0 ;
  wire \pw_loop[1]_i_9_n_0 ;
  wire \pw_loop[2]_i_10_n_0 ;
  wire \pw_loop[2]_i_12_n_0 ;
  wire \pw_loop[2]_i_13_n_0 ;
  wire \pw_loop[2]_i_14_n_0 ;
  wire \pw_loop[2]_i_19_n_0 ;
  wire \pw_loop[2]_i_20_n_0 ;
  wire \pw_loop[2]_i_21_n_0 ;
  wire \pw_loop[2]_i_22_n_0 ;
  wire \pw_loop[2]_i_23_n_0 ;
  wire \pw_loop[2]_i_24_n_0 ;
  wire \pw_loop[2]_i_25_n_0 ;
  wire \pw_loop[2]_i_26_n_0 ;
  wire \pw_loop[2]_i_27_n_0 ;
  wire \pw_loop[2]_i_3_n_0 ;
  wire \pw_loop[2]_i_4_n_0 ;
  wire \pw_loop[2]_i_5_n_0 ;
  wire \pw_loop[2]_i_6_n_0 ;
  wire \pw_loop[3]_i_10_n_0 ;
  wire \pw_loop[3]_i_12_n_0 ;
  wire \pw_loop[3]_i_13_n_0 ;
  wire \pw_loop[3]_i_14_n_0 ;
  wire \pw_loop[3]_i_19_n_0 ;
  wire \pw_loop[3]_i_20_n_0 ;
  wire \pw_loop[3]_i_21_n_0 ;
  wire \pw_loop[3]_i_22_n_0 ;
  wire \pw_loop[3]_i_23_n_0 ;
  wire \pw_loop[3]_i_24_n_0 ;
  wire \pw_loop[3]_i_25_n_0 ;
  wire \pw_loop[3]_i_26_n_0 ;
  wire \pw_loop[3]_i_27_n_0 ;
  wire \pw_loop[3]_i_3_n_0 ;
  wire \pw_loop[3]_i_4_n_0 ;
  wire \pw_loop[3]_i_5_n_0 ;
  wire \pw_loop[3]_i_6_n_0 ;
  wire \pw_loop[4]_i_10_n_0 ;
  wire \pw_loop[4]_i_13_n_0 ;
  wire \pw_loop[4]_i_14_n_0 ;
  wire \pw_loop[4]_i_19_n_0 ;
  wire \pw_loop[4]_i_20_n_0 ;
  wire \pw_loop[4]_i_21_n_0 ;
  wire \pw_loop[4]_i_22_n_0 ;
  wire \pw_loop[4]_i_23_n_0 ;
  wire \pw_loop[4]_i_24_n_0 ;
  wire \pw_loop[4]_i_25_n_0 ;
  wire \pw_loop[4]_i_26_n_0 ;
  wire \pw_loop[4]_i_27_n_0 ;
  wire \pw_loop[4]_i_3_n_0 ;
  wire \pw_loop[4]_i_4_n_0 ;
  wire \pw_loop[4]_i_5_n_0 ;
  wire \pw_loop[4]_i_6_n_0 ;
  wire \pw_loop[5]_i_10_n_0 ;
  wire \pw_loop[5]_i_11_n_0 ;
  wire \pw_loop[5]_i_12_n_0 ;
  wire \pw_loop[5]_i_13_n_0 ;
  wire \pw_loop[5]_i_14_n_0 ;
  wire \pw_loop[5]_i_19_n_0 ;
  wire \pw_loop[5]_i_20_n_0 ;
  wire \pw_loop[5]_i_21_n_0 ;
  wire \pw_loop[5]_i_22_n_0 ;
  wire \pw_loop[5]_i_23_n_0 ;
  wire \pw_loop[5]_i_24_n_0 ;
  wire \pw_loop[5]_i_25_n_0 ;
  wire \pw_loop[5]_i_26_n_0 ;
  wire \pw_loop[5]_i_27_n_0 ;
  wire \pw_loop[5]_i_3_n_0 ;
  wire \pw_loop[5]_i_4_n_0 ;
  wire \pw_loop[5]_i_5_n_0 ;
  wire \pw_loop[5]_i_6_n_0 ;
  wire \pw_loop[5]_i_9_n_0 ;
  wire \pw_loop[6]_i_11_n_0 ;
  wire \pw_loop[6]_i_12_n_0 ;
  wire \pw_loop[6]_i_20_n_0 ;
  wire \pw_loop[6]_i_25_n_0 ;
  wire \pw_loop[6]_i_26_n_0 ;
  wire \pw_loop[6]_i_27_n_0 ;
  wire \pw_loop[6]_i_28_n_0 ;
  wire \pw_loop[6]_i_29_n_0 ;
  wire \pw_loop[6]_i_30_n_0 ;
  wire \pw_loop[6]_i_31_n_0 ;
  wire \pw_loop[6]_i_32_n_0 ;
  wire \pw_loop[6]_i_3_n_0 ;
  wire \pw_loop[6]_i_47_n_0 ;
  wire \pw_loop[6]_i_48_n_0 ;
  wire \pw_loop[6]_i_49_n_0 ;
  wire \pw_loop[6]_i_4_n_0 ;
  wire \pw_loop[6]_i_50_n_0 ;
  wire \pw_loop[6]_i_53_n_0 ;
  wire \pw_loop[6]_i_54_n_0 ;
  wire \pw_loop[6]_i_55_n_0 ;
  wire \pw_loop[6]_i_56_n_0 ;
  wire \pw_loop[6]_i_59_n_0 ;
  wire \pw_loop[6]_i_5_n_0 ;
  wire \pw_loop[6]_i_60_n_0 ;
  wire \pw_loop[6]_i_61_n_0 ;
  wire \pw_loop[6]_i_62_n_0 ;
  wire \pw_loop[6]_i_65_n_0 ;
  wire \pw_loop[6]_i_66_n_0 ;
  wire \pw_loop[6]_i_67_n_0 ;
  wire \pw_loop[6]_i_68_n_0 ;
  wire \pw_loop[6]_i_69_n_0 ;
  wire \pw_loop[6]_i_6_n_0 ;
  wire \pw_loop[6]_i_70_n_0 ;
  wire \pw_loop[6]_i_71_n_0 ;
  wire \pw_loop[6]_i_72_n_0 ;
  wire \pw_loop[6]_i_73_n_0 ;
  wire \pw_loop[6]_i_74_n_0 ;
  wire \pw_loop[6]_i_75_n_0 ;
  wire \pw_loop[6]_i_76_n_0 ;
  wire \pw_loop[6]_i_77_n_0 ;
  wire \pw_loop[6]_i_78_n_0 ;
  wire \pw_loop[6]_i_79_n_0 ;
  wire \pw_loop[6]_i_80_n_0 ;
  wire \pw_loop[6]_i_81_n_0 ;
  wire \pw_loop[6]_i_82_n_0 ;
  wire \pw_loop[6]_i_83_n_0 ;
  wire \pw_loop[6]_i_84_n_0 ;
  wire \pw_loop[7]_i_10_n_0 ;
  wire \pw_loop[7]_i_11_n_0 ;
  wire \pw_loop[7]_i_12_n_0 ;
  wire \pw_loop[7]_i_14_n_0 ;
  wire \pw_loop[7]_i_17_n_0 ;
  wire \pw_loop[7]_i_18_0 ;
  wire \pw_loop[7]_i_18_n_0 ;
  wire \pw_loop[7]_i_21_n_0 ;
  wire \pw_loop[7]_i_22_n_0 ;
  wire \pw_loop[7]_i_23_n_0 ;
  wire \pw_loop[7]_i_24_n_0 ;
  wire [7:0]\pw_loop[7]_i_26_0 ;
  wire \pw_loop[7]_i_26_n_0 ;
  wire \pw_loop[7]_i_27_n_0 ;
  wire \pw_loop[7]_i_28_n_0 ;
  wire \pw_loop[7]_i_29_n_0 ;
  wire \pw_loop[7]_i_30_n_0 ;
  wire \pw_loop[7]_i_31_n_0 ;
  wire \pw_loop[7]_i_32_n_0 ;
  wire \pw_loop[7]_i_33_n_0 ;
  wire \pw_loop[7]_i_34_n_0 ;
  wire \pw_loop[7]_i_35_n_0 ;
  wire \pw_loop[7]_i_38_n_0 ;
  wire \pw_loop[7]_i_40_n_0 ;
  wire \pw_loop[7]_i_41_n_0 ;
  wire \pw_loop[7]_i_46 ;
  wire \pw_loop[7]_i_46_0 ;
  wire \pw_loop[7]_i_46_1 ;
  wire \pw_loop[7]_i_48_0 ;
  wire \pw_loop[7]_i_50_n_0 ;
  wire \pw_loop[7]_i_51_n_0 ;
  wire \pw_loop[7]_i_52_n_0 ;
  wire \pw_loop[7]_i_53_n_0 ;
  wire \pw_loop[7]_i_54_n_0 ;
  wire \pw_loop[7]_i_55_n_0 ;
  wire \pw_loop[7]_i_56_n_0 ;
  wire \pw_loop[7]_i_57_n_0 ;
  wire [0:0]\pw_loop[7]_i_58_0 ;
  wire \pw_loop[7]_i_58_n_0 ;
  wire \pw_loop[7]_i_67_n_0 ;
  wire \pw_loop[7]_i_68_n_0 ;
  wire \pw_loop[7]_i_69_n_0 ;
  wire \pw_loop[7]_i_70_n_0 ;
  wire \pw_loop[7]_i_71_n_0 ;
  wire \pw_loop[7]_i_72_n_0 ;
  wire \pw_loop[7]_i_73_n_0 ;
  wire \pw_loop[7]_i_74_n_0 ;
  wire \pw_loop[7]_i_75_n_0 ;
  wire \pw_loop[7]_i_76_n_0 ;
  wire \pw_loop[7]_i_77_0 ;
  wire \pw_loop[7]_i_77_n_0 ;
  wire \pw_loop[7]_i_78_n_0 ;
  wire \pw_loop[7]_i_79_n_0 ;
  wire \pw_loop[7]_i_80_n_0 ;
  wire \pw_loop[7]_i_81_n_0 ;
  wire \pw_loop[7]_i_82_n_0 ;
  wire \pw_loop[7]_i_83_n_0 ;
  wire \pw_loop[7]_i_84_n_0 ;
  wire \pw_loop[7]_i_85_n_0 ;
  wire \pw_loop[7]_i_86_n_0 ;
  wire \pw_loop[7]_i_87_n_0 ;
  wire \pw_loop[7]_i_88_n_0 ;
  wire \pw_loop[7]_i_89_n_0 ;
  wire \pw_loop[7]_i_8_n_0 ;
  wire \pw_loop[7]_i_90_n_0 ;
  wire \pw_loop[7]_i_91_n_0 ;
  wire \pw_loop[7]_i_92_n_0 ;
  wire \pw_loop[7]_i_93_n_0 ;
  wire \pw_loop_reg[0] ;
  wire \pw_loop_reg[0]_0 ;
  wire [4:0]\pw_loop_reg[0]_1 ;
  wire \pw_loop_reg[0]_2 ;
  wire \pw_loop_reg[0]_3 ;
  wire \pw_loop_reg[0]_i_15_n_0 ;
  wire \pw_loop_reg[0]_i_16_n_0 ;
  wire \pw_loop_reg[0]_i_17_n_0 ;
  wire \pw_loop_reg[0]_i_18_n_0 ;
  wire \pw_loop_reg[1] ;
  wire \pw_loop_reg[1]_i_15_n_0 ;
  wire \pw_loop_reg[1]_i_16_n_0 ;
  wire \pw_loop_reg[1]_i_17_n_0 ;
  wire \pw_loop_reg[1]_i_18_n_0 ;
  wire \pw_loop_reg[2] ;
  wire \pw_loop_reg[2]_0 ;
  wire \pw_loop_reg[2]_i_15_n_0 ;
  wire \pw_loop_reg[2]_i_16_n_0 ;
  wire \pw_loop_reg[2]_i_17_n_0 ;
  wire \pw_loop_reg[2]_i_18_n_0 ;
  wire \pw_loop_reg[3] ;
  wire \pw_loop_reg[3]_0 ;
  wire \pw_loop_reg[3]_1 ;
  wire \pw_loop_reg[3]_i_15_n_0 ;
  wire \pw_loop_reg[3]_i_16_n_0 ;
  wire \pw_loop_reg[3]_i_17_n_0 ;
  wire \pw_loop_reg[3]_i_18_n_0 ;
  wire [0:0]\pw_loop_reg[4] ;
  wire \pw_loop_reg[4]_0 ;
  wire \pw_loop_reg[4]_1 ;
  wire \pw_loop_reg[4]_2 ;
  wire \pw_loop_reg[4]_i_15_n_0 ;
  wire \pw_loop_reg[4]_i_16_n_0 ;
  wire \pw_loop_reg[4]_i_17_n_0 ;
  wire \pw_loop_reg[4]_i_18_n_0 ;
  wire \pw_loop_reg[5] ;
  wire \pw_loop_reg[5]_0 ;
  wire \pw_loop_reg[5]_i_15_n_0 ;
  wire \pw_loop_reg[5]_i_16_n_0 ;
  wire \pw_loop_reg[5]_i_17_n_0 ;
  wire \pw_loop_reg[5]_i_18_n_0 ;
  wire [0:0]\pw_loop_reg[6] ;
  wire \pw_loop_reg[6]_0 ;
  wire \pw_loop_reg[6]_1 ;
  wire \pw_loop_reg[6]_2 ;
  wire \pw_loop_reg[6]_i_15_n_0 ;
  wire \pw_loop_reg[6]_i_16_n_0 ;
  wire \pw_loop_reg[6]_i_17_n_0 ;
  wire \pw_loop_reg[6]_i_18_n_0 ;
  wire \pw_loop_reg[6]_i_45_n_0 ;
  wire \pw_loop_reg[6]_i_46_n_0 ;
  wire \pw_loop_reg[6]_i_51_n_0 ;
  wire \pw_loop_reg[6]_i_52_n_0 ;
  wire \pw_loop_reg[6]_i_57_n_0 ;
  wire \pw_loop_reg[6]_i_58_n_0 ;
  wire \pw_loop_reg[6]_i_63_n_0 ;
  wire \pw_loop_reg[6]_i_64_n_0 ;
  wire \pw_loop_reg[6]_i_8_0 ;
  wire [0:0]\pw_loop_reg[7] ;
  wire \pw_loop_reg[7]_0 ;
  wire \pw_loop_reg[7]_1 ;
  wire \pw_loop_reg[7]_i_13_n_1 ;
  wire \pw_loop_reg[7]_i_13_n_2 ;
  wire \pw_loop_reg[7]_i_13_n_3 ;
  wire \pw_loop_reg[7]_i_36_n_1 ;
  wire \pw_loop_reg[7]_i_36_n_2 ;
  wire \pw_loop_reg[7]_i_36_n_3 ;
  wire \pw_loop_reg[7]_i_42_n_0 ;
  wire \pw_loop_reg[7]_i_43_n_0 ;
  wire \pw_loop_reg[7]_i_44_n_0 ;
  wire \pw_loop_reg[7]_i_45_n_0 ;
  wire \pw_loop_reg[7]_i_59_n_0 ;
  wire \pw_loop_reg[7]_i_60_n_0 ;
  wire \pw_loop_reg[7]_i_61_n_0 ;
  wire \pw_loop_reg[7]_i_62_n_0 ;
  wire \pw_loop_reg[7]_i_63_n_0 ;
  wire \pw_loop_reg[7]_i_64_n_0 ;
  wire \pw_loop_reg[7]_i_65_n_0 ;
  wire \pw_loop_reg[7]_i_66_n_0 ;
  wire [6:0]pw_rst_cycle;
  wire [7:0]pw_rst_start;
  wire [7:0]pw_rst_step;
  wire [6:0]pw_set_cycle;
  wire [7:0]pw_set_start;
  wire [159:0]pwdata;
  wire \rangei[0]_i_10_n_0 ;
  wire \rangei[0]_i_11_n_0 ;
  wire \rangei[0]_i_12_n_0 ;
  wire \rangei[0]_i_14_n_0 ;
  wire \rangei[0]_i_15_n_0 ;
  wire \rangei[0]_i_16_n_0 ;
  wire \rangei[0]_i_18_n_0 ;
  wire \rangei[0]_i_8_n_0 ;
  wire \rangei[0]_i_9_n_0 ;
  wire \rangei_reg[0]_i_5_n_1 ;
  wire \rangei_reg[0]_i_5_n_2 ;
  wire \rangei_reg[0]_i_5_n_3 ;
  wire \rangei_reg[0]_i_7_0 ;
  wire \rangei_reg[0]_i_7_1 ;
  wire \rangei_reg[0]_i_7_2 ;
  wire \rangei_reg[0]_i_7_n_0 ;
  wire \rangei_reg[0]_i_7_n_1 ;
  wire \rangei_reg[0]_i_7_n_2 ;
  wire \rangei_reg[0]_i_7_n_3 ;
  wire \rangei_reg[2]_rep__0 ;
  wire \rangei_reg[2]_rep__0_0 ;
  wire \rangei_reg[2]_rep__0_1 ;
  wire \rangei_reg[2]_rep__0_10 ;
  wire \rangei_reg[2]_rep__0_11 ;
  wire \rangei_reg[2]_rep__0_12 ;
  wire \rangei_reg[2]_rep__0_13 ;
  wire \rangei_reg[2]_rep__0_14 ;
  wire \rangei_reg[2]_rep__0_15 ;
  wire \rangei_reg[2]_rep__0_16 ;
  wire \rangei_reg[2]_rep__0_17 ;
  wire \rangei_reg[2]_rep__0_18 ;
  wire \rangei_reg[2]_rep__0_19 ;
  wire \rangei_reg[2]_rep__0_2 ;
  wire \rangei_reg[2]_rep__0_20 ;
  wire \rangei_reg[2]_rep__0_21 ;
  wire \rangei_reg[2]_rep__0_22 ;
  wire \rangei_reg[2]_rep__0_23 ;
  wire \rangei_reg[2]_rep__0_24 ;
  wire \rangei_reg[2]_rep__0_25 ;
  wire \rangei_reg[2]_rep__0_26 ;
  wire \rangei_reg[2]_rep__0_27 ;
  wire \rangei_reg[2]_rep__0_28 ;
  wire \rangei_reg[2]_rep__0_29 ;
  wire \rangei_reg[2]_rep__0_3 ;
  wire \rangei_reg[2]_rep__0_30 ;
  wire \rangei_reg[2]_rep__0_4 ;
  wire \rangei_reg[2]_rep__0_5 ;
  wire \rangei_reg[2]_rep__0_6 ;
  wire \rangei_reg[2]_rep__0_7 ;
  wire \rangei_reg[2]_rep__0_8 ;
  wire \rangei_reg[2]_rep__0_9 ;
  wire [2:0]\rangei_reg[3] ;
  wire [2:0]\rangei_reg[3]_0 ;
  wire \rangei_reg[3]_rep ;
  wire [1:0]\rangei_reg[3]_rep__0 ;
  wire [0:0]\rangei_reg[3]_rep__0_0 ;
  wire [1:0]\rangei_reg[3]_rep__0_1 ;
  wire [0:0]\rangei_reg[3]_rep__0_2 ;
  wire \rangei_reg[3]_rep__0_3 ;
  wire \read_data_bits[3][47]_i_2 ;
  wire \read_data_bits[3][47]_i_2_0 ;
  wire [47:0]\read_data_bits[3]_23 ;
  wire [15:0]rram_addr;
  wire \rram_addr[15]_i_15_n_0 ;
  wire \rram_addr[15]_i_16_n_0 ;
  wire \rram_addr[15]_i_19_n_0 ;
  wire \rram_addr[15]_i_20_n_0 ;
  wire \rram_addr[15]_i_21_n_0 ;
  wire \rram_addr[15]_i_22_n_0 ;
  wire \rram_addr[15]_i_55 ;
  wire [0:0]\rram_addr_reg[0] ;
  wire [1:0]\rram_addr_reg[0]_0 ;
  wire \rram_addr_reg[15]_i_7_n_1 ;
  wire \rram_addr_reg[15]_i_7_n_2 ;
  wire \rram_addr_reg[15]_i_7_n_3 ;
  wire rst_n;
  wire sclk;
  wire set_rst_loop;
  wire set_rst_loop_reg;
  wire set_rst_loop_reg_0;
  wire set_rst_loop_reg_1;
  wire set_rst_loop_reg_10;
  wire set_rst_loop_reg_11;
  wire set_rst_loop_reg_12;
  wire set_rst_loop_reg_13;
  wire set_rst_loop_reg_14;
  wire set_rst_loop_reg_15;
  wire set_rst_loop_reg_16;
  wire set_rst_loop_reg_17;
  wire set_rst_loop_reg_18;
  wire set_rst_loop_reg_19;
  wire set_rst_loop_reg_2;
  wire set_rst_loop_reg_20;
  wire set_rst_loop_reg_21;
  wire set_rst_loop_reg_22;
  wire set_rst_loop_reg_23;
  wire set_rst_loop_reg_24;
  wire set_rst_loop_reg_25;
  wire set_rst_loop_reg_26;
  wire set_rst_loop_reg_27;
  wire set_rst_loop_reg_28;
  wire set_rst_loop_reg_29;
  wire set_rst_loop_reg_3;
  wire set_rst_loop_reg_30;
  wire set_rst_loop_reg_31;
  wire set_rst_loop_reg_32;
  wire set_rst_loop_reg_33;
  wire set_rst_loop_reg_34;
  wire set_rst_loop_reg_35;
  wire set_rst_loop_reg_36;
  wire set_rst_loop_reg_37;
  wire set_rst_loop_reg_38;
  wire set_rst_loop_reg_39;
  wire set_rst_loop_reg_4;
  wire set_rst_loop_reg_5;
  wire set_rst_loop_reg_6;
  wire set_rst_loop_reg_7;
  wire set_rst_loop_reg_8;
  wire set_rst_loop_reg_9;
  wire [4:0]sl_dac_rst_lvl_start;
  wire \u_fsm/attempts_counter_incr_en126_in ;
  wire u_itrx_apbm_spi_n_0;
  wire u_itrx_apbm_spi_n_149;
  wire u_itrx_apbm_spi_n_19;
  wire u_itrx_apbm_spi_n_20;
  wire u_itrx_apbm_spi_n_21;
  wire u_itrx_apbm_spi_n_23;
  wire u_itrx_apbm_spi_n_27;
  wire u_itrx_apbm_spi_n_28;
  wire u_itrx_apbm_spi_n_29;
  wire u_itrx_apbm_spi_n_3;
  wire u_itrx_apbm_spi_n_30;
  wire u_itrx_apbm_spi_n_31;
  wire u_itrx_apbm_spi_n_32;
  wire u_itrx_apbm_spi_n_33;
  wire u_itrx_apbm_spi_n_34;
  wire u_itrx_apbm_spi_n_35;
  wire u_itrx_apbm_spi_n_36;
  wire u_itrx_apbm_spi_n_37;
  wire u_itrx_apbm_spi_n_4;
  wire u_itrx_apbm_spi_n_5;
  wire u_itrx_apbm_spi_n_51;
  wire u_itrx_apbm_spi_n_9;
  wire [7:1]wl_dac_rst_lvl_start;
  wire [7:0]wl_dac_rst_lvl_step;
  wire [7:1]wl_dac_set_lvl_start;
  wire \wl_loop[0]_i_10_n_0 ;
  wire \wl_loop[0]_i_14_n_0 ;
  wire \wl_loop[0]_i_15_n_0 ;
  wire \wl_loop[0]_i_27_n_0 ;
  wire \wl_loop[0]_i_28_n_0 ;
  wire \wl_loop[0]_i_29_n_0 ;
  wire \wl_loop[0]_i_30_n_0 ;
  wire \wl_loop[0]_i_31_n_0 ;
  wire \wl_loop[0]_i_32_n_0 ;
  wire \wl_loop[0]_i_33_n_0 ;
  wire \wl_loop[0]_i_34_n_0 ;
  wire \wl_loop[0]_i_35_n_0 ;
  wire \wl_loop[0]_i_36_n_0 ;
  wire \wl_loop[0]_i_37_n_0 ;
  wire \wl_loop[0]_i_38_n_0 ;
  wire \wl_loop[0]_i_39_n_0 ;
  wire \wl_loop[0]_i_3_n_0 ;
  wire \wl_loop[0]_i_40_n_0 ;
  wire \wl_loop[0]_i_41_n_0 ;
  wire \wl_loop[0]_i_42_n_0 ;
  wire \wl_loop[0]_i_43_n_0 ;
  wire \wl_loop[0]_i_44_n_0 ;
  wire \wl_loop[0]_i_4_n_0 ;
  wire \wl_loop[0]_i_5_n_0 ;
  wire \wl_loop[0]_i_7_n_0 ;
  wire \wl_loop[1]_i_11_n_0 ;
  wire \wl_loop[1]_i_12_n_0 ;
  wire \wl_loop[1]_i_18_n_0 ;
  wire \wl_loop[1]_i_19_n_0 ;
  wire \wl_loop[1]_i_21_n_0 ;
  wire \wl_loop[1]_i_22_n_0 ;
  wire \wl_loop[1]_i_23_n_0 ;
  wire \wl_loop[1]_i_24_n_0 ;
  wire \wl_loop[1]_i_25_n_0 ;
  wire \wl_loop[1]_i_26_n_0 ;
  wire \wl_loop[1]_i_27_n_0 ;
  wire \wl_loop[1]_i_28_n_0 ;
  wire \wl_loop[1]_i_2_n_0 ;
  wire \wl_loop[1]_i_3_0 ;
  wire \wl_loop[1]_i_3_n_0 ;
  wire \wl_loop[1]_i_4_n_0 ;
  wire \wl_loop[1]_i_5_n_0 ;
  wire \wl_loop[1]_i_8_n_0 ;
  wire \wl_loop[2]_i_10_n_0 ;
  wire \wl_loop[2]_i_16_n_0 ;
  wire \wl_loop[2]_i_17_n_0 ;
  wire \wl_loop[2]_i_21_n_0 ;
  wire \wl_loop[2]_i_22_n_0 ;
  wire \wl_loop[2]_i_23_n_0 ;
  wire \wl_loop[2]_i_24_n_0 ;
  wire \wl_loop[2]_i_25_n_0 ;
  wire \wl_loop[2]_i_26_n_0 ;
  wire \wl_loop[2]_i_27_n_0 ;
  wire \wl_loop[2]_i_28_n_0 ;
  wire \wl_loop[2]_i_2_n_0 ;
  wire \wl_loop[2]_i_3_0 ;
  wire \wl_loop[2]_i_3_n_0 ;
  wire \wl_loop[2]_i_4_n_0 ;
  wire \wl_loop[2]_i_8_n_0 ;
  wire \wl_loop[3]_i_11_n_0 ;
  wire \wl_loop[3]_i_12_n_0 ;
  wire \wl_loop[3]_i_19_n_0 ;
  wire \wl_loop[3]_i_20_n_0 ;
  wire \wl_loop[3]_i_22_n_0 ;
  wire \wl_loop[3]_i_23_n_0 ;
  wire \wl_loop[3]_i_24_n_0 ;
  wire \wl_loop[3]_i_25_n_0 ;
  wire \wl_loop[3]_i_26_n_0 ;
  wire \wl_loop[3]_i_27_n_0 ;
  wire \wl_loop[3]_i_28_n_0 ;
  wire \wl_loop[3]_i_29_n_0 ;
  wire \wl_loop[3]_i_2_n_0 ;
  wire \wl_loop[3]_i_3_n_0 ;
  wire \wl_loop[3]_i_48_n_0 ;
  wire \wl_loop[3]_i_49_n_0 ;
  wire \wl_loop[3]_i_4_0 ;
  wire \wl_loop[3]_i_4_n_0 ;
  wire \wl_loop[3]_i_50_n_0 ;
  wire \wl_loop[3]_i_51_n_0 ;
  wire \wl_loop[3]_i_54_n_0 ;
  wire \wl_loop[3]_i_55_n_0 ;
  wire \wl_loop[3]_i_56_n_0 ;
  wire \wl_loop[3]_i_57_n_0 ;
  wire \wl_loop[3]_i_5_n_0 ;
  wire \wl_loop[3]_i_60_n_0 ;
  wire \wl_loop[3]_i_61_n_0 ;
  wire \wl_loop[3]_i_62_n_0 ;
  wire \wl_loop[3]_i_63_n_0 ;
  wire \wl_loop[3]_i_66_n_0 ;
  wire \wl_loop[3]_i_67_n_0 ;
  wire \wl_loop[3]_i_68_n_0 ;
  wire \wl_loop[3]_i_69_n_0 ;
  wire \wl_loop[3]_i_70_n_0 ;
  wire \wl_loop[3]_i_71_n_0 ;
  wire \wl_loop[3]_i_72_n_0 ;
  wire \wl_loop[3]_i_73_n_0 ;
  wire \wl_loop[3]_i_74_n_0 ;
  wire \wl_loop[3]_i_75_n_0 ;
  wire \wl_loop[3]_i_76_n_0 ;
  wire \wl_loop[3]_i_77_n_0 ;
  wire \wl_loop[3]_i_78_n_0 ;
  wire \wl_loop[3]_i_79_n_0 ;
  wire \wl_loop[3]_i_80_n_0 ;
  wire \wl_loop[3]_i_81_n_0 ;
  wire \wl_loop[3]_i_82_n_0 ;
  wire \wl_loop[3]_i_83_n_0 ;
  wire \wl_loop[3]_i_84_n_0 ;
  wire \wl_loop[3]_i_85_n_0 ;
  wire \wl_loop[3]_i_8_n_0 ;
  wire \wl_loop[4]_i_10_n_0 ;
  wire \wl_loop[4]_i_14_n_0 ;
  wire \wl_loop[4]_i_22_n_0 ;
  wire \wl_loop[4]_i_23_n_0 ;
  wire \wl_loop[4]_i_24_n_0 ;
  wire \wl_loop[4]_i_25_n_0 ;
  wire \wl_loop[4]_i_26_n_0 ;
  wire \wl_loop[4]_i_27_n_0 ;
  wire \wl_loop[4]_i_28_n_0 ;
  wire \wl_loop[4]_i_29_n_0 ;
  wire \wl_loop[4]_i_3_n_0 ;
  wire \wl_loop[4]_i_4_n_0 ;
  wire \wl_loop[4]_i_5_n_0 ;
  wire \wl_loop[4]_i_6_n_0 ;
  wire \wl_loop[4]_i_7_n_0 ;
  wire \wl_loop[5]_i_11_n_0 ;
  wire \wl_loop[5]_i_12_n_0 ;
  wire \wl_loop[5]_i_18_n_0 ;
  wire \wl_loop[5]_i_19_n_0 ;
  wire \wl_loop[5]_i_21_n_0 ;
  wire \wl_loop[5]_i_22_n_0 ;
  wire \wl_loop[5]_i_23_n_0 ;
  wire \wl_loop[5]_i_24_n_0 ;
  wire \wl_loop[5]_i_25_n_0 ;
  wire \wl_loop[5]_i_26_n_0 ;
  wire \wl_loop[5]_i_27_n_0 ;
  wire \wl_loop[5]_i_28_n_0 ;
  wire \wl_loop[5]_i_2_n_0 ;
  wire \wl_loop[5]_i_3_0 ;
  wire \wl_loop[5]_i_3_n_0 ;
  wire \wl_loop[5]_i_4_n_0 ;
  wire \wl_loop[5]_i_5_n_0 ;
  wire \wl_loop[5]_i_8_n_0 ;
  wire \wl_loop[6]_i_11_n_0 ;
  wire \wl_loop[6]_i_12_n_0 ;
  wire \wl_loop[6]_i_18_n_0 ;
  wire \wl_loop[6]_i_20_n_0 ;
  wire \wl_loop[6]_i_21_n_0 ;
  wire \wl_loop[6]_i_22_n_0 ;
  wire \wl_loop[6]_i_23_n_0 ;
  wire \wl_loop[6]_i_24_n_0 ;
  wire \wl_loop[6]_i_25_n_0 ;
  wire \wl_loop[6]_i_26_n_0 ;
  wire \wl_loop[6]_i_27_n_0 ;
  wire \wl_loop[6]_i_2_n_0 ;
  wire \wl_loop[6]_i_3_0 ;
  wire \wl_loop[6]_i_3_n_0 ;
  wire \wl_loop[6]_i_4_n_0 ;
  wire \wl_loop[6]_i_5_n_0 ;
  wire \wl_loop[6]_i_8_n_0 ;
  wire \wl_loop[7]_i_100_n_0 ;
  wire \wl_loop[7]_i_101_n_0 ;
  wire \wl_loop[7]_i_104_n_0 ;
  wire \wl_loop[7]_i_105_n_0 ;
  wire \wl_loop[7]_i_106_n_0 ;
  wire \wl_loop[7]_i_107_n_0 ;
  wire \wl_loop[7]_i_108_n_0 ;
  wire \wl_loop[7]_i_111_n_0 ;
  wire \wl_loop[7]_i_112_n_0 ;
  wire \wl_loop[7]_i_113_n_0 ;
  wire \wl_loop[7]_i_114_n_0 ;
  wire \wl_loop[7]_i_115_n_0 ;
  wire \wl_loop[7]_i_116_n_0 ;
  wire \wl_loop[7]_i_117_n_0 ;
  wire \wl_loop[7]_i_118_n_0 ;
  wire \wl_loop[7]_i_119_n_0 ;
  wire \wl_loop[7]_i_120_n_0 ;
  wire \wl_loop[7]_i_121_n_0 ;
  wire \wl_loop[7]_i_122_n_0 ;
  wire \wl_loop[7]_i_123_n_0 ;
  wire \wl_loop[7]_i_124_n_0 ;
  wire \wl_loop[7]_i_125_n_0 ;
  wire \wl_loop[7]_i_126_n_0 ;
  wire \wl_loop[7]_i_16_0 ;
  wire \wl_loop[7]_i_16_n_0 ;
  wire \wl_loop[7]_i_21_n_0 ;
  wire \wl_loop[7]_i_22_n_0 ;
  wire \wl_loop[7]_i_3_n_0 ;
  wire \wl_loop[7]_i_41_n_0 ;
  wire \wl_loop[7]_i_47_n_0 ;
  wire \wl_loop[7]_i_48_n_0 ;
  wire \wl_loop[7]_i_49_n_0 ;
  wire \wl_loop[7]_i_50_n_0 ;
  wire \wl_loop[7]_i_51_n_0 ;
  wire \wl_loop[7]_i_52_n_0 ;
  wire \wl_loop[7]_i_53_n_0 ;
  wire \wl_loop[7]_i_54_n_0 ;
  wire \wl_loop[7]_i_59_n_0 ;
  wire \wl_loop[7]_i_5_n_0 ;
  wire \wl_loop[7]_i_60_n_0 ;
  wire \wl_loop[7]_i_61_n_0 ;
  wire \wl_loop[7]_i_62_n_0 ;
  wire \wl_loop[7]_i_63_n_0 ;
  wire \wl_loop[7]_i_64_n_0 ;
  wire \wl_loop[7]_i_65_n_0 ;
  wire \wl_loop[7]_i_66_n_0 ;
  wire \wl_loop[7]_i_67_n_0 ;
  wire \wl_loop[7]_i_68_n_0 ;
  wire \wl_loop[7]_i_69_n_0 ;
  wire \wl_loop[7]_i_6_0 ;
  wire \wl_loop[7]_i_6_n_0 ;
  wire \wl_loop[7]_i_7_n_0 ;
  wire \wl_loop[7]_i_82_n_0 ;
  wire \wl_loop[7]_i_86_n_0 ;
  wire \wl_loop[7]_i_87_n_0 ;
  wire \wl_loop[7]_i_88_n_0 ;
  wire \wl_loop[7]_i_89_n_0 ;
  wire \wl_loop[7]_i_92_n_0 ;
  wire \wl_loop[7]_i_93_n_0 ;
  wire \wl_loop[7]_i_94_n_0 ;
  wire \wl_loop[7]_i_95_n_0 ;
  wire \wl_loop[7]_i_98_n_0 ;
  wire \wl_loop[7]_i_99_n_0 ;
  wire \wl_loop_reg[0] ;
  wire \wl_loop_reg[0]_0 ;
  wire \wl_loop_reg[0]_1 ;
  wire \wl_loop_reg[0]_2 ;
  wire \wl_loop_reg[0]_i_18_n_0 ;
  wire \wl_loop_reg[0]_i_19_n_0 ;
  wire \wl_loop_reg[0]_i_20_n_0 ;
  wire \wl_loop_reg[0]_i_21_n_0 ;
  wire \wl_loop_reg[0]_i_22_n_1 ;
  wire \wl_loop_reg[0]_i_22_n_2 ;
  wire \wl_loop_reg[0]_i_22_n_3 ;
  wire \wl_loop_reg[1] ;
  wire \wl_loop_reg[1]_0 ;
  wire \wl_loop_reg[1]_1 ;
  wire \wl_loop_reg[1]_2 ;
  wire \wl_loop_reg[1]_3 ;
  wire \wl_loop_reg[1]_i_14_n_0 ;
  wire \wl_loop_reg[1]_i_15_n_0 ;
  wire \wl_loop_reg[1]_i_16_n_0 ;
  wire \wl_loop_reg[1]_i_17_n_0 ;
  wire \wl_loop_reg[2] ;
  wire \wl_loop_reg[2]_0 ;
  wire \wl_loop_reg[2]_i_11_n_0 ;
  wire \wl_loop_reg[2]_i_12_n_0 ;
  wire \wl_loop_reg[2]_i_13_n_0 ;
  wire \wl_loop_reg[2]_i_14_n_0 ;
  wire \wl_loop_reg[3] ;
  wire \wl_loop_reg[3]_0 ;
  wire \wl_loop_reg[3]_1 ;
  wire \wl_loop_reg[3]_i_14_n_0 ;
  wire \wl_loop_reg[3]_i_15_n_0 ;
  wire \wl_loop_reg[3]_i_16_n_0 ;
  wire \wl_loop_reg[3]_i_17_n_0 ;
  wire \wl_loop_reg[3]_i_46_n_0 ;
  wire \wl_loop_reg[3]_i_47_n_0 ;
  wire \wl_loop_reg[3]_i_52_n_0 ;
  wire \wl_loop_reg[3]_i_53_n_0 ;
  wire \wl_loop_reg[3]_i_58_n_0 ;
  wire \wl_loop_reg[3]_i_59_n_0 ;
  wire \wl_loop_reg[3]_i_64_n_0 ;
  wire \wl_loop_reg[3]_i_65_n_0 ;
  wire \wl_loop_reg[4] ;
  wire \wl_loop_reg[4]_0 ;
  wire \wl_loop_reg[4]_1 ;
  wire \wl_loop_reg[4]_2 ;
  wire \wl_loop_reg[4]_i_16_n_0 ;
  wire \wl_loop_reg[4]_i_17_n_0 ;
  wire \wl_loop_reg[4]_i_18_n_0 ;
  wire \wl_loop_reg[4]_i_19_0 ;
  wire \wl_loop_reg[4]_i_19_1 ;
  wire \wl_loop_reg[4]_i_19_n_0 ;
  wire \wl_loop_reg[5] ;
  wire \wl_loop_reg[5]_0 ;
  wire \wl_loop_reg[5]_1 ;
  wire \wl_loop_reg[5]_2 ;
  wire \wl_loop_reg[5]_i_14_n_0 ;
  wire \wl_loop_reg[5]_i_15_n_0 ;
  wire \wl_loop_reg[5]_i_16_0 ;
  wire \wl_loop_reg[5]_i_16_1 ;
  wire \wl_loop_reg[5]_i_16_n_0 ;
  wire \wl_loop_reg[5]_i_17_n_0 ;
  wire \wl_loop_reg[6] ;
  wire \wl_loop_reg[6]_0 ;
  wire \wl_loop_reg[6]_i_14_n_0 ;
  wire \wl_loop_reg[6]_i_15_n_0 ;
  wire \wl_loop_reg[6]_i_16_n_0 ;
  wire \wl_loop_reg[6]_i_17_n_0 ;
  wire \wl_loop_reg[6]_i_7_0 ;
  wire [3:0]\wl_loop_reg[7] ;
  wire [0:0]\wl_loop_reg[7]_0 ;
  wire \wl_loop_reg[7]_1 ;
  wire \wl_loop_reg[7]_2 ;
  wire \wl_loop_reg[7]_3 ;
  wire \wl_loop_reg[7]_i_102_n_0 ;
  wire \wl_loop_reg[7]_i_103_n_0 ;
  wire \wl_loop_reg[7]_i_26_n_0 ;
  wire \wl_loop_reg[7]_i_27_n_0 ;
  wire \wl_loop_reg[7]_i_28_n_0 ;
  wire \wl_loop_reg[7]_i_29_n_0 ;
  wire \wl_loop_reg[7]_i_43_n_1 ;
  wire \wl_loop_reg[7]_i_43_n_2 ;
  wire \wl_loop_reg[7]_i_43_n_3 ;
  wire \wl_loop_reg[7]_i_84_n_0 ;
  wire \wl_loop_reg[7]_i_85_n_0 ;
  wire \wl_loop_reg[7]_i_90_n_0 ;
  wire \wl_loop_reg[7]_i_91_n_0 ;
  wire \wl_loop_reg[7]_i_96_n_0 ;
  wire \wl_loop_reg[7]_i_97_n_0 ;
  wire write_data_bits;
  wire [47:0]\write_data_bits[3]_16 ;
  wire [47:0]\write_data_bits_reg[0][47]_0 ;
  wire [47:0]\write_data_bits_reg[1][47]_0 ;
  wire [47:0]\write_data_bits_reg[2][47]_0 ;
  wire [3:0]\NLW_FSM_sequential_state_reg[3]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_bsl_loop_reg[3]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_bsl_loop_reg[4]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_prdata_sr_reg[152]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_pw_loop_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_pw_loop_reg[7]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_rangei_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_rangei_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_rram_addr_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_wl_loop_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_wl_loop_reg[7]_i_43_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_12 
       (.I0(\fsm_cmd_bits_reg[1]_3 ),
        .I1(\FSM_sequential_state_reg[3] ),
        .O(\fsm_cmd_bits_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[1]_i_32 
       (.I0(\misc_cnfg_bits_reg[147]_0 [114]),
        .I1(\prdata_sr_reg[158] [14]),
        .I2(\misc_cnfg_bits_reg[147]_0 [113]),
        .I3(\prdata_sr_reg[158] [13]),
        .O(\misc_cnfg_bits_reg[129]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[1]_i_33 
       (.I0(\misc_cnfg_bits_reg[147]_0 [112]),
        .I1(\prdata_sr_reg[158] [12]),
        .I2(\misc_cnfg_bits_reg[147]_0 [111]),
        .I3(\prdata_sr_reg[158] [11]),
        .O(\misc_cnfg_bits_reg[129]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[1]_i_34 
       (.I0(\misc_cnfg_bits_reg[147]_0 [110]),
        .I1(\prdata_sr_reg[158] [10]),
        .I2(\misc_cnfg_bits_reg[147]_0 [109]),
        .I3(\prdata_sr_reg[158] [9]),
        .O(\misc_cnfg_bits_reg[129]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_state[2]_i_45 
       (.I0(\misc_cnfg_bits_reg[147]_0 [129]),
        .I1(\prdata_sr_reg[158] [11]),
        .I2(\prdata_sr_reg[158] [9]),
        .I3(\misc_cnfg_bits_reg[147]_0 [127]),
        .I4(\prdata_sr_reg[158] [10]),
        .I5(\misc_cnfg_bits_reg[147]_0 [128]),
        .O(\misc_cnfg_bits_reg[144]_0 ));
  LUT4 #(
    .INIT(16'hD1FF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(\fsm_cmd_bits_reg[3]_1 [1]),
        .I1(\fsm_cmd_bits_reg[3]_1 [2]),
        .I2(\fsm_cmd_bits_reg[3]_1 [0]),
        .I3(fsm_go),
        .O(\fsm_cmd_bits_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDD080D)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(\fsm_cmd_bits_reg[3]_1 [1]),
        .I1(\FSM_sequential_state_reg[3] ),
        .I2(fsm_go),
        .I3(\bsl_loop_reg[0]_3 [2]),
        .I4(\bsl_loop_reg[0]_3 [3]),
        .I5(\FSM_sequential_state[3]_i_5_n_0 ),
        .O(\fsm_cmd_bits_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_25 
       (.I0(in97[15]),
        .I1(address_stop[15]),
        .I2(in97[14]),
        .I3(address_stop[14]),
        .O(\FSM_sequential_state[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_state[3]_i_26 
       (.I0(in97[13]),
        .I1(address_stop[13]),
        .I2(in97[12]),
        .I3(address_stop[12]),
        .O(\FSM_sequential_state[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_29 
       (.I0(address_stop[15]),
        .I1(in97[15]),
        .I2(address_stop[14]),
        .I3(in97[14]),
        .O(\FSM_sequential_state[3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_30 
       (.I0(address_stop[13]),
        .I1(in97[13]),
        .I2(address_stop[12]),
        .I3(in97[12]),
        .O(\FSM_sequential_state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_31 
       (.I0(\addr_bits_reg[46]_0 [27]),
        .I1(in97[11]),
        .I2(\addr_bits_reg[46]_0 [26]),
        .I3(in97[10]),
        .O(\FSM_sequential_state[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_32 
       (.I0(\addr_bits_reg[46]_0 [25]),
        .I1(in97[9]),
        .I2(\addr_bits_reg[46]_0 [24]),
        .I3(in97[8]),
        .O(\FSM_sequential_state[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE0FFFFFFFFFF)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(\fsm_cmd_bits_reg[3]_1 [0]),
        .I1(\FSM_sequential_state[3]_i_2_0 ),
        .I2(\fsm_cmd_bits_reg[3]_1 [1]),
        .I3(\FSM_sequential_state[3]_i_2_1 ),
        .I4(\bsl_loop_reg[0]_3 [1]),
        .I5(\fsm_cmd_bits_reg[3]_1 [2]),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_51 
       (.I0(\addr_bits_reg[46]_0 [23]),
        .I1(in97[7]),
        .I2(\addr_bits_reg[46]_0 [22]),
        .I3(in97[6]),
        .O(\addr_bits_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_52 
       (.I0(\addr_bits_reg[46]_0 [21]),
        .I1(in97[5]),
        .I2(\addr_bits_reg[46]_0 [20]),
        .I3(in97[4]),
        .O(\addr_bits_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_53 
       (.I0(\addr_bits_reg[46]_0 [19]),
        .I1(in97[3]),
        .I2(\addr_bits_reg[46]_0 [18]),
        .I3(in97[2]),
        .O(\addr_bits_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[3]_i_54 
       (.I0(\addr_bits_reg[46]_0 [17]),
        .I1(in97[1]),
        .I2(\addr_bits_reg[46]_0 [16]),
        .I3(in97[0]),
        .O(\addr_bits_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'h55555504)) 
    \FSM_sequential_state[3]_i_6 
       (.I0(CO),
        .I1(\fsm_cmd_bits_reg[3]_1 [3]),
        .I2(\addr_bits_reg[31]_0 ),
        .I3(\prdata_sr_reg[158] [31]),
        .I4(\FSM_sequential_state[3]_i_3 ),
        .O(\fsm_cmd_bits_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF0008080F0000000)) 
    \FSM_sequential_state[4]_i_11 
       (.I0(\fsm_cmd_bits_reg[3]_1 [2]),
        .I1(\fsm_cmd_bits_reg[3]_1 [0]),
        .I2(\FSM_sequential_state[4]_i_4 ),
        .I3(\FSM_sequential_state[4]_i_4_0 ),
        .I4(\bsl_loop_reg[0]_3 [3]),
        .I5(fsm_go),
        .O(\fsm_cmd_bits_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[4]_i_20 
       (.I0(\misc_cnfg_bits_reg[147]_0 [102]),
        .I1(\prdata_sr_reg[158] [14]),
        .I2(\misc_cnfg_bits_reg[147]_0 [101]),
        .I3(\prdata_sr_reg[158] [13]),
        .O(\misc_cnfg_bits_reg[117]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[4]_i_21 
       (.I0(\misc_cnfg_bits_reg[147]_0 [100]),
        .I1(\prdata_sr_reg[158] [12]),
        .I2(\misc_cnfg_bits_reg[147]_0 [99]),
        .I3(\prdata_sr_reg[158] [11]),
        .O(\misc_cnfg_bits_reg[117]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[4]_i_22 
       (.I0(\misc_cnfg_bits_reg[147]_0 [98]),
        .I1(\prdata_sr_reg[158] [10]),
        .I2(\misc_cnfg_bits_reg[147]_0 [97]),
        .I3(\prdata_sr_reg[158] [9]),
        .O(\misc_cnfg_bits_reg[117]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[4]_i_57 
       (.I0(\misc_cnfg_bits_reg[147]_0 [132]),
        .I1(\prdata_sr_reg[158] [14]),
        .I2(\misc_cnfg_bits_reg[147]_0 [131]),
        .I3(\prdata_sr_reg[158] [13]),
        .O(\misc_cnfg_bits_reg[147]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[4]_i_58 
       (.I0(\misc_cnfg_bits_reg[147]_0 [129]),
        .I1(\prdata_sr_reg[158] [11]),
        .I2(\misc_cnfg_bits_reg[147]_0 [130]),
        .I3(\prdata_sr_reg[158] [12]),
        .O(\misc_cnfg_bits_reg[147]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[4]_i_59 
       (.I0(\misc_cnfg_bits_reg[147]_0 [128]),
        .I1(\prdata_sr_reg[158] [10]),
        .I2(\misc_cnfg_bits_reg[147]_0 [127]),
        .I3(\prdata_sr_reg[158] [9]),
        .O(\misc_cnfg_bits_reg[147]_1 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[3]_i_15 
       (.CI(\FSM_sequential_state[1]_i_8 ),
        .CO({\addr_bits_reg[31]_0 ,\FSM_sequential_state_reg[3]_i_15_n_1 ,\FSM_sequential_state_reg[3]_i_15_n_2 ,\FSM_sequential_state_reg[3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[3]_i_25_n_0 ,\FSM_sequential_state[3]_i_26_n_0 ,\FSM_sequential_state[1]_i_8_0 }),
        .O(\NLW_FSM_sequential_state_reg[3]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[3]_i_29_n_0 ,\FSM_sequential_state[3]_i_30_n_0 ,\FSM_sequential_state[3]_i_31_n_0 ,\FSM_sequential_state[3]_i_32_n_0 }));
  FDCE \addr_bits_reg[0] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\addr_bits_reg[46]_0 [0]));
  FDCE \addr_bits_reg[10] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\addr_bits_reg[46]_0 [10]));
  FDCE \addr_bits_reg[11] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\addr_bits_reg[46]_0 [11]));
  FDCE \addr_bits_reg[12] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\addr_bits_reg[46]_0 [12]));
  FDCE \addr_bits_reg[13] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\addr_bits_reg[46]_0 [13]));
  FDCE \addr_bits_reg[14] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\addr_bits_reg[46]_0 [14]));
  FDCE \addr_bits_reg[15] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\addr_bits_reg[46]_0 [15]));
  FDCE \addr_bits_reg[16] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\addr_bits_reg[46]_0 [16]));
  FDCE \addr_bits_reg[17] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\addr_bits_reg[46]_0 [17]));
  FDCE \addr_bits_reg[18] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\addr_bits_reg[46]_0 [18]));
  FDCE \addr_bits_reg[19] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\addr_bits_reg[46]_0 [19]));
  FDCE \addr_bits_reg[1] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\addr_bits_reg[46]_0 [1]));
  FDCE \addr_bits_reg[20] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\addr_bits_reg[46]_0 [20]));
  FDCE \addr_bits_reg[21] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\addr_bits_reg[46]_0 [21]));
  FDCE \addr_bits_reg[22] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\addr_bits_reg[46]_0 [22]));
  FDCE \addr_bits_reg[23] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\addr_bits_reg[46]_0 [23]));
  FDCE \addr_bits_reg[24] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\addr_bits_reg[46]_0 [24]));
  FDCE \addr_bits_reg[25] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\addr_bits_reg[46]_0 [25]));
  FDCE \addr_bits_reg[26] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\addr_bits_reg[46]_0 [26]));
  FDCE \addr_bits_reg[27] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\addr_bits_reg[46]_0 [27]));
  FDCE \addr_bits_reg[28] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(address_stop[12]));
  FDCE \addr_bits_reg[29] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(address_stop[13]));
  FDCE \addr_bits_reg[2] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\addr_bits_reg[46]_0 [2]));
  FDCE \addr_bits_reg[30] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(address_stop[14]));
  FDCE \addr_bits_reg[31] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(address_stop[15]));
  FDCE \addr_bits_reg[32] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\addr_bits_reg[46]_0 [28]));
  FDCE \addr_bits_reg[33] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\addr_bits_reg[46]_0 [29]));
  FDCE \addr_bits_reg[34] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\addr_bits_reg[46]_0 [30]));
  FDCE \addr_bits_reg[35] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\addr_bits_reg[46]_0 [31]));
  FDCE \addr_bits_reg[36] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\addr_bits_reg[46]_0 [32]));
  FDCE \addr_bits_reg[37] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\addr_bits_reg[46]_0 [33]));
  FDCE \addr_bits_reg[38] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\addr_bits_reg[46]_0 [34]));
  FDCE \addr_bits_reg[39] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\addr_bits_reg[46]_0 [35]));
  FDCE \addr_bits_reg[3] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\addr_bits_reg[46]_0 [3]));
  FDCE \addr_bits_reg[40] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\addr_bits_reg[46]_0 [36]));
  FDCE \addr_bits_reg[41] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\addr_bits_reg[46]_0 [37]));
  FDCE \addr_bits_reg[42] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\addr_bits_reg[46]_0 [38]));
  FDCE \addr_bits_reg[43] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\addr_bits_reg[46]_0 [39]));
  FDCE \addr_bits_reg[44] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\addr_bits_reg[46]_0 [40]));
  FDCE \addr_bits_reg[45] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\addr_bits_reg[46]_0 [41]));
  FDCE \addr_bits_reg[46] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\addr_bits_reg[46]_0 [42]));
  FDCE \addr_bits_reg[47] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(address_step));
  FDCE \addr_bits_reg[4] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\addr_bits_reg[46]_0 [4]));
  FDCE \addr_bits_reg[5] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\addr_bits_reg[46]_0 [5]));
  FDCE \addr_bits_reg[6] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\addr_bits_reg[46]_0 [6]));
  FDCE \addr_bits_reg[7] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\addr_bits_reg[46]_0 [7]));
  FDCE \addr_bits_reg[8] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\addr_bits_reg[46]_0 [8]));
  FDCE \addr_bits_reg[9] 
       (.C(sclk),
        .CE(addr_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\addr_bits_reg[46]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000F4F4F4FF)) 
    \attempts_counter[7]_i_4 
       (.I0(\pw_loop[7]_i_24_n_0 ),
        .I1(set_rst_loop_reg_8),
        .I2(u_itrx_apbm_spi_n_51),
        .I3(\wl_loop_reg[1]_2 ),
        .I4(set_rst_loop_reg_22),
        .I5(\bsl_loop[4]_i_26_0 ),
        .O(\prdata_sr[152]_i_6_0 ));
  LUT6 #(
    .INIT(64'h0000000000FFE2E2)) 
    \bsl_loop[0]_i_1 
       (.I0(sl_dac_rst_lvl_start[0]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(bl_dac_set_lvl_start[0]),
        .I3(\bsl_loop_reg[0]_2 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\bsl_loop_reg[0]_3 [3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \bsl_loop[0]_i_10 
       (.I0(sl_dac_rst_lvl_start[0]),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\bsl_loop_reg[2] ),
        .I3(bl_dac_set_lvl_start[0]),
        .O(\rangei_reg[3]_rep__0_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_13 
       (.I0(\prog_cnfg_bits_reg[3]_12 [94]),
        .I1(\prog_cnfg_bits_reg[2]_13 [94]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [94]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [94]),
        .O(\bsl_loop[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_14 
       (.I0(\prog_cnfg_bits_reg[7]_8 [94]),
        .I1(\prog_cnfg_bits_reg[6]_9 [94]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [94]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [94]),
        .O(\bsl_loop[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_15 
       (.I0(\prog_cnfg_bits_reg[11]_4 [94]),
        .I1(\prog_cnfg_bits_reg[10]_5 [94]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [94]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [94]),
        .O(\bsl_loop[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_16 
       (.I0(\prog_cnfg_bits_reg[15]_0 [94]),
        .I1(\prog_cnfg_bits_reg[14]_1 [94]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [94]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [94]),
        .O(\bsl_loop[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_17 
       (.I0(\prog_cnfg_bits_reg[3]_12 [28]),
        .I1(\prog_cnfg_bits_reg[2]_13 [28]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [28]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [28]),
        .O(\bsl_loop[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_18 
       (.I0(\prog_cnfg_bits_reg[7]_8 [28]),
        .I1(\prog_cnfg_bits_reg[6]_9 [28]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [28]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [28]),
        .O(\bsl_loop[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_19 
       (.I0(\prog_cnfg_bits_reg[11]_4 [28]),
        .I1(\prog_cnfg_bits_reg[10]_5 [28]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [28]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [28]),
        .O(\bsl_loop[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[0]_i_20 
       (.I0(\prog_cnfg_bits_reg[15]_0 [28]),
        .I1(\prog_cnfg_bits_reg[14]_1 [28]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [28]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [28]),
        .O(\bsl_loop[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h4F004400CF88CF8F)) 
    \bsl_loop[0]_i_21 
       (.I0(\bsl_loop[2]_i_2_0 ),
        .I1(set_rst_loop_reg_24),
        .I2(\bsl_loop[4]_i_92_n_0 ),
        .I3(set_rst_loop_reg_26),
        .I4(set_rst_loop_reg_7),
        .I5(\bsl_loop[4]_i_91_0 ),
        .O(\bsl_loop[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[0]_i_22 
       (.I0(bl_dac_set_lvl_start[0]),
        .I1(set_rst_loop),
        .I2(sl_dac_rst_lvl_start[0]),
        .O(set_rst_loop_reg_26));
  LUT6 #(
    .INIT(64'hBBBBAABBABBBABBB)) 
    \bsl_loop[0]_i_9 
       (.I0(\bsl_loop_reg[2]_0 ),
        .I1(\bsl_loop[0]_i_21_n_0 ),
        .I2(set_rst_loop_reg_26),
        .I3(set_rst_loop_reg_10),
        .I4(\pw_loop[7]_i_18_0 ),
        .I5(\bsl_loop_reg[4] ),
        .O(set_rst_loop_reg_25));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \bsl_loop[1]_i_1 
       (.I0(\bsl_loop[1]_i_2_n_0 ),
        .I1(\bsl_loop_reg[0]_3 [3]),
        .I2(\wl_loop_reg[1]_1 ),
        .I3(sl_dac_rst_lvl_start[1]),
        .I4(\misc_cnfg_bits_reg[147]_0 [40]),
        .I5(bl_dac_set_lvl_start[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \bsl_loop[1]_i_13 
       (.I0(set_rst_loop_reg_36),
        .I1(\pw_loop_reg[0]_1 [0]),
        .I2(\bsl_loop[2]_i_20_n_0 ),
        .I3(\pw_loop_reg[0]_1 [1]),
        .O(\bsl_loop_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[1]_i_14 
       (.I0(bl_dac_set_lvl_start[1]),
        .I1(set_rst_loop),
        .I2(sl_dac_rst_lvl_start[1]),
        .O(\bsl_loop[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCF88CF8F4F004400)) 
    \bsl_loop[1]_i_15 
       (.I0(\bsl_loop[2]_i_2_0 ),
        .I1(set_rst_loop_reg_24),
        .I2(\bsl_loop[4]_i_92_n_0 ),
        .I3(\bsl_loop[1]_i_14_n_0 ),
        .I4(set_rst_loop_reg_7),
        .I5(\bsl_loop_reg[0]_0 ),
        .O(\bsl_loop[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[1]_i_16 
       (.I0(\pw_loop_reg[0]_1 [1]),
        .I1(\wl_loop_reg[3] ),
        .I2(\bsl_loop_reg[0]_0 ),
        .O(\bsl_loop[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_17 
       (.I0(\prog_cnfg_bits_reg[3]_12 [95]),
        .I1(\prog_cnfg_bits_reg[2]_13 [95]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [95]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [95]),
        .O(\bsl_loop[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_18 
       (.I0(\prog_cnfg_bits_reg[7]_8 [95]),
        .I1(\prog_cnfg_bits_reg[6]_9 [95]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [95]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [95]),
        .O(\bsl_loop[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_19 
       (.I0(\prog_cnfg_bits_reg[11]_4 [95]),
        .I1(\prog_cnfg_bits_reg[10]_5 [95]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [95]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [95]),
        .O(\bsl_loop[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0200AAAAAAAA)) 
    \bsl_loop[1]_i_2 
       (.I0(\bsl_loop_reg[1]_1 ),
        .I1(\bsl_loop_reg[3]_1 ),
        .I2(\bsl_loop[1]_i_5_n_0 ),
        .I3(\bsl_loop[1]_i_6_n_0 ),
        .I4(\bsl_loop[1]_i_7_n_0 ),
        .I5(\bsl_loop[1]_i_8_n_0 ),
        .O(\bsl_loop[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_20 
       (.I0(\prog_cnfg_bits_reg[15]_0 [95]),
        .I1(\prog_cnfg_bits_reg[14]_1 [95]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [95]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [95]),
        .O(\bsl_loop[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_21 
       (.I0(\prog_cnfg_bits_reg[3]_12 [29]),
        .I1(\prog_cnfg_bits_reg[2]_13 [29]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [29]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [29]),
        .O(\bsl_loop[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_22 
       (.I0(\prog_cnfg_bits_reg[7]_8 [29]),
        .I1(\prog_cnfg_bits_reg[6]_9 [29]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [29]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [29]),
        .O(\bsl_loop[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_23 
       (.I0(\prog_cnfg_bits_reg[11]_4 [29]),
        .I1(\prog_cnfg_bits_reg[10]_5 [29]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [29]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [29]),
        .O(\bsl_loop[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[1]_i_24 
       (.I0(\prog_cnfg_bits_reg[15]_0 [29]),
        .I1(\prog_cnfg_bits_reg[14]_1 [29]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [29]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [29]),
        .O(\bsl_loop[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000474700FF)) 
    \bsl_loop[1]_i_5 
       (.I0(\pw_loop_reg[0]_1 [1]),
        .I1(\bsl_loop[4]_i_26_2 ),
        .I2(\bsl_loop_reg[0]_0 ),
        .I3(\bsl_loop[1]_i_14_n_0 ),
        .I4(\bsl_loop_reg[0] ),
        .I5(set_rst_loop_reg_8),
        .O(\bsl_loop[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFF333F3)) 
    \bsl_loop[1]_i_6 
       (.I0(\bsl_loop[1]_i_14_n_0 ),
        .I1(set_rst_loop_reg_8),
        .I2(\bsl_loop_reg[0]_0 ),
        .I3(\wl_loop_reg[7]_1 ),
        .I4(\pw_loop_reg[0]_1 [1]),
        .I5(\attempts_counter_reg[0] ),
        .O(\bsl_loop[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \bsl_loop[1]_i_7 
       (.I0(sl_dac_rst_lvl_start[1]),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\bsl_loop_reg[2] ),
        .I3(bl_dac_set_lvl_start[1]),
        .O(\bsl_loop[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAABBABBBBBBBABBB)) 
    \bsl_loop[1]_i_8 
       (.I0(\bsl_loop_reg[2]_0 ),
        .I1(\bsl_loop[1]_i_15_n_0 ),
        .I2(\bsl_loop[1]_i_14_n_0 ),
        .I3(set_rst_loop_reg_10),
        .I4(\bsl_loop_reg[4] ),
        .I5(\bsl_loop[1]_i_16_n_0 ),
        .O(\bsl_loop[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \bsl_loop[2]_i_1 
       (.I0(\bsl_loop[2]_i_2_n_0 ),
        .I1(\bsl_loop[2]_i_3_n_0 ),
        .I2(\wl_loop_reg[1]_1 ),
        .I3(\bsl_loop_reg[0]_3 [3]),
        .I4(\bsl_loop[2]_i_4_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[2]_i_12 
       (.I0(bl_dac_set_lvl_start[2]),
        .I1(set_rst_loop),
        .I2(sl_dac_rst_lvl_start[2]),
        .O(\bsl_loop[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \bsl_loop[2]_i_13 
       (.I0(\bsl_loop[2]_i_20_n_0 ),
        .I1(\pw_loop_reg[0]_1 [1]),
        .I2(\pw_loop_reg[0]_1 [0]),
        .I3(set_rst_loop_reg_36),
        .I4(set_rst_loop_reg_37),
        .I5(\pw_loop_reg[0]_1 [2]),
        .O(\bsl_loop_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[2]_i_14 
       (.I0(\pw_loop_reg[0]_1 [2]),
        .I1(\wl_loop_reg[3] ),
        .I2(\bsl_loop_reg[1] ),
        .O(\bsl_loop[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBABAABFBBFBFABFB)) 
    \bsl_loop[2]_i_2 
       (.I0(\bsl_loop_reg[2]_0 ),
        .I1(\bsl_loop[2]_i_5_n_0 ),
        .I2(\bsl_loop[4]_i_23_n_0 ),
        .I3(\bsl_loop[2]_i_6_n_0 ),
        .I4(\bsl_loop[4]_i_22_n_0 ),
        .I5(\bsl_loop[2]_i_7_n_0 ),
        .O(\bsl_loop[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_20 
       (.I0(\bsl_loop_reg[2]_i_30_n_0 ),
        .I1(\bsl_loop_reg[2]_i_31_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[2]_i_32_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[2]_i_33_n_0 ),
        .O(\bsl_loop[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_21 
       (.I0(\bsl_loop_reg[2]_i_34_n_0 ),
        .I1(\bsl_loop_reg[2]_i_35_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[2]_i_36_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[2]_i_37_n_0 ),
        .O(set_rst_loop_reg_37));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_22 
       (.I0(\prog_cnfg_bits_reg[3]_12 [30]),
        .I1(\prog_cnfg_bits_reg[2]_13 [30]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [30]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [30]),
        .O(\bsl_loop[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_23 
       (.I0(\prog_cnfg_bits_reg[7]_8 [30]),
        .I1(\prog_cnfg_bits_reg[6]_9 [30]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [30]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [30]),
        .O(\bsl_loop[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_24 
       (.I0(\prog_cnfg_bits_reg[11]_4 [30]),
        .I1(\prog_cnfg_bits_reg[10]_5 [30]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [30]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [30]),
        .O(\bsl_loop[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_25 
       (.I0(\prog_cnfg_bits_reg[15]_0 [30]),
        .I1(\prog_cnfg_bits_reg[14]_1 [30]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [30]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [30]),
        .O(\bsl_loop[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_26 
       (.I0(\prog_cnfg_bits_reg[3]_12 [96]),
        .I1(\prog_cnfg_bits_reg[2]_13 [96]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [96]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [96]),
        .O(\bsl_loop[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_27 
       (.I0(\prog_cnfg_bits_reg[7]_8 [96]),
        .I1(\prog_cnfg_bits_reg[6]_9 [96]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [96]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [96]),
        .O(\bsl_loop[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_28 
       (.I0(\prog_cnfg_bits_reg[11]_4 [96]),
        .I1(\prog_cnfg_bits_reg[10]_5 [96]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [96]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [96]),
        .O(\bsl_loop[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_29 
       (.I0(\prog_cnfg_bits_reg[15]_0 [96]),
        .I1(\prog_cnfg_bits_reg[14]_1 [96]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [96]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [96]),
        .O(\bsl_loop[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF4444F4444444)) 
    \bsl_loop[2]_i_3 
       (.I0(\bsl_loop[2]_i_8_n_0 ),
        .I1(\bsl_loop[2]_i_9_n_0 ),
        .I2(bl_dac_set_lvl_start[2]),
        .I3(\bsl_loop_reg[2] ),
        .I4(\wl_loop_reg[1]_0 ),
        .I5(sl_dac_rst_lvl_start[2]),
        .O(\bsl_loop[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_38 
       (.I0(\prog_cnfg_bits_reg[11]_4 [39]),
        .I1(\prog_cnfg_bits_reg[10]_5 [39]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [39]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [39]),
        .O(\bsl_loop[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_39 
       (.I0(\prog_cnfg_bits_reg[15]_0 [39]),
        .I1(\prog_cnfg_bits_reg[14]_1 [39]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [39]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [39]),
        .O(\bsl_loop[2]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \bsl_loop[2]_i_4 
       (.I0(bl_dac_set_lvl_start[2]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(sl_dac_rst_lvl_start[2]),
        .I3(\wl_loop_reg[1]_1 ),
        .I4(\bsl_loop_reg[0]_3 [3]),
        .O(\bsl_loop[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_40 
       (.I0(\prog_cnfg_bits_reg[3]_12 [39]),
        .I1(\prog_cnfg_bits_reg[2]_13 [39]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [39]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [39]),
        .O(\bsl_loop[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_41 
       (.I0(\prog_cnfg_bits_reg[7]_8 [39]),
        .I1(\prog_cnfg_bits_reg[6]_9 [39]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [39]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [39]),
        .O(\bsl_loop[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_42 
       (.I0(\prog_cnfg_bits_reg[11]_4 [105]),
        .I1(\prog_cnfg_bits_reg[10]_5 [105]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [105]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [105]),
        .O(\bsl_loop[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_43 
       (.I0(\prog_cnfg_bits_reg[15]_0 [105]),
        .I1(\prog_cnfg_bits_reg[14]_1 [105]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [105]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [105]),
        .O(\bsl_loop[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_44 
       (.I0(\prog_cnfg_bits_reg[3]_12 [105]),
        .I1(\prog_cnfg_bits_reg[2]_13 [105]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [105]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [105]),
        .O(\bsl_loop[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_45 
       (.I0(\prog_cnfg_bits_reg[7]_8 [105]),
        .I1(\prog_cnfg_bits_reg[6]_9 [105]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [105]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [105]),
        .O(\bsl_loop[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_46 
       (.I0(\prog_cnfg_bits_reg[11]_4 [40]),
        .I1(\prog_cnfg_bits_reg[10]_5 [40]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [40]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [40]),
        .O(\bsl_loop[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_47 
       (.I0(\prog_cnfg_bits_reg[15]_0 [40]),
        .I1(\prog_cnfg_bits_reg[14]_1 [40]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [40]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [40]),
        .O(\bsl_loop[2]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_48 
       (.I0(\prog_cnfg_bits_reg[3]_12 [40]),
        .I1(\prog_cnfg_bits_reg[2]_13 [40]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [40]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [40]),
        .O(\bsl_loop[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_49 
       (.I0(\prog_cnfg_bits_reg[7]_8 [40]),
        .I1(\prog_cnfg_bits_reg[6]_9 [40]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [40]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [40]),
        .O(\bsl_loop[2]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[2]_i_5 
       (.I0(\bsl_loop[2]_i_12_n_0 ),
        .I1(set_rst_loop_reg_7),
        .I2(\bsl_loop_reg[1] ),
        .O(\bsl_loop[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_50 
       (.I0(\prog_cnfg_bits_reg[11]_4 [106]),
        .I1(\prog_cnfg_bits_reg[10]_5 [106]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [106]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [106]),
        .O(\bsl_loop[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_51 
       (.I0(\prog_cnfg_bits_reg[15]_0 [106]),
        .I1(\prog_cnfg_bits_reg[14]_1 [106]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [106]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [106]),
        .O(\bsl_loop[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_52 
       (.I0(\prog_cnfg_bits_reg[3]_12 [106]),
        .I1(\prog_cnfg_bits_reg[2]_13 [106]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [106]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [106]),
        .O(\bsl_loop[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[2]_i_53 
       (.I0(\prog_cnfg_bits_reg[7]_8 [106]),
        .I1(\prog_cnfg_bits_reg[6]_9 [106]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [106]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [106]),
        .O(\bsl_loop[2]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[2]_i_6 
       (.I0(\bsl_loop[2]_i_14_n_0 ),
        .I1(\bsl_loop_reg[4] ),
        .I2(\bsl_loop[2]_i_12_n_0 ),
        .O(\bsl_loop[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[2]_i_7 
       (.I0(\bsl_loop_reg[1] ),
        .I1(\bsl_loop[2]_i_2_0 ),
        .I2(\bsl_loop[2]_i_12_n_0 ),
        .O(\bsl_loop[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAB)) 
    \bsl_loop[2]_i_8 
       (.I0(\bsl_loop_reg[3]_1 ),
        .I1(set_rst_loop_reg_8),
        .I2(\bsl_loop_reg[0] ),
        .I3(\bsl_loop[2]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_26_3 ),
        .O(\bsl_loop[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFCFFFAF0FAF)) 
    \bsl_loop[2]_i_9 
       (.I0(\bsl_loop_reg[1] ),
        .I1(\bsl_loop[2]_i_12_n_0 ),
        .I2(set_rst_loop_reg_8),
        .I3(\wl_loop_reg[7]_1 ),
        .I4(\pw_loop_reg[0]_1 [2]),
        .I5(\attempts_counter_reg[0] ),
        .O(\bsl_loop[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFF54)) 
    \bsl_loop[3]_i_1 
       (.I0(\bsl_loop[3]_i_2_n_0 ),
        .I1(\bsl_loop_reg[3]_1 ),
        .I2(\bsl_loop_reg[3]_2 ),
        .I3(\bsl_loop[3]_i_5_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \bsl_loop[3]_i_15 
       (.I0(\pw_loop[7]_i_38_n_0 ),
        .I1(set_rst_loop_reg_35),
        .I2(\pw_loop_reg[0]_1 [3]),
        .O(\bsl_loop_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hEFFFEEFEEEEEEEEE)) 
    \bsl_loop[3]_i_16 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_17),
        .I2(\bsl_loop[2]_i_2_0 ),
        .I3(\bsl_loop_reg[3]_0 ),
        .I4(set_rst_loop_reg_23),
        .I5(set_rst_loop_reg_24),
        .O(\bsl_loop[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55051515)) 
    \bsl_loop[3]_i_2 
       (.I0(\bsl_loop[3]_i_6_n_0 ),
        .I1(set_rst_loop_reg_23),
        .I2(set_rst_loop_reg_10),
        .I3(\bsl_loop[3]_i_8_n_0 ),
        .I4(\bsl_loop_reg[4] ),
        .I5(\bsl_loop_reg[3]_3 ),
        .O(\bsl_loop[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_41 
       (.I0(\bsl_loop_reg[3]_i_24_0 ),
        .I1(\bsl_loop[4]_i_102_n_0 ),
        .I2(next_pw_loop0[6]),
        .I3(\wl_loop_reg[3] ),
        .I4(\pw_loop[7]_i_26_0 [6]),
        .I5(\bsl_loop[4]_i_103_n_0 ),
        .O(\bsl_loop[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_42 
       (.I0(\bsl_loop_reg[3]_i_24_1 ),
        .I1(\bsl_loop[4]_i_104_n_0 ),
        .I2(next_pw_loop0[4]),
        .I3(\wl_loop_reg[3] ),
        .I4(\pw_loop[7]_i_26_0 [4]),
        .I5(\bsl_loop[4]_i_105_n_0 ),
        .O(\bsl_loop[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \bsl_loop[3]_i_43 
       (.I0(\bsl_loop_reg[3]_i_24_2 ),
        .I1(\bsl_loop[4]_i_106_n_0 ),
        .I2(next_pw_loop0[2]),
        .I3(\wl_loop_reg[3] ),
        .I4(\pw_loop[7]_i_26_0 [2]),
        .I5(\bsl_loop[4]_i_107_n_0 ),
        .O(\bsl_loop[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \bsl_loop[3]_i_44 
       (.I0(\bsl_loop_reg[3]_i_24_3 ),
        .I1(\bsl_loop[4]_i_108_n_0 ),
        .I2(next_pw_loop0[0]),
        .I3(\wl_loop_reg[3] ),
        .I4(\pw_loop[7]_i_26_0 [0]),
        .I5(\bsl_loop[4]_i_109_n_0 ),
        .O(\bsl_loop[3]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_45 
       (.I0(\bsl_loop[3]_i_64_n_0 ),
        .I1(\bsl_loop[4]_i_103_n_0 ),
        .I2(\pw_loop[7]_i_26_0 [6]),
        .I3(\wl_loop_reg[3] ),
        .I4(next_pw_loop0[6]),
        .O(\bsl_loop[3]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_46 
       (.I0(\bsl_loop[3]_i_65_n_0 ),
        .I1(\bsl_loop[4]_i_105_n_0 ),
        .I2(\pw_loop[7]_i_26_0 [4]),
        .I3(\wl_loop_reg[3] ),
        .I4(next_pw_loop0[4]),
        .O(\bsl_loop[3]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_47 
       (.I0(\bsl_loop[3]_i_66_n_0 ),
        .I1(\bsl_loop[4]_i_107_n_0 ),
        .I2(\pw_loop[7]_i_26_0 [2]),
        .I3(\wl_loop_reg[3] ),
        .I4(next_pw_loop0[2]),
        .O(\bsl_loop[3]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \bsl_loop[3]_i_48 
       (.I0(\bsl_loop[3]_i_67_n_0 ),
        .I1(\bsl_loop[4]_i_109_n_0 ),
        .I2(\pw_loop[7]_i_26_0 [0]),
        .I3(\wl_loop_reg[3] ),
        .I4(next_pw_loop0[0]),
        .O(\bsl_loop[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_49 
       (.I0(\prog_cnfg_bits_reg[3]_12 [31]),
        .I1(\prog_cnfg_bits_reg[2]_13 [31]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [31]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [31]),
        .O(\bsl_loop[3]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \bsl_loop[3]_i_5 
       (.I0(\rangei_reg[3]_rep__0_2 ),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(\rangei_reg[3]_rep__0_0 ),
        .I3(\wl_loop_reg[1]_1 ),
        .I4(\bsl_loop_reg[0]_3 [3]),
        .O(\bsl_loop[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_50 
       (.I0(\prog_cnfg_bits_reg[7]_8 [31]),
        .I1(\prog_cnfg_bits_reg[6]_9 [31]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [31]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [31]),
        .O(\bsl_loop[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_51 
       (.I0(\prog_cnfg_bits_reg[11]_4 [31]),
        .I1(\prog_cnfg_bits_reg[10]_5 [31]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [31]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [31]),
        .O(\bsl_loop[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_52 
       (.I0(\prog_cnfg_bits_reg[15]_0 [31]),
        .I1(\prog_cnfg_bits_reg[14]_1 [31]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [31]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [31]),
        .O(\bsl_loop[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_53 
       (.I0(\prog_cnfg_bits_reg[3]_12 [97]),
        .I1(\prog_cnfg_bits_reg[2]_13 [97]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [97]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [97]),
        .O(\bsl_loop[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_54 
       (.I0(\prog_cnfg_bits_reg[7]_8 [97]),
        .I1(\prog_cnfg_bits_reg[6]_9 [97]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [97]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [97]),
        .O(\bsl_loop[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_55 
       (.I0(\prog_cnfg_bits_reg[11]_4 [97]),
        .I1(\prog_cnfg_bits_reg[10]_5 [97]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [97]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [97]),
        .O(\bsl_loop[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[3]_i_56 
       (.I0(\prog_cnfg_bits_reg[15]_0 [97]),
        .I1(\prog_cnfg_bits_reg[14]_1 [97]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [97]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [97]),
        .O(\bsl_loop[3]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \bsl_loop[3]_i_6 
       (.I0(\bsl_loop[4]_i_92_n_0 ),
        .I1(set_rst_loop_reg_23),
        .I2(set_rst_loop_reg_7),
        .I3(\bsl_loop_reg[3]_0 ),
        .I4(\bsl_loop[3]_i_16_n_0 ),
        .O(\bsl_loop[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_64 
       (.I0(next_pw_loop0[7]),
        .I1(\wl_loop_reg[3] ),
        .I2(\pw_loop[7]_i_26_0 [7]),
        .I3(\bsl_loop[4]_i_102_n_0 ),
        .O(\bsl_loop[3]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_65 
       (.I0(next_pw_loop0[5]),
        .I1(\wl_loop_reg[3] ),
        .I2(\pw_loop[7]_i_26_0 [5]),
        .I3(\bsl_loop[4]_i_104_n_0 ),
        .O(\bsl_loop[3]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_66 
       (.I0(next_pw_loop0[3]),
        .I1(\wl_loop_reg[3] ),
        .I2(\pw_loop[7]_i_26_0 [3]),
        .I3(\bsl_loop[4]_i_106_n_0 ),
        .O(\bsl_loop[3]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \bsl_loop[3]_i_67 
       (.I0(next_pw_loop0[1]),
        .I1(\wl_loop_reg[3] ),
        .I2(\pw_loop[7]_i_26_0 [1]),
        .I3(\bsl_loop[4]_i_108_n_0 ),
        .O(\bsl_loop[3]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[3]_i_7 
       (.I0(\rangei_reg[3]_rep__0_2 ),
        .I1(set_rst_loop),
        .I2(\rangei_reg[3]_rep__0_0 ),
        .O(set_rst_loop_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \bsl_loop[3]_i_8 
       (.I0(\pw_loop_reg[0]_1 [3]),
        .I1(\wl_loop_reg[3] ),
        .I2(\bsl_loop_reg[3]_0 ),
        .O(\bsl_loop[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0207)) 
    \bsl_loop[4]_i_10 
       (.I0(\bsl_loop_reg[0] ),
        .I1(\bsl_loop_reg[4]_0 ),
        .I2(set_rst_loop_reg_8),
        .I3(\bsl_loop[4]_i_29_n_0 ),
        .I4(\bsl_loop_reg[3]_1 ),
        .O(\bsl_loop[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_100 
       (.I0(\bsl_loop_reg[4]_i_195_n_0 ),
        .I1(\bsl_loop_reg[4]_i_196_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_197_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_198_n_0 ),
        .O(set_rst_loop_reg_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_101 
       (.I0(\bsl_loop_reg[4]_i_199_n_0 ),
        .I1(\bsl_loop_reg[4]_i_200_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_201_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_202_n_0 ),
        .O(set_rst_loop_reg_13));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_102 
       (.I0(\bsl_loop_reg[4]_i_203_n_0 ),
        .I1(\bsl_loop_reg[4]_i_204_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_205_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_206_n_0 ),
        .O(\bsl_loop[4]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_103 
       (.I0(\bsl_loop_reg[4]_i_207_n_0 ),
        .I1(\bsl_loop_reg[4]_i_208_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_209_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_210_n_0 ),
        .O(\bsl_loop[4]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_104 
       (.I0(\bsl_loop_reg[4]_i_211_n_0 ),
        .I1(\bsl_loop_reg[4]_i_212_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_213_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_214_n_0 ),
        .O(\bsl_loop[4]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_105 
       (.I0(\bsl_loop_reg[4]_i_215_n_0 ),
        .I1(\bsl_loop_reg[4]_i_216_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_217_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_218_n_0 ),
        .O(\bsl_loop[4]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_106 
       (.I0(\bsl_loop_reg[4]_i_219_n_0 ),
        .I1(\bsl_loop_reg[4]_i_220_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_221_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_222_n_0 ),
        .O(\bsl_loop[4]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_107 
       (.I0(\bsl_loop_reg[4]_i_223_n_0 ),
        .I1(\bsl_loop_reg[4]_i_224_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_225_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_226_n_0 ),
        .O(\bsl_loop[4]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_108 
       (.I0(\bsl_loop_reg[4]_i_227_n_0 ),
        .I1(\bsl_loop_reg[4]_i_228_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_229_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_230_n_0 ),
        .O(\bsl_loop[4]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_109 
       (.I0(\bsl_loop_reg[4]_i_231_n_0 ),
        .I1(\bsl_loop_reg[4]_i_232_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_233_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_234_n_0 ),
        .O(\bsl_loop[4]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h0050705050507050)) 
    \bsl_loop[4]_i_11 
       (.I0(\bsl_loop[4]_i_29_n_0 ),
        .I1(\bsl_loop_reg[4]_1 ),
        .I2(set_rst_loop_reg_8),
        .I3(\bsl_loop[4]_i_31_n_0 ),
        .I4(\bsl_loop_reg[4]_2 ),
        .I5(set_rst_loop_reg_18),
        .O(\bsl_loop[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551055)) 
    \bsl_loop[4]_i_12 
       (.I0(\bsl_loop[4]_i_34_n_0 ),
        .I1(\bsl_loop_reg[4] ),
        .I2(\bsl_loop[4]_i_29_n_0 ),
        .I3(set_rst_loop_reg_10),
        .I4(\bsl_loop[4]_i_35_n_0 ),
        .I5(\bsl_loop[4]_i_36_n_0 ),
        .O(\bsl_loop[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_122 
       (.I0(\prog_cnfg_bits_reg[11]_4 [92]),
        .I1(\prog_cnfg_bits_reg[10]_5 [92]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [92]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [92]),
        .O(\bsl_loop[4]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_123 
       (.I0(\prog_cnfg_bits_reg[15]_0 [92]),
        .I1(\prog_cnfg_bits_reg[14]_1 [92]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [92]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [92]),
        .O(\bsl_loop[4]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_124 
       (.I0(\prog_cnfg_bits_reg[3]_12 [92]),
        .I1(\prog_cnfg_bits_reg[2]_13 [92]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [92]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [92]),
        .O(\bsl_loop[4]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_125 
       (.I0(\prog_cnfg_bits_reg[7]_8 [92]),
        .I1(\prog_cnfg_bits_reg[6]_9 [92]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [92]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [92]),
        .O(\bsl_loop[4]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_126 
       (.I0(\prog_cnfg_bits_reg[11]_4 [158]),
        .I1(\prog_cnfg_bits_reg[10]_5 [158]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [158]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [158]),
        .O(\bsl_loop[4]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_127 
       (.I0(\prog_cnfg_bits_reg[15]_0 [158]),
        .I1(\prog_cnfg_bits_reg[14]_1 [158]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [158]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [158]),
        .O(\bsl_loop[4]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_128 
       (.I0(\prog_cnfg_bits_reg[3]_12 [158]),
        .I1(\prog_cnfg_bits_reg[2]_13 [158]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [158]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [158]),
        .O(\bsl_loop[4]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_129 
       (.I0(\prog_cnfg_bits_reg[7]_8 [158]),
        .I1(\prog_cnfg_bits_reg[6]_9 [158]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [158]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [158]),
        .O(\bsl_loop[4]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_130 
       (.I0(\prog_cnfg_bits_reg[11]_4 [91]),
        .I1(\prog_cnfg_bits_reg[10]_5 [91]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [91]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [91]),
        .O(\bsl_loop[4]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_131 
       (.I0(\prog_cnfg_bits_reg[15]_0 [91]),
        .I1(\prog_cnfg_bits_reg[14]_1 [91]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [91]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [91]),
        .O(\bsl_loop[4]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_132 
       (.I0(\prog_cnfg_bits_reg[3]_12 [91]),
        .I1(\prog_cnfg_bits_reg[2]_13 [91]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [91]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [91]),
        .O(\bsl_loop[4]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_133 
       (.I0(\prog_cnfg_bits_reg[7]_8 [91]),
        .I1(\prog_cnfg_bits_reg[6]_9 [91]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [91]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [91]),
        .O(\bsl_loop[4]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_134 
       (.I0(\prog_cnfg_bits_reg[11]_4 [157]),
        .I1(\prog_cnfg_bits_reg[10]_5 [157]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [157]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [157]),
        .O(\bsl_loop[4]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_135 
       (.I0(\prog_cnfg_bits_reg[15]_0 [157]),
        .I1(\prog_cnfg_bits_reg[14]_1 [157]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [157]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [157]),
        .O(\bsl_loop[4]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_136 
       (.I0(\prog_cnfg_bits_reg[3]_12 [157]),
        .I1(\prog_cnfg_bits_reg[2]_13 [157]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [157]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [157]),
        .O(\bsl_loop[4]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_137 
       (.I0(\prog_cnfg_bits_reg[7]_8 [157]),
        .I1(\prog_cnfg_bits_reg[6]_9 [157]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [157]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [157]),
        .O(\bsl_loop[4]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_138 
       (.I0(\prog_cnfg_bits_reg[3]_12 [32]),
        .I1(\prog_cnfg_bits_reg[2]_13 [32]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [32]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [32]),
        .O(\bsl_loop[4]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_139 
       (.I0(\prog_cnfg_bits_reg[7]_8 [32]),
        .I1(\prog_cnfg_bits_reg[6]_9 [32]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [32]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [32]),
        .O(\bsl_loop[4]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_140 
       (.I0(\prog_cnfg_bits_reg[11]_4 [32]),
        .I1(\prog_cnfg_bits_reg[10]_5 [32]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [32]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [32]),
        .O(\bsl_loop[4]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_141 
       (.I0(\prog_cnfg_bits_reg[15]_0 [32]),
        .I1(\prog_cnfg_bits_reg[14]_1 [32]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [32]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [32]),
        .O(\bsl_loop[4]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_142 
       (.I0(\prog_cnfg_bits_reg[3]_12 [98]),
        .I1(\prog_cnfg_bits_reg[2]_13 [98]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [98]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [98]),
        .O(\bsl_loop[4]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_143 
       (.I0(\prog_cnfg_bits_reg[7]_8 [98]),
        .I1(\prog_cnfg_bits_reg[6]_9 [98]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [98]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [98]),
        .O(\bsl_loop[4]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_144 
       (.I0(\prog_cnfg_bits_reg[11]_4 [98]),
        .I1(\prog_cnfg_bits_reg[10]_5 [98]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [98]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [98]),
        .O(\bsl_loop[4]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_145 
       (.I0(\prog_cnfg_bits_reg[15]_0 [98]),
        .I1(\prog_cnfg_bits_reg[14]_1 [98]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [98]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [98]),
        .O(\bsl_loop[4]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_147 
       (.I0(\bsl_loop_reg[4]_i_259_n_0 ),
        .I1(\bsl_loop_reg[4]_i_260_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_261_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_262_n_0 ),
        .O(\bsl_loop[4]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_148 
       (.I0(\bsl_loop_reg[4]_i_263_n_0 ),
        .I1(\bsl_loop_reg[4]_i_264_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_265_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_266_n_0 ),
        .O(\bsl_loop[4]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_150 
       (.I0(\bsl_loop_reg[4]_i_267_n_0 ),
        .I1(\bsl_loop_reg[4]_i_268_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_269_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_270_n_0 ),
        .O(\bsl_loop[4]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_155 
       (.I0(\bsl_loop_reg[4]_i_271_n_0 ),
        .I1(\bsl_loop_reg[4]_i_272_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_273_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_274_n_0 ),
        .O(set_rst_loop_reg_36));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_161 
       (.I0(\prog_cnfg_bits_reg[11]_4 [37]),
        .I1(\prog_cnfg_bits_reg[10]_5 [37]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [37]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [37]),
        .O(\bsl_loop[4]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_162 
       (.I0(\prog_cnfg_bits_reg[15]_0 [37]),
        .I1(\prog_cnfg_bits_reg[14]_1 [37]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [37]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [37]),
        .O(\bsl_loop[4]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_163 
       (.I0(\prog_cnfg_bits_reg[3]_12 [37]),
        .I1(\prog_cnfg_bits_reg[2]_13 [37]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [37]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [37]),
        .O(\bsl_loop[4]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_164 
       (.I0(\prog_cnfg_bits_reg[7]_8 [37]),
        .I1(\prog_cnfg_bits_reg[6]_9 [37]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [37]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [37]),
        .O(\bsl_loop[4]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_165 
       (.I0(\prog_cnfg_bits_reg[11]_4 [103]),
        .I1(\prog_cnfg_bits_reg[10]_5 [103]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [103]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [103]),
        .O(\bsl_loop[4]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_166 
       (.I0(\prog_cnfg_bits_reg[15]_0 [103]),
        .I1(\prog_cnfg_bits_reg[14]_1 [103]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [103]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [103]),
        .O(\bsl_loop[4]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_167 
       (.I0(\prog_cnfg_bits_reg[3]_12 [103]),
        .I1(\prog_cnfg_bits_reg[2]_13 [103]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [103]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [103]),
        .O(\bsl_loop[4]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_168 
       (.I0(\prog_cnfg_bits_reg[7]_8 [103]),
        .I1(\prog_cnfg_bits_reg[6]_9 [103]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [103]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [103]),
        .O(\bsl_loop[4]_i_168_n_0 ));
  LUT6 #(
    .INIT(64'h4D44DD4DDD4DDD4D)) 
    \bsl_loop[4]_i_169 
       (.I0(\bsl_loop[4]_i_147_n_0 ),
        .I1(\bsl_loop_reg[1] ),
        .I2(\bsl_loop[4]_i_150_n_0 ),
        .I3(\bsl_loop_reg[0]_0 ),
        .I4(\bsl_loop[4]_i_91_0 ),
        .I5(\bsl_loop[4]_i_148_n_0 ),
        .O(\bsl_loop[4]_i_169_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \bsl_loop[4]_i_170 
       (.I0(\bsl_loop_reg[1] ),
        .I1(\bsl_loop[4]_i_91_0 ),
        .I2(\bsl_loop_reg[0]_0 ),
        .O(\bsl_loop[4]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFABAAAA)) 
    \bsl_loop[4]_i_2 
       (.I0(\bsl_loop[4]_i_9_n_0 ),
        .I1(\bsl_loop[4]_i_10_n_0 ),
        .I2(\bsl_loop[4]_i_11_n_0 ),
        .I3(\bsl_loop[4]_i_12_n_0 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\bsl_loop_reg[0]_3 [3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_22 
       (.I0(\bsl_loop_reg[4]_i_65_n_0 ),
        .I1(\bsl_loop_reg[4]_i_66_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_67_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_68_n_0 ),
        .O(\bsl_loop[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_23 
       (.I0(\bsl_loop_reg[4]_i_69_n_0 ),
        .I1(\bsl_loop_reg[4]_i_70_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_71_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_72_n_0 ),
        .O(\bsl_loop[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_237 
       (.I0(\prog_cnfg_bits_reg[3]_12 [86]),
        .I1(\prog_cnfg_bits_reg[2]_13 [86]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [86]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [86]),
        .O(\bsl_loop[4]_i_237_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_238 
       (.I0(\prog_cnfg_bits_reg[7]_8 [86]),
        .I1(\prog_cnfg_bits_reg[6]_9 [86]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [86]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [86]),
        .O(\bsl_loop[4]_i_238_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_239 
       (.I0(\prog_cnfg_bits_reg[11]_4 [86]),
        .I1(\prog_cnfg_bits_reg[10]_5 [86]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [86]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [86]),
        .O(\bsl_loop[4]_i_239_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_240 
       (.I0(\prog_cnfg_bits_reg[15]_0 [86]),
        .I1(\prog_cnfg_bits_reg[14]_1 [86]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [86]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [86]),
        .O(\bsl_loop[4]_i_240_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_243 
       (.I0(\prog_cnfg_bits_reg[3]_12 [85]),
        .I1(\prog_cnfg_bits_reg[2]_13 [85]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [85]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [85]),
        .O(\bsl_loop[4]_i_243_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_244 
       (.I0(\prog_cnfg_bits_reg[7]_8 [85]),
        .I1(\prog_cnfg_bits_reg[6]_9 [85]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [85]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [85]),
        .O(\bsl_loop[4]_i_244_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_245 
       (.I0(\prog_cnfg_bits_reg[11]_4 [85]),
        .I1(\prog_cnfg_bits_reg[10]_5 [85]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [85]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [85]),
        .O(\bsl_loop[4]_i_245_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_246 
       (.I0(\prog_cnfg_bits_reg[15]_0 [85]),
        .I1(\prog_cnfg_bits_reg[14]_1 [85]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [85]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [85]),
        .O(\bsl_loop[4]_i_246_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_249 
       (.I0(\prog_cnfg_bits_reg[3]_12 [84]),
        .I1(\prog_cnfg_bits_reg[2]_13 [84]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [84]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [84]),
        .O(\bsl_loop[4]_i_249_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_250 
       (.I0(\prog_cnfg_bits_reg[7]_8 [84]),
        .I1(\prog_cnfg_bits_reg[6]_9 [84]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [84]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [84]),
        .O(\bsl_loop[4]_i_250_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_251 
       (.I0(\prog_cnfg_bits_reg[11]_4 [84]),
        .I1(\prog_cnfg_bits_reg[10]_5 [84]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [84]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [84]),
        .O(\bsl_loop[4]_i_251_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_252 
       (.I0(\prog_cnfg_bits_reg[15]_0 [84]),
        .I1(\prog_cnfg_bits_reg[14]_1 [84]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [84]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [84]),
        .O(\bsl_loop[4]_i_252_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_255 
       (.I0(\prog_cnfg_bits_reg[3]_12 [83]),
        .I1(\prog_cnfg_bits_reg[2]_13 [83]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [83]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [83]),
        .O(\bsl_loop[4]_i_255_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_256 
       (.I0(\prog_cnfg_bits_reg[7]_8 [83]),
        .I1(\prog_cnfg_bits_reg[6]_9 [83]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [83]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [83]),
        .O(\bsl_loop[4]_i_256_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_257 
       (.I0(\prog_cnfg_bits_reg[11]_4 [83]),
        .I1(\prog_cnfg_bits_reg[10]_5 [83]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [83]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [83]),
        .O(\bsl_loop[4]_i_257_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_258 
       (.I0(\prog_cnfg_bits_reg[15]_0 [83]),
        .I1(\prog_cnfg_bits_reg[14]_1 [83]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [83]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [83]),
        .O(\bsl_loop[4]_i_258_n_0 ));
  LUT6 #(
    .INIT(64'hCA080808CA08CA08)) 
    \bsl_loop[4]_i_26 
       (.I0(\bsl_loop[0]_i_12 ),
        .I1(set_rst_loop_reg_18),
        .I2(\bsl_loop_reg[4]_0 ),
        .I3(\bsl_loop[4]_i_78_n_0 ),
        .I4(\bsl_loop[4]_i_79_n_0 ),
        .I5(\bsl_loop[4]_i_80_n_0 ),
        .O(\bsl_loop_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_275 
       (.I0(\prog_cnfg_bits_reg[11]_4 [36]),
        .I1(\prog_cnfg_bits_reg[10]_5 [36]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [36]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [36]),
        .O(\bsl_loop[4]_i_275_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_276 
       (.I0(\prog_cnfg_bits_reg[15]_0 [36]),
        .I1(\prog_cnfg_bits_reg[14]_1 [36]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [36]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [36]),
        .O(\bsl_loop[4]_i_276_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_277 
       (.I0(\prog_cnfg_bits_reg[3]_12 [36]),
        .I1(\prog_cnfg_bits_reg[2]_13 [36]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [36]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [36]),
        .O(\bsl_loop[4]_i_277_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_278 
       (.I0(\prog_cnfg_bits_reg[7]_8 [36]),
        .I1(\prog_cnfg_bits_reg[6]_9 [36]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [36]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [36]),
        .O(\bsl_loop[4]_i_278_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_279 
       (.I0(\prog_cnfg_bits_reg[11]_4 [102]),
        .I1(\prog_cnfg_bits_reg[10]_5 [102]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [102]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [102]),
        .O(\bsl_loop[4]_i_279_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bsl_loop[4]_i_28 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(\bsl_loop[4]_i_23_n_0 ),
        .O(set_rst_loop_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_280 
       (.I0(\prog_cnfg_bits_reg[15]_0 [102]),
        .I1(\prog_cnfg_bits_reg[14]_1 [102]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [102]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [102]),
        .O(\bsl_loop[4]_i_280_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_281 
       (.I0(\prog_cnfg_bits_reg[3]_12 [102]),
        .I1(\prog_cnfg_bits_reg[2]_13 [102]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [102]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [102]),
        .O(\bsl_loop[4]_i_281_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_282 
       (.I0(\prog_cnfg_bits_reg[7]_8 [102]),
        .I1(\prog_cnfg_bits_reg[6]_9 [102]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [102]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [102]),
        .O(\bsl_loop[4]_i_282_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_283 
       (.I0(\prog_cnfg_bits_reg[11]_4 [58]),
        .I1(\prog_cnfg_bits_reg[10]_5 [58]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [58]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [58]),
        .O(\bsl_loop[4]_i_283_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_284 
       (.I0(\prog_cnfg_bits_reg[15]_0 [58]),
        .I1(\prog_cnfg_bits_reg[14]_1 [58]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [58]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [58]),
        .O(\bsl_loop[4]_i_284_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_285 
       (.I0(\prog_cnfg_bits_reg[3]_12 [58]),
        .I1(\prog_cnfg_bits_reg[2]_13 [58]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [58]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [58]),
        .O(\bsl_loop[4]_i_285_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_286 
       (.I0(\prog_cnfg_bits_reg[7]_8 [58]),
        .I1(\prog_cnfg_bits_reg[6]_9 [58]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [58]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [58]),
        .O(\bsl_loop[4]_i_286_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_287 
       (.I0(\prog_cnfg_bits_reg[11]_4 [124]),
        .I1(\prog_cnfg_bits_reg[10]_5 [124]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [124]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [124]),
        .O(\bsl_loop[4]_i_287_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_288 
       (.I0(\prog_cnfg_bits_reg[15]_0 [124]),
        .I1(\prog_cnfg_bits_reg[14]_1 [124]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [124]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [124]),
        .O(\bsl_loop[4]_i_288_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_289 
       (.I0(\prog_cnfg_bits_reg[3]_12 [124]),
        .I1(\prog_cnfg_bits_reg[2]_13 [124]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [124]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [124]),
        .O(\bsl_loop[4]_i_289_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bsl_loop[4]_i_29 
       (.I0(bl_dac_set_lvl_start[4]),
        .I1(set_rst_loop),
        .I2(sl_dac_rst_lvl_start[4]),
        .O(\bsl_loop[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_290 
       (.I0(\prog_cnfg_bits_reg[7]_8 [124]),
        .I1(\prog_cnfg_bits_reg[6]_9 [124]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [124]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [124]),
        .O(\bsl_loop[4]_i_290_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_291 
       (.I0(\prog_cnfg_bits_reg[11]_4 [57]),
        .I1(\prog_cnfg_bits_reg[10]_5 [57]),
        .I2(\prdata_sr_reg[118] [1]),
        .I3(\prog_cnfg_bits_reg[9]_6 [57]),
        .I4(\prdata_sr_reg[118] [0]),
        .I5(\prog_cnfg_bits_reg[8]_7 [57]),
        .O(\bsl_loop[4]_i_291_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_292 
       (.I0(\prog_cnfg_bits_reg[15]_0 [57]),
        .I1(\prog_cnfg_bits_reg[14]_1 [57]),
        .I2(\prdata_sr_reg[118] [1]),
        .I3(\prog_cnfg_bits_reg[13]_2 [57]),
        .I4(\prdata_sr_reg[118] [0]),
        .I5(\prog_cnfg_bits_reg[12]_3 [57]),
        .O(\bsl_loop[4]_i_292_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_293 
       (.I0(\prog_cnfg_bits_reg[3]_12 [57]),
        .I1(\prog_cnfg_bits_reg[2]_13 [57]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [57]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [57]),
        .O(\bsl_loop[4]_i_293_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_294 
       (.I0(\prog_cnfg_bits_reg[7]_8 [57]),
        .I1(\prog_cnfg_bits_reg[6]_9 [57]),
        .I2(\prdata_sr_reg[118] [1]),
        .I3(\prog_cnfg_bits_reg[5]_10 [57]),
        .I4(\prdata_sr_reg[118] [0]),
        .I5(\prog_cnfg_bits_reg[4]_11 [57]),
        .O(\bsl_loop[4]_i_294_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_295 
       (.I0(\prog_cnfg_bits_reg[11]_4 [123]),
        .I1(\prog_cnfg_bits_reg[10]_5 [123]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [123]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [123]),
        .O(\bsl_loop[4]_i_295_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_296 
       (.I0(\prog_cnfg_bits_reg[15]_0 [123]),
        .I1(\prog_cnfg_bits_reg[14]_1 [123]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [123]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [123]),
        .O(\bsl_loop[4]_i_296_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_297 
       (.I0(\prog_cnfg_bits_reg[3]_12 [123]),
        .I1(\prog_cnfg_bits_reg[2]_13 [123]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [123]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [123]),
        .O(\bsl_loop[4]_i_297_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_298 
       (.I0(\prog_cnfg_bits_reg[7]_8 [123]),
        .I1(\prog_cnfg_bits_reg[6]_9 [123]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [123]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [123]),
        .O(\bsl_loop[4]_i_298_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_299 
       (.I0(\prog_cnfg_bits_reg[11]_4 [56]),
        .I1(\prog_cnfg_bits_reg[10]_5 [56]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [56]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [56]),
        .O(\bsl_loop[4]_i_299_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_300 
       (.I0(\prog_cnfg_bits_reg[15]_0 [56]),
        .I1(\prog_cnfg_bits_reg[14]_1 [56]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [56]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [56]),
        .O(\bsl_loop[4]_i_300_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_301 
       (.I0(\prog_cnfg_bits_reg[3]_12 [56]),
        .I1(\prog_cnfg_bits_reg[2]_13 [56]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [56]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [56]),
        .O(\bsl_loop[4]_i_301_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_302 
       (.I0(\prog_cnfg_bits_reg[7]_8 [56]),
        .I1(\prog_cnfg_bits_reg[6]_9 [56]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [56]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [56]),
        .O(\bsl_loop[4]_i_302_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_303 
       (.I0(\prog_cnfg_bits_reg[11]_4 [122]),
        .I1(\prog_cnfg_bits_reg[10]_5 [122]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [122]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [122]),
        .O(\bsl_loop[4]_i_303_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_304 
       (.I0(\prog_cnfg_bits_reg[15]_0 [122]),
        .I1(\prog_cnfg_bits_reg[14]_1 [122]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [122]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [122]),
        .O(\bsl_loop[4]_i_304_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_305 
       (.I0(\prog_cnfg_bits_reg[3]_12 [122]),
        .I1(\prog_cnfg_bits_reg[2]_13 [122]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [122]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [122]),
        .O(\bsl_loop[4]_i_305_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_306 
       (.I0(\prog_cnfg_bits_reg[7]_8 [122]),
        .I1(\prog_cnfg_bits_reg[6]_9 [122]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [122]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [122]),
        .O(\bsl_loop[4]_i_306_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_307 
       (.I0(\prog_cnfg_bits_reg[11]_4 [55]),
        .I1(\prog_cnfg_bits_reg[10]_5 [55]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [55]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [55]),
        .O(\bsl_loop[4]_i_307_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_308 
       (.I0(\prog_cnfg_bits_reg[15]_0 [55]),
        .I1(\prog_cnfg_bits_reg[14]_1 [55]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [55]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [55]),
        .O(\bsl_loop[4]_i_308_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_309 
       (.I0(\prog_cnfg_bits_reg[3]_12 [55]),
        .I1(\prog_cnfg_bits_reg[2]_13 [55]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [55]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [55]),
        .O(\bsl_loop[4]_i_309_n_0 ));
  LUT5 #(
    .INIT(32'hD4D4FFD4)) 
    \bsl_loop[4]_i_31 
       (.I0(set_rst_loop_reg_34),
        .I1(set_rst_loop_reg_19),
        .I2(\bsl_loop[4]_i_11_0 ),
        .I3(set_rst_loop_reg_18),
        .I4(\bsl_loop_reg[4]_2 ),
        .O(\bsl_loop[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_310 
       (.I0(\prog_cnfg_bits_reg[7]_8 [55]),
        .I1(\prog_cnfg_bits_reg[6]_9 [55]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [55]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [55]),
        .O(\bsl_loop[4]_i_310_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_311 
       (.I0(\prog_cnfg_bits_reg[11]_4 [121]),
        .I1(\prog_cnfg_bits_reg[10]_5 [121]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [121]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [121]),
        .O(\bsl_loop[4]_i_311_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_312 
       (.I0(\prog_cnfg_bits_reg[15]_0 [121]),
        .I1(\prog_cnfg_bits_reg[14]_1 [121]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [121]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [121]),
        .O(\bsl_loop[4]_i_312_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_313 
       (.I0(\prog_cnfg_bits_reg[3]_12 [121]),
        .I1(\prog_cnfg_bits_reg[2]_13 [121]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [121]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [121]),
        .O(\bsl_loop[4]_i_313_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_314 
       (.I0(\prog_cnfg_bits_reg[7]_8 [121]),
        .I1(\prog_cnfg_bits_reg[6]_9 [121]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [121]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [121]),
        .O(\bsl_loop[4]_i_314_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_315 
       (.I0(\prog_cnfg_bits_reg[11]_4 [54]),
        .I1(\prog_cnfg_bits_reg[10]_5 [54]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [54]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [54]),
        .O(\bsl_loop[4]_i_315_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_316 
       (.I0(\prog_cnfg_bits_reg[15]_0 [54]),
        .I1(\prog_cnfg_bits_reg[14]_1 [54]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [54]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [54]),
        .O(\bsl_loop[4]_i_316_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_317 
       (.I0(\prog_cnfg_bits_reg[3]_12 [54]),
        .I1(\prog_cnfg_bits_reg[2]_13 [54]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [54]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [54]),
        .O(\bsl_loop[4]_i_317_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_318 
       (.I0(\prog_cnfg_bits_reg[7]_8 [54]),
        .I1(\prog_cnfg_bits_reg[6]_9 [54]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [54]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [54]),
        .O(\bsl_loop[4]_i_318_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_319 
       (.I0(\prog_cnfg_bits_reg[11]_4 [120]),
        .I1(\prog_cnfg_bits_reg[10]_5 [120]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [120]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [120]),
        .O(\bsl_loop[4]_i_319_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_320 
       (.I0(\prog_cnfg_bits_reg[15]_0 [120]),
        .I1(\prog_cnfg_bits_reg[14]_1 [120]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [120]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [120]),
        .O(\bsl_loop[4]_i_320_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_321 
       (.I0(\prog_cnfg_bits_reg[3]_12 [120]),
        .I1(\prog_cnfg_bits_reg[2]_13 [120]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [120]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [120]),
        .O(\bsl_loop[4]_i_321_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_322 
       (.I0(\prog_cnfg_bits_reg[7]_8 [120]),
        .I1(\prog_cnfg_bits_reg[6]_9 [120]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [120]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [120]),
        .O(\bsl_loop[4]_i_322_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_323 
       (.I0(\prog_cnfg_bits_reg[11]_4 [53]),
        .I1(\prog_cnfg_bits_reg[10]_5 [53]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [53]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [53]),
        .O(\bsl_loop[4]_i_323_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_324 
       (.I0(\prog_cnfg_bits_reg[15]_0 [53]),
        .I1(\prog_cnfg_bits_reg[14]_1 [53]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [53]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [53]),
        .O(\bsl_loop[4]_i_324_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_325 
       (.I0(\prog_cnfg_bits_reg[3]_12 [53]),
        .I1(\prog_cnfg_bits_reg[2]_13 [53]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [53]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [53]),
        .O(\bsl_loop[4]_i_325_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_326 
       (.I0(\prog_cnfg_bits_reg[7]_8 [53]),
        .I1(\prog_cnfg_bits_reg[6]_9 [53]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [53]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [53]),
        .O(\bsl_loop[4]_i_326_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_327 
       (.I0(\prog_cnfg_bits_reg[11]_4 [119]),
        .I1(\prog_cnfg_bits_reg[10]_5 [119]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [119]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [119]),
        .O(\bsl_loop[4]_i_327_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_328 
       (.I0(\prog_cnfg_bits_reg[15]_0 [119]),
        .I1(\prog_cnfg_bits_reg[14]_1 [119]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [119]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [119]),
        .O(\bsl_loop[4]_i_328_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_329 
       (.I0(\prog_cnfg_bits_reg[3]_12 [119]),
        .I1(\prog_cnfg_bits_reg[2]_13 [119]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [119]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [119]),
        .O(\bsl_loop[4]_i_329_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_33 
       (.I0(\bsl_loop_reg[4]_i_87_n_0 ),
        .I1(\bsl_loop_reg[4]_i_88_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_89_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_90_n_0 ),
        .O(set_rst_loop_reg_18));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_330 
       (.I0(\prog_cnfg_bits_reg[7]_8 [119]),
        .I1(\prog_cnfg_bits_reg[6]_9 [119]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [119]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [119]),
        .O(\bsl_loop[4]_i_330_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_331 
       (.I0(\prog_cnfg_bits_reg[11]_4 [52]),
        .I1(\prog_cnfg_bits_reg[10]_5 [52]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [52]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [52]),
        .O(\bsl_loop[4]_i_331_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_332 
       (.I0(\prog_cnfg_bits_reg[15]_0 [52]),
        .I1(\prog_cnfg_bits_reg[14]_1 [52]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [52]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [52]),
        .O(\bsl_loop[4]_i_332_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_333 
       (.I0(\prog_cnfg_bits_reg[3]_12 [52]),
        .I1(\prog_cnfg_bits_reg[2]_13 [52]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [52]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [52]),
        .O(\bsl_loop[4]_i_333_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_334 
       (.I0(\prog_cnfg_bits_reg[7]_8 [52]),
        .I1(\prog_cnfg_bits_reg[6]_9 [52]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [52]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [52]),
        .O(\bsl_loop[4]_i_334_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_335 
       (.I0(\prog_cnfg_bits_reg[11]_4 [118]),
        .I1(\prog_cnfg_bits_reg[10]_5 [118]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [118]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [118]),
        .O(\bsl_loop[4]_i_335_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_336 
       (.I0(\prog_cnfg_bits_reg[15]_0 [118]),
        .I1(\prog_cnfg_bits_reg[14]_1 [118]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [118]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [118]),
        .O(\bsl_loop[4]_i_336_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_337 
       (.I0(\prog_cnfg_bits_reg[3]_12 [118]),
        .I1(\prog_cnfg_bits_reg[2]_13 [118]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [118]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [118]),
        .O(\bsl_loop[4]_i_337_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_338 
       (.I0(\prog_cnfg_bits_reg[7]_8 [118]),
        .I1(\prog_cnfg_bits_reg[6]_9 [118]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [118]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [118]),
        .O(\bsl_loop[4]_i_338_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_339 
       (.I0(\prog_cnfg_bits_reg[11]_4 [51]),
        .I1(\prog_cnfg_bits_reg[10]_5 [51]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [51]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [51]),
        .O(\bsl_loop[4]_i_339_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF010B)) 
    \bsl_loop[4]_i_34 
       (.I0(set_rst_loop_reg_7),
        .I1(\bsl_loop_reg[3] ),
        .I2(\bsl_loop[4]_i_92_n_0 ),
        .I3(\bsl_loop[4]_i_29_n_0 ),
        .I4(\bsl_loop[4]_i_93_n_0 ),
        .O(\bsl_loop[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_340 
       (.I0(\prog_cnfg_bits_reg[15]_0 [51]),
        .I1(\prog_cnfg_bits_reg[14]_1 [51]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [51]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [51]),
        .O(\bsl_loop[4]_i_340_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_341 
       (.I0(\prog_cnfg_bits_reg[3]_12 [51]),
        .I1(\prog_cnfg_bits_reg[2]_13 [51]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [51]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [51]),
        .O(\bsl_loop[4]_i_341_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_342 
       (.I0(\prog_cnfg_bits_reg[7]_8 [51]),
        .I1(\prog_cnfg_bits_reg[6]_9 [51]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [51]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [51]),
        .O(\bsl_loop[4]_i_342_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_343 
       (.I0(\prog_cnfg_bits_reg[11]_4 [117]),
        .I1(\prog_cnfg_bits_reg[10]_5 [117]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [117]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [117]),
        .O(\bsl_loop[4]_i_343_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_344 
       (.I0(\prog_cnfg_bits_reg[15]_0 [117]),
        .I1(\prog_cnfg_bits_reg[14]_1 [117]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [117]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [117]),
        .O(\bsl_loop[4]_i_344_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_345 
       (.I0(\prog_cnfg_bits_reg[3]_12 [117]),
        .I1(\prog_cnfg_bits_reg[2]_13 [117]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [117]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [117]),
        .O(\bsl_loop[4]_i_345_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_346 
       (.I0(\prog_cnfg_bits_reg[7]_8 [117]),
        .I1(\prog_cnfg_bits_reg[6]_9 [117]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [117]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [117]),
        .O(\bsl_loop[4]_i_346_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_347 
       (.I0(\prog_cnfg_bits_reg[11]_4 [82]),
        .I1(\prog_cnfg_bits_reg[10]_5 [82]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [82]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [82]),
        .O(\bsl_loop[4]_i_347_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_348 
       (.I0(\prog_cnfg_bits_reg[15]_0 [82]),
        .I1(\prog_cnfg_bits_reg[14]_1 [82]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [82]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [82]),
        .O(\bsl_loop[4]_i_348_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_349 
       (.I0(\prog_cnfg_bits_reg[3]_12 [82]),
        .I1(\prog_cnfg_bits_reg[2]_13 [82]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [82]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [82]),
        .O(\bsl_loop[4]_i_349_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \bsl_loop[4]_i_35 
       (.I0(\pw_loop_reg[0]_1 [4]),
        .I1(\wl_loop_reg[3] ),
        .I2(\bsl_loop_reg[3] ),
        .I3(set_rst_loop_reg_18),
        .I4(\pw_loop[7]_i_18_n_0 ),
        .O(\bsl_loop[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_350 
       (.I0(\prog_cnfg_bits_reg[7]_8 [82]),
        .I1(\prog_cnfg_bits_reg[6]_9 [82]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [82]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [82]),
        .O(\bsl_loop[4]_i_350_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_351 
       (.I0(\prog_cnfg_bits_reg[11]_4 [148]),
        .I1(\prog_cnfg_bits_reg[10]_5 [148]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [148]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [148]),
        .O(\bsl_loop[4]_i_351_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_352 
       (.I0(\prog_cnfg_bits_reg[15]_0 [148]),
        .I1(\prog_cnfg_bits_reg[14]_1 [148]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [148]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [148]),
        .O(\bsl_loop[4]_i_352_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_353 
       (.I0(\prog_cnfg_bits_reg[3]_12 [148]),
        .I1(\prog_cnfg_bits_reg[2]_13 [148]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [148]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [148]),
        .O(\bsl_loop[4]_i_353_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_354 
       (.I0(\prog_cnfg_bits_reg[7]_8 [148]),
        .I1(\prog_cnfg_bits_reg[6]_9 [148]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [148]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [148]),
        .O(\bsl_loop[4]_i_354_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_355 
       (.I0(\prog_cnfg_bits_reg[11]_4 [81]),
        .I1(\prog_cnfg_bits_reg[10]_5 [81]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [81]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [81]),
        .O(\bsl_loop[4]_i_355_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_356 
       (.I0(\prog_cnfg_bits_reg[15]_0 [81]),
        .I1(\prog_cnfg_bits_reg[14]_1 [81]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [81]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [81]),
        .O(\bsl_loop[4]_i_356_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_357 
       (.I0(\prog_cnfg_bits_reg[3]_12 [81]),
        .I1(\prog_cnfg_bits_reg[2]_13 [81]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [81]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [81]),
        .O(\bsl_loop[4]_i_357_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_358 
       (.I0(\prog_cnfg_bits_reg[7]_8 [81]),
        .I1(\prog_cnfg_bits_reg[6]_9 [81]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [81]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [81]),
        .O(\bsl_loop[4]_i_358_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_359 
       (.I0(\prog_cnfg_bits_reg[11]_4 [147]),
        .I1(\prog_cnfg_bits_reg[10]_5 [147]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [147]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [147]),
        .O(\bsl_loop[4]_i_359_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \bsl_loop[4]_i_36 
       (.I0(sl_dac_rst_lvl_start[4]),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\bsl_loop_reg[2] ),
        .I3(bl_dac_set_lvl_start[4]),
        .O(\bsl_loop[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_360 
       (.I0(\prog_cnfg_bits_reg[15]_0 [147]),
        .I1(\prog_cnfg_bits_reg[14]_1 [147]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [147]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [147]),
        .O(\bsl_loop[4]_i_360_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_361 
       (.I0(\prog_cnfg_bits_reg[3]_12 [147]),
        .I1(\prog_cnfg_bits_reg[2]_13 [147]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [147]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [147]),
        .O(\bsl_loop[4]_i_361_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_362 
       (.I0(\prog_cnfg_bits_reg[7]_8 [147]),
        .I1(\prog_cnfg_bits_reg[6]_9 [147]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [147]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [147]),
        .O(\bsl_loop[4]_i_362_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_363 
       (.I0(\prog_cnfg_bits_reg[11]_4 [80]),
        .I1(\prog_cnfg_bits_reg[10]_5 [80]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [80]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [80]),
        .O(\bsl_loop[4]_i_363_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_364 
       (.I0(\prog_cnfg_bits_reg[15]_0 [80]),
        .I1(\prog_cnfg_bits_reg[14]_1 [80]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [80]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [80]),
        .O(\bsl_loop[4]_i_364_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_365 
       (.I0(\prog_cnfg_bits_reg[3]_12 [80]),
        .I1(\prog_cnfg_bits_reg[2]_13 [80]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [80]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [80]),
        .O(\bsl_loop[4]_i_365_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_366 
       (.I0(\prog_cnfg_bits_reg[7]_8 [80]),
        .I1(\prog_cnfg_bits_reg[6]_9 [80]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [80]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [80]),
        .O(\bsl_loop[4]_i_366_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_367 
       (.I0(\prog_cnfg_bits_reg[11]_4 [146]),
        .I1(\prog_cnfg_bits_reg[10]_5 [146]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [146]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [146]),
        .O(\bsl_loop[4]_i_367_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_368 
       (.I0(\prog_cnfg_bits_reg[15]_0 [146]),
        .I1(\prog_cnfg_bits_reg[14]_1 [146]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [146]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [146]),
        .O(\bsl_loop[4]_i_368_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_369 
       (.I0(\prog_cnfg_bits_reg[3]_12 [146]),
        .I1(\prog_cnfg_bits_reg[2]_13 [146]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [146]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [146]),
        .O(\bsl_loop[4]_i_369_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_37 
       (.I0(\prog_cnfg_bits_reg[11]_4 [93]),
        .I1(\prog_cnfg_bits_reg[10]_5 [93]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [93]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [93]),
        .O(\bsl_loop[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_370 
       (.I0(\prog_cnfg_bits_reg[7]_8 [146]),
        .I1(\prog_cnfg_bits_reg[6]_9 [146]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [146]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [146]),
        .O(\bsl_loop[4]_i_370_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_371 
       (.I0(\prog_cnfg_bits_reg[11]_4 [79]),
        .I1(\prog_cnfg_bits_reg[10]_5 [79]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [79]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [79]),
        .O(\bsl_loop[4]_i_371_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_372 
       (.I0(\prog_cnfg_bits_reg[15]_0 [79]),
        .I1(\prog_cnfg_bits_reg[14]_1 [79]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [79]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [79]),
        .O(\bsl_loop[4]_i_372_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_373 
       (.I0(\prog_cnfg_bits_reg[3]_12 [79]),
        .I1(\prog_cnfg_bits_reg[2]_13 [79]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [79]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [79]),
        .O(\bsl_loop[4]_i_373_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_374 
       (.I0(\prog_cnfg_bits_reg[7]_8 [79]),
        .I1(\prog_cnfg_bits_reg[6]_9 [79]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [79]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [79]),
        .O(\bsl_loop[4]_i_374_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_375 
       (.I0(\prog_cnfg_bits_reg[11]_4 [145]),
        .I1(\prog_cnfg_bits_reg[10]_5 [145]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [145]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [145]),
        .O(\bsl_loop[4]_i_375_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_376 
       (.I0(\prog_cnfg_bits_reg[15]_0 [145]),
        .I1(\prog_cnfg_bits_reg[14]_1 [145]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [145]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [145]),
        .O(\bsl_loop[4]_i_376_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_377 
       (.I0(\prog_cnfg_bits_reg[3]_12 [145]),
        .I1(\prog_cnfg_bits_reg[2]_13 [145]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [145]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [145]),
        .O(\bsl_loop[4]_i_377_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_378 
       (.I0(\prog_cnfg_bits_reg[7]_8 [145]),
        .I1(\prog_cnfg_bits_reg[6]_9 [145]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [145]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [145]),
        .O(\bsl_loop[4]_i_378_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_379 
       (.I0(\prog_cnfg_bits_reg[11]_4 [78]),
        .I1(\prog_cnfg_bits_reg[10]_5 [78]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [78]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [78]),
        .O(\bsl_loop[4]_i_379_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_38 
       (.I0(\prog_cnfg_bits_reg[15]_0 [93]),
        .I1(\prog_cnfg_bits_reg[14]_1 [93]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [93]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [93]),
        .O(\bsl_loop[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_380 
       (.I0(\prog_cnfg_bits_reg[15]_0 [78]),
        .I1(\prog_cnfg_bits_reg[14]_1 [78]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [78]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [78]),
        .O(\bsl_loop[4]_i_380_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_381 
       (.I0(\prog_cnfg_bits_reg[3]_12 [78]),
        .I1(\prog_cnfg_bits_reg[2]_13 [78]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [78]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [78]),
        .O(\bsl_loop[4]_i_381_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_382 
       (.I0(\prog_cnfg_bits_reg[7]_8 [78]),
        .I1(\prog_cnfg_bits_reg[6]_9 [78]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [78]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [78]),
        .O(\bsl_loop[4]_i_382_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_383 
       (.I0(\prog_cnfg_bits_reg[11]_4 [144]),
        .I1(\prog_cnfg_bits_reg[10]_5 [144]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [144]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [144]),
        .O(\bsl_loop[4]_i_383_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_384 
       (.I0(\prog_cnfg_bits_reg[15]_0 [144]),
        .I1(\prog_cnfg_bits_reg[14]_1 [144]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [144]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [144]),
        .O(\bsl_loop[4]_i_384_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_385 
       (.I0(\prog_cnfg_bits_reg[3]_12 [144]),
        .I1(\prog_cnfg_bits_reg[2]_13 [144]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [144]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [144]),
        .O(\bsl_loop[4]_i_385_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_386 
       (.I0(\prog_cnfg_bits_reg[7]_8 [144]),
        .I1(\prog_cnfg_bits_reg[6]_9 [144]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [144]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [144]),
        .O(\bsl_loop[4]_i_386_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_387 
       (.I0(\prog_cnfg_bits_reg[11]_4 [77]),
        .I1(\prog_cnfg_bits_reg[10]_5 [77]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [77]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [77]),
        .O(\bsl_loop[4]_i_387_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_388 
       (.I0(\prog_cnfg_bits_reg[15]_0 [77]),
        .I1(\prog_cnfg_bits_reg[14]_1 [77]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [77]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [77]),
        .O(\bsl_loop[4]_i_388_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_389 
       (.I0(\prog_cnfg_bits_reg[3]_12 [77]),
        .I1(\prog_cnfg_bits_reg[2]_13 [77]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [77]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [77]),
        .O(\bsl_loop[4]_i_389_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_39 
       (.I0(\prog_cnfg_bits_reg[3]_12 [93]),
        .I1(\prog_cnfg_bits_reg[2]_13 [93]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [93]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [93]),
        .O(\bsl_loop[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_390 
       (.I0(\prog_cnfg_bits_reg[7]_8 [77]),
        .I1(\prog_cnfg_bits_reg[6]_9 [77]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [77]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [77]),
        .O(\bsl_loop[4]_i_390_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_391 
       (.I0(\prog_cnfg_bits_reg[11]_4 [143]),
        .I1(\prog_cnfg_bits_reg[10]_5 [143]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [143]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [143]),
        .O(\bsl_loop[4]_i_391_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_392 
       (.I0(\prog_cnfg_bits_reg[15]_0 [143]),
        .I1(\prog_cnfg_bits_reg[14]_1 [143]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [143]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [143]),
        .O(\bsl_loop[4]_i_392_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_393 
       (.I0(\prog_cnfg_bits_reg[3]_12 [143]),
        .I1(\prog_cnfg_bits_reg[2]_13 [143]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [143]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [143]),
        .O(\bsl_loop[4]_i_393_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_394 
       (.I0(\prog_cnfg_bits_reg[7]_8 [143]),
        .I1(\prog_cnfg_bits_reg[6]_9 [143]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [143]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [143]),
        .O(\bsl_loop[4]_i_394_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_395 
       (.I0(\prog_cnfg_bits_reg[11]_4 [76]),
        .I1(\prog_cnfg_bits_reg[10]_5 [76]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [76]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [76]),
        .O(\bsl_loop[4]_i_395_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_396 
       (.I0(\prog_cnfg_bits_reg[15]_0 [76]),
        .I1(\prog_cnfg_bits_reg[14]_1 [76]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [76]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [76]),
        .O(\bsl_loop[4]_i_396_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_397 
       (.I0(\prog_cnfg_bits_reg[3]_12 [76]),
        .I1(\prog_cnfg_bits_reg[2]_13 [76]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [76]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [76]),
        .O(\bsl_loop[4]_i_397_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_398 
       (.I0(\prog_cnfg_bits_reg[7]_8 [76]),
        .I1(\prog_cnfg_bits_reg[6]_9 [76]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [76]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [76]),
        .O(\bsl_loop[4]_i_398_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_399 
       (.I0(\prog_cnfg_bits_reg[11]_4 [142]),
        .I1(\prog_cnfg_bits_reg[10]_5 [142]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [142]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [142]),
        .O(\bsl_loop[4]_i_399_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_4 
       (.I0(\bsl_loop_reg[4]_i_13_n_0 ),
        .I1(\bsl_loop_reg[4]_i_14_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_15_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_16_n_0 ),
        .O(set_rst_loop_reg_17));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_40 
       (.I0(\prog_cnfg_bits_reg[7]_8 [93]),
        .I1(\prog_cnfg_bits_reg[6]_9 [93]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [93]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [93]),
        .O(\bsl_loop[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_400 
       (.I0(\prog_cnfg_bits_reg[15]_0 [142]),
        .I1(\prog_cnfg_bits_reg[14]_1 [142]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [142]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [142]),
        .O(\bsl_loop[4]_i_400_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_401 
       (.I0(\prog_cnfg_bits_reg[3]_12 [142]),
        .I1(\prog_cnfg_bits_reg[2]_13 [142]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [142]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [142]),
        .O(\bsl_loop[4]_i_401_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_402 
       (.I0(\prog_cnfg_bits_reg[7]_8 [142]),
        .I1(\prog_cnfg_bits_reg[6]_9 [142]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [142]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [142]),
        .O(\bsl_loop[4]_i_402_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_403 
       (.I0(\prog_cnfg_bits_reg[11]_4 [75]),
        .I1(\prog_cnfg_bits_reg[10]_5 [75]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [75]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [75]),
        .O(\bsl_loop[4]_i_403_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_404 
       (.I0(\prog_cnfg_bits_reg[15]_0 [75]),
        .I1(\prog_cnfg_bits_reg[14]_1 [75]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [75]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [75]),
        .O(\bsl_loop[4]_i_404_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_405 
       (.I0(\prog_cnfg_bits_reg[3]_12 [75]),
        .I1(\prog_cnfg_bits_reg[2]_13 [75]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [75]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [75]),
        .O(\bsl_loop[4]_i_405_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_406 
       (.I0(\prog_cnfg_bits_reg[7]_8 [75]),
        .I1(\prog_cnfg_bits_reg[6]_9 [75]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [75]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [75]),
        .O(\bsl_loop[4]_i_406_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_407 
       (.I0(\prog_cnfg_bits_reg[11]_4 [141]),
        .I1(\prog_cnfg_bits_reg[10]_5 [141]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [141]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [141]),
        .O(\bsl_loop[4]_i_407_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_408 
       (.I0(\prog_cnfg_bits_reg[15]_0 [141]),
        .I1(\prog_cnfg_bits_reg[14]_1 [141]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [141]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [141]),
        .O(\bsl_loop[4]_i_408_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_409 
       (.I0(\prog_cnfg_bits_reg[3]_12 [141]),
        .I1(\prog_cnfg_bits_reg[2]_13 [141]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [141]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [141]),
        .O(\bsl_loop[4]_i_409_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_41 
       (.I0(\prog_cnfg_bits_reg[11]_4 [159]),
        .I1(\prog_cnfg_bits_reg[10]_5 [159]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [159]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [159]),
        .O(\bsl_loop[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_410 
       (.I0(\prog_cnfg_bits_reg[7]_8 [141]),
        .I1(\prog_cnfg_bits_reg[6]_9 [141]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [141]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [141]),
        .O(\bsl_loop[4]_i_410_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_411 
       (.I0(\prog_cnfg_bits_reg[3]_12 [152]),
        .I1(\prog_cnfg_bits_reg[2]_13 [152]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [152]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [152]),
        .O(\bsl_loop[4]_i_411_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_412 
       (.I0(\prog_cnfg_bits_reg[7]_8 [152]),
        .I1(\prog_cnfg_bits_reg[6]_9 [152]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [152]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [152]),
        .O(\bsl_loop[4]_i_412_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_413 
       (.I0(\prog_cnfg_bits_reg[11]_4 [152]),
        .I1(\prog_cnfg_bits_reg[10]_5 [152]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [152]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [152]),
        .O(\bsl_loop[4]_i_413_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_414 
       (.I0(\prog_cnfg_bits_reg[15]_0 [152]),
        .I1(\prog_cnfg_bits_reg[14]_1 [152]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [152]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [152]),
        .O(\bsl_loop[4]_i_414_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_415 
       (.I0(\prog_cnfg_bits_reg[3]_12 [151]),
        .I1(\prog_cnfg_bits_reg[2]_13 [151]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [151]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [151]),
        .O(\bsl_loop[4]_i_415_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_416 
       (.I0(\prog_cnfg_bits_reg[7]_8 [151]),
        .I1(\prog_cnfg_bits_reg[6]_9 [151]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [151]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [151]),
        .O(\bsl_loop[4]_i_416_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_417 
       (.I0(\prog_cnfg_bits_reg[11]_4 [151]),
        .I1(\prog_cnfg_bits_reg[10]_5 [151]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [151]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [151]),
        .O(\bsl_loop[4]_i_417_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_418 
       (.I0(\prog_cnfg_bits_reg[15]_0 [151]),
        .I1(\prog_cnfg_bits_reg[14]_1 [151]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [151]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [151]),
        .O(\bsl_loop[4]_i_418_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_419 
       (.I0(\prog_cnfg_bits_reg[3]_12 [150]),
        .I1(\prog_cnfg_bits_reg[2]_13 [150]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [150]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [150]),
        .O(\bsl_loop[4]_i_419_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_42 
       (.I0(\prog_cnfg_bits_reg[15]_0 [159]),
        .I1(\prog_cnfg_bits_reg[14]_1 [159]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [159]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [159]),
        .O(\bsl_loop[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_420 
       (.I0(\prog_cnfg_bits_reg[7]_8 [150]),
        .I1(\prog_cnfg_bits_reg[6]_9 [150]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [150]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [150]),
        .O(\bsl_loop[4]_i_420_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_421 
       (.I0(\prog_cnfg_bits_reg[11]_4 [150]),
        .I1(\prog_cnfg_bits_reg[10]_5 [150]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [150]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [150]),
        .O(\bsl_loop[4]_i_421_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_422 
       (.I0(\prog_cnfg_bits_reg[15]_0 [150]),
        .I1(\prog_cnfg_bits_reg[14]_1 [150]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [150]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [150]),
        .O(\bsl_loop[4]_i_422_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_423 
       (.I0(\prog_cnfg_bits_reg[3]_12 [149]),
        .I1(\prog_cnfg_bits_reg[2]_13 [149]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [149]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [149]),
        .O(\bsl_loop[4]_i_423_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_424 
       (.I0(\prog_cnfg_bits_reg[7]_8 [149]),
        .I1(\prog_cnfg_bits_reg[6]_9 [149]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [149]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [149]),
        .O(\bsl_loop[4]_i_424_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_425 
       (.I0(\prog_cnfg_bits_reg[11]_4 [149]),
        .I1(\prog_cnfg_bits_reg[10]_5 [149]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [149]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [149]),
        .O(\bsl_loop[4]_i_425_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_426 
       (.I0(\prog_cnfg_bits_reg[15]_0 [149]),
        .I1(\prog_cnfg_bits_reg[14]_1 [149]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [149]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [149]),
        .O(\bsl_loop[4]_i_426_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_427 
       (.I0(\prog_cnfg_bits_reg[11]_4 [35]),
        .I1(\prog_cnfg_bits_reg[10]_5 [35]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [35]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [35]),
        .O(\bsl_loop[4]_i_427_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_428 
       (.I0(\prog_cnfg_bits_reg[15]_0 [35]),
        .I1(\prog_cnfg_bits_reg[14]_1 [35]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [35]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [35]),
        .O(\bsl_loop[4]_i_428_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_429 
       (.I0(\prog_cnfg_bits_reg[3]_12 [35]),
        .I1(\prog_cnfg_bits_reg[2]_13 [35]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [35]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [35]),
        .O(\bsl_loop[4]_i_429_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_43 
       (.I0(\prog_cnfg_bits_reg[3]_12 [159]),
        .I1(\prog_cnfg_bits_reg[2]_13 [159]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [159]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [159]),
        .O(\bsl_loop[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_430 
       (.I0(\prog_cnfg_bits_reg[7]_8 [35]),
        .I1(\prog_cnfg_bits_reg[6]_9 [35]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [35]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [35]),
        .O(\bsl_loop[4]_i_430_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_431 
       (.I0(\prog_cnfg_bits_reg[11]_4 [101]),
        .I1(\prog_cnfg_bits_reg[10]_5 [101]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [101]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [101]),
        .O(\bsl_loop[4]_i_431_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_432 
       (.I0(\prog_cnfg_bits_reg[15]_0 [101]),
        .I1(\prog_cnfg_bits_reg[14]_1 [101]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [101]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [101]),
        .O(\bsl_loop[4]_i_432_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_433 
       (.I0(\prog_cnfg_bits_reg[3]_12 [101]),
        .I1(\prog_cnfg_bits_reg[2]_13 [101]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [101]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [101]),
        .O(\bsl_loop[4]_i_433_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_434 
       (.I0(\prog_cnfg_bits_reg[7]_8 [101]),
        .I1(\prog_cnfg_bits_reg[6]_9 [101]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [101]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [101]),
        .O(\bsl_loop[4]_i_434_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_435 
       (.I0(\prog_cnfg_bits_reg[11]_4 [33]),
        .I1(\prog_cnfg_bits_reg[10]_5 [33]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [33]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [33]),
        .O(\bsl_loop[4]_i_435_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_436 
       (.I0(\prog_cnfg_bits_reg[15]_0 [33]),
        .I1(\prog_cnfg_bits_reg[14]_1 [33]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [33]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [33]),
        .O(\bsl_loop[4]_i_436_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_437 
       (.I0(\prog_cnfg_bits_reg[3]_12 [33]),
        .I1(\prog_cnfg_bits_reg[2]_13 [33]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [33]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [33]),
        .O(\bsl_loop[4]_i_437_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_438 
       (.I0(\prog_cnfg_bits_reg[7]_8 [33]),
        .I1(\prog_cnfg_bits_reg[6]_9 [33]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [33]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [33]),
        .O(\bsl_loop[4]_i_438_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_439 
       (.I0(\prog_cnfg_bits_reg[11]_4 [99]),
        .I1(\prog_cnfg_bits_reg[10]_5 [99]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [99]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [99]),
        .O(\bsl_loop[4]_i_439_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_44 
       (.I0(\prog_cnfg_bits_reg[7]_8 [159]),
        .I1(\prog_cnfg_bits_reg[6]_9 [159]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [159]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [159]),
        .O(\bsl_loop[4]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_440 
       (.I0(\prog_cnfg_bits_reg[15]_0 [99]),
        .I1(\prog_cnfg_bits_reg[14]_1 [99]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [99]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [99]),
        .O(\bsl_loop[4]_i_440_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_441 
       (.I0(\prog_cnfg_bits_reg[3]_12 [99]),
        .I1(\prog_cnfg_bits_reg[2]_13 [99]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [99]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [99]),
        .O(\bsl_loop[4]_i_441_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_442 
       (.I0(\prog_cnfg_bits_reg[7]_8 [99]),
        .I1(\prog_cnfg_bits_reg[6]_9 [99]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [99]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [99]),
        .O(\bsl_loop[4]_i_442_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_443 
       (.I0(\prog_cnfg_bits_reg[11]_4 [34]),
        .I1(\prog_cnfg_bits_reg[10]_5 [34]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [34]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [34]),
        .O(\bsl_loop[4]_i_443_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_444 
       (.I0(\prog_cnfg_bits_reg[15]_0 [34]),
        .I1(\prog_cnfg_bits_reg[14]_1 [34]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [34]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [34]),
        .O(\bsl_loop[4]_i_444_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_445 
       (.I0(\prog_cnfg_bits_reg[3]_12 [34]),
        .I1(\prog_cnfg_bits_reg[2]_13 [34]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [34]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [34]),
        .O(\bsl_loop[4]_i_445_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_446 
       (.I0(\prog_cnfg_bits_reg[7]_8 [34]),
        .I1(\prog_cnfg_bits_reg[6]_9 [34]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [34]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [34]),
        .O(\bsl_loop[4]_i_446_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_447 
       (.I0(\prog_cnfg_bits_reg[11]_4 [100]),
        .I1(\prog_cnfg_bits_reg[10]_5 [100]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [100]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [100]),
        .O(\bsl_loop[4]_i_447_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_448 
       (.I0(\prog_cnfg_bits_reg[15]_0 [100]),
        .I1(\prog_cnfg_bits_reg[14]_1 [100]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [100]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [100]),
        .O(\bsl_loop[4]_i_448_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_449 
       (.I0(\prog_cnfg_bits_reg[3]_12 [100]),
        .I1(\prog_cnfg_bits_reg[2]_13 [100]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [100]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [100]),
        .O(\bsl_loop[4]_i_449_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_450 
       (.I0(\prog_cnfg_bits_reg[7]_8 [100]),
        .I1(\prog_cnfg_bits_reg[6]_9 [100]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [100]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [100]),
        .O(\bsl_loop[4]_i_450_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_451 
       (.I0(\prog_cnfg_bits_reg[11]_4 [38]),
        .I1(\prog_cnfg_bits_reg[10]_5 [38]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [38]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [38]),
        .O(\bsl_loop[4]_i_451_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_452 
       (.I0(\prog_cnfg_bits_reg[15]_0 [38]),
        .I1(\prog_cnfg_bits_reg[14]_1 [38]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [38]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [38]),
        .O(\bsl_loop[4]_i_452_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_453 
       (.I0(\prog_cnfg_bits_reg[3]_12 [38]),
        .I1(\prog_cnfg_bits_reg[2]_13 [38]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [38]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [38]),
        .O(\bsl_loop[4]_i_453_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_454 
       (.I0(\prog_cnfg_bits_reg[7]_8 [38]),
        .I1(\prog_cnfg_bits_reg[6]_9 [38]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [38]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [38]),
        .O(\bsl_loop[4]_i_454_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_455 
       (.I0(\prog_cnfg_bits_reg[11]_4 [104]),
        .I1(\prog_cnfg_bits_reg[10]_5 [104]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [104]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [104]),
        .O(\bsl_loop[4]_i_455_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_456 
       (.I0(\prog_cnfg_bits_reg[15]_0 [104]),
        .I1(\prog_cnfg_bits_reg[14]_1 [104]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [104]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [104]),
        .O(\bsl_loop[4]_i_456_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_457 
       (.I0(\prog_cnfg_bits_reg[3]_12 [104]),
        .I1(\prog_cnfg_bits_reg[2]_13 [104]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [104]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [104]),
        .O(\bsl_loop[4]_i_457_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_458 
       (.I0(\prog_cnfg_bits_reg[7]_8 [104]),
        .I1(\prog_cnfg_bits_reg[6]_9 [104]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [104]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [104]),
        .O(\bsl_loop[4]_i_458_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_49 
       (.I0(set_rst_loop_reg_11),
        .I1(Q[7]),
        .I2(set_rst_loop_reg_33),
        .I3(Q[6]),
        .O(\wl_loop_reg[7] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_50 
       (.I0(set_rst_loop_reg_20),
        .I1(Q[5]),
        .I2(set_rst_loop_reg_21),
        .I3(Q[4]),
        .O(\wl_loop_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_51 
       (.I0(set_rst_loop_reg_15),
        .I1(Q[3]),
        .I2(set_rst_loop_reg_16),
        .I3(Q[2]),
        .O(\wl_loop_reg[7] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_52 
       (.I0(set_rst_loop_reg_12),
        .I1(Q[1]),
        .I2(set_rst_loop_reg_13),
        .I3(Q[0]),
        .O(\wl_loop_reg[7] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_53 
       (.I0(next_pw_loop0[7]),
        .I1(\bsl_loop[4]_i_102_n_0 ),
        .I2(next_pw_loop0[6]),
        .I3(\bsl_loop[4]_i_103_n_0 ),
        .O(\bsl_loop[4]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_54 
       (.I0(next_pw_loop0[5]),
        .I1(\bsl_loop[4]_i_104_n_0 ),
        .I2(next_pw_loop0[4]),
        .I3(\bsl_loop[4]_i_105_n_0 ),
        .O(\bsl_loop[4]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_55 
       (.I0(next_pw_loop0[3]),
        .I1(\bsl_loop[4]_i_106_n_0 ),
        .I2(next_pw_loop0[2]),
        .I3(\bsl_loop[4]_i_107_n_0 ),
        .O(\bsl_loop[4]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \bsl_loop[4]_i_56 
       (.I0(next_pw_loop0[1]),
        .I1(\bsl_loop[4]_i_108_n_0 ),
        .I2(next_pw_loop0[0]),
        .I3(\bsl_loop[4]_i_109_n_0 ),
        .O(\bsl_loop[4]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_57 
       (.I0(next_pw_loop0[7]),
        .I1(\bsl_loop[4]_i_102_n_0 ),
        .I2(\bsl_loop[4]_i_103_n_0 ),
        .I3(next_pw_loop0[6]),
        .O(\bsl_loop[4]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_58 
       (.I0(next_pw_loop0[5]),
        .I1(\bsl_loop[4]_i_104_n_0 ),
        .I2(\bsl_loop[4]_i_105_n_0 ),
        .I3(next_pw_loop0[4]),
        .O(\bsl_loop[4]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_59 
       (.I0(next_pw_loop0[3]),
        .I1(\bsl_loop[4]_i_106_n_0 ),
        .I2(\bsl_loop[4]_i_107_n_0 ),
        .I3(next_pw_loop0[2]),
        .O(\bsl_loop[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \bsl_loop[4]_i_6 
       (.I0(\bsl_loop[4]_i_60_0 ),
        .I1(\bsl_loop_reg[0]_4 ),
        .I2(next_pw_loop0[3]),
        .I3(next_pw_loop0[0]),
        .I4(next_pw_loop0[2]),
        .I5(next_pw_loop0[1]),
        .O(\pw_loop_reg[3] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bsl_loop[4]_i_60 
       (.I0(next_pw_loop0[1]),
        .I1(\bsl_loop[4]_i_108_n_0 ),
        .I2(\bsl_loop[4]_i_109_n_0 ),
        .I3(next_pw_loop0[0]),
        .O(\bsl_loop[4]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bsl_loop[4]_i_7 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(\bsl_loop[4]_i_23_n_0 ),
        .O(set_rst_loop_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bsl_loop[4]_i_78 
       (.I0(set_rst_loop_reg_19),
        .I1(\bsl_loop[4]_i_26_1 ),
        .O(\bsl_loop[4]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFD5D5C0C0C0C0)) 
    \bsl_loop[4]_i_79 
       (.I0(\bsl_loop_reg[1] ),
        .I1(\bsl_loop[4]_i_26_1 ),
        .I2(set_rst_loop_reg_19),
        .I3(\pw_loop_reg[0]_1 [2]),
        .I4(\bsl_loop[4]_i_26_2 ),
        .I5(\bsl_loop[4]_i_147_n_0 ),
        .O(\bsl_loop[4]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h70F770F770F7FFFF)) 
    \bsl_loop[4]_i_80 
       (.I0(\bsl_loop[4]_i_148_n_0 ),
        .I1(\bsl_loop[4]_i_26_4 ),
        .I2(\bsl_loop[4]_i_26_5 ),
        .I3(\bsl_loop[4]_i_150_n_0 ),
        .I4(\bsl_loop[4]_i_147_n_0 ),
        .I5(\bsl_loop[4]_i_26_3 ),
        .O(\bsl_loop[4]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h044F0DDF0DDF0DDF)) 
    \bsl_loop[4]_i_85 
       (.I0(\bsl_loop[4]_i_150_n_0 ),
        .I1(\bsl_loop[3]_i_10 ),
        .I2(\bsl_loop[3]_i_10_0 ),
        .I3(\bsl_loop[4]_i_147_n_0 ),
        .I4(\bsl_loop[3]_i_10_1 ),
        .I5(\bsl_loop[4]_i_148_n_0 ),
        .O(set_rst_loop_reg_34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_86 
       (.I0(\bsl_loop_reg[4]_i_157_n_0 ),
        .I1(\bsl_loop_reg[4]_i_158_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_159_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_160_n_0 ),
        .O(set_rst_loop_reg_19));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \bsl_loop[4]_i_9 
       (.I0(bl_dac_set_lvl_start[4]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(sl_dac_rst_lvl_start[4]),
        .I3(\wl_loop_reg[1]_1 ),
        .I4(\bsl_loop_reg[0]_3 [3]),
        .O(\bsl_loop[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h22BB0F00FFFF2FBB)) 
    \bsl_loop[4]_i_91 
       (.I0(\bsl_loop[4]_i_169_n_0 ),
        .I1(set_rst_loop_reg_19),
        .I2(\bsl_loop[4]_i_170_n_0 ),
        .I3(\bsl_loop_reg[3]_0 ),
        .I4(\bsl_loop_reg[3] ),
        .I5(set_rst_loop_reg_18),
        .O(set_rst_loop_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bsl_loop[4]_i_92 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(\bsl_loop[4]_i_23_n_0 ),
        .O(\bsl_loop[4]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'hABAAEFAA)) 
    \bsl_loop[4]_i_93 
       (.I0(\bsl_loop_reg[2]_0 ),
        .I1(\bsl_loop[2]_i_2_0 ),
        .I2(\bsl_loop[4]_i_29_n_0 ),
        .I3(set_rst_loop_reg_24),
        .I4(\bsl_loop_reg[3] ),
        .O(\bsl_loop[4]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_94 
       (.I0(\bsl_loop_reg[4]_i_171_n_0 ),
        .I1(\bsl_loop_reg[4]_i_172_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_173_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_174_n_0 ),
        .O(set_rst_loop_reg_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_95 
       (.I0(\bsl_loop_reg[4]_i_175_n_0 ),
        .I1(\bsl_loop_reg[4]_i_176_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_177_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_178_n_0 ),
        .O(set_rst_loop_reg_33));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_96 
       (.I0(\bsl_loop_reg[4]_i_179_n_0 ),
        .I1(\bsl_loop_reg[4]_i_180_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_181_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_182_n_0 ),
        .O(set_rst_loop_reg_20));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_97 
       (.I0(\bsl_loop_reg[4]_i_183_n_0 ),
        .I1(\bsl_loop_reg[4]_i_184_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_185_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_186_n_0 ),
        .O(set_rst_loop_reg_21));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_98 
       (.I0(\bsl_loop_reg[4]_i_187_n_0 ),
        .I1(\bsl_loop_reg[4]_i_188_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_189_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_190_n_0 ),
        .O(set_rst_loop_reg_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bsl_loop[4]_i_99 
       (.I0(\bsl_loop_reg[4]_i_191_n_0 ),
        .I1(\bsl_loop_reg[4]_i_192_n_0 ),
        .I2(set_rst_loop),
        .I3(\bsl_loop_reg[4]_i_193_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\bsl_loop_reg[4]_i_194_n_0 ),
        .O(set_rst_loop_reg_16));
  MUXF8 \bsl_loop_reg[0]_i_2 
       (.I0(\bsl_loop_reg[0]_i_5_n_0 ),
        .I1(\bsl_loop_reg[0]_i_6_n_0 ),
        .O(sl_dac_rst_lvl_start[0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \bsl_loop_reg[0]_i_3 
       (.I0(\bsl_loop_reg[0]_i_7_n_0 ),
        .I1(\bsl_loop_reg[0]_i_8_n_0 ),
        .O(bl_dac_set_lvl_start[0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[0]_i_5 
       (.I0(\bsl_loop[0]_i_13_n_0 ),
        .I1(\bsl_loop[0]_i_14_n_0 ),
        .O(\bsl_loop_reg[0]_i_5_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[0]_i_6 
       (.I0(\bsl_loop[0]_i_15_n_0 ),
        .I1(\bsl_loop[0]_i_16_n_0 ),
        .O(\bsl_loop_reg[0]_i_6_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[0]_i_7 
       (.I0(\bsl_loop[0]_i_17_n_0 ),
        .I1(\bsl_loop[0]_i_18_n_0 ),
        .O(\bsl_loop_reg[0]_i_7_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[0]_i_8 
       (.I0(\bsl_loop[0]_i_19_n_0 ),
        .I1(\bsl_loop[0]_i_20_n_0 ),
        .O(\bsl_loop_reg[0]_i_8_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[1]_i_10 
       (.I0(\bsl_loop[1]_i_19_n_0 ),
        .I1(\bsl_loop[1]_i_20_n_0 ),
        .O(\bsl_loop_reg[1]_i_10_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[1]_i_11 
       (.I0(\bsl_loop[1]_i_21_n_0 ),
        .I1(\bsl_loop[1]_i_22_n_0 ),
        .O(\bsl_loop_reg[1]_i_11_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[1]_i_12 
       (.I0(\bsl_loop[1]_i_23_n_0 ),
        .I1(\bsl_loop[1]_i_24_n_0 ),
        .O(\bsl_loop_reg[1]_i_12_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \bsl_loop_reg[1]_i_3 
       (.I0(\bsl_loop_reg[1]_i_9_n_0 ),
        .I1(\bsl_loop_reg[1]_i_10_n_0 ),
        .O(sl_dac_rst_lvl_start[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \bsl_loop_reg[1]_i_4 
       (.I0(\bsl_loop_reg[1]_i_11_n_0 ),
        .I1(\bsl_loop_reg[1]_i_12_n_0 ),
        .O(bl_dac_set_lvl_start[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[1]_i_9 
       (.I0(\bsl_loop[1]_i_17_n_0 ),
        .I1(\bsl_loop[1]_i_18_n_0 ),
        .O(\bsl_loop_reg[1]_i_9_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \bsl_loop_reg[2]_i_10 
       (.I0(\bsl_loop_reg[2]_i_16_n_0 ),
        .I1(\bsl_loop_reg[2]_i_17_n_0 ),
        .O(bl_dac_set_lvl_start[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \bsl_loop_reg[2]_i_11 
       (.I0(\bsl_loop_reg[2]_i_18_n_0 ),
        .I1(\bsl_loop_reg[2]_i_19_n_0 ),
        .O(sl_dac_rst_lvl_start[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[2]_i_16 
       (.I0(\bsl_loop[2]_i_22_n_0 ),
        .I1(\bsl_loop[2]_i_23_n_0 ),
        .O(\bsl_loop_reg[2]_i_16_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_17 
       (.I0(\bsl_loop[2]_i_24_n_0 ),
        .I1(\bsl_loop[2]_i_25_n_0 ),
        .O(\bsl_loop_reg[2]_i_17_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_18 
       (.I0(\bsl_loop[2]_i_26_n_0 ),
        .I1(\bsl_loop[2]_i_27_n_0 ),
        .O(\bsl_loop_reg[2]_i_18_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_19 
       (.I0(\bsl_loop[2]_i_28_n_0 ),
        .I1(\bsl_loop[2]_i_29_n_0 ),
        .O(\bsl_loop_reg[2]_i_19_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_30 
       (.I0(\bsl_loop[2]_i_38_n_0 ),
        .I1(\bsl_loop[2]_i_39_n_0 ),
        .O(\bsl_loop_reg[2]_i_30_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_31 
       (.I0(\bsl_loop[2]_i_40_n_0 ),
        .I1(\bsl_loop[2]_i_41_n_0 ),
        .O(\bsl_loop_reg[2]_i_31_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_32 
       (.I0(\bsl_loop[2]_i_42_n_0 ),
        .I1(\bsl_loop[2]_i_43_n_0 ),
        .O(\bsl_loop_reg[2]_i_32_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_33 
       (.I0(\bsl_loop[2]_i_44_n_0 ),
        .I1(\bsl_loop[2]_i_45_n_0 ),
        .O(\bsl_loop_reg[2]_i_33_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_34 
       (.I0(\bsl_loop[2]_i_46_n_0 ),
        .I1(\bsl_loop[2]_i_47_n_0 ),
        .O(\bsl_loop_reg[2]_i_34_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_35 
       (.I0(\bsl_loop[2]_i_48_n_0 ),
        .I1(\bsl_loop[2]_i_49_n_0 ),
        .O(\bsl_loop_reg[2]_i_35_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_36 
       (.I0(\bsl_loop[2]_i_50_n_0 ),
        .I1(\bsl_loop[2]_i_51_n_0 ),
        .O(\bsl_loop_reg[2]_i_36_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[2]_i_37 
       (.I0(\bsl_loop[2]_i_52_n_0 ),
        .I1(\bsl_loop[2]_i_53_n_0 ),
        .O(\bsl_loop_reg[2]_i_37_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \bsl_loop_reg[3]_i_13 
       (.I0(\bsl_loop_reg[3]_i_25_n_0 ),
        .I1(\bsl_loop_reg[3]_i_26_n_0 ),
        .O(\rangei_reg[3]_rep__0_2 ),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \bsl_loop_reg[3]_i_14 
       (.I0(\bsl_loop_reg[3]_i_27_n_0 ),
        .I1(\bsl_loop_reg[3]_i_28_n_0 ),
        .O(\rangei_reg[3]_rep__0_0 ),
        .S(\bsl_loop_reg[1]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bsl_loop_reg[3]_i_24 
       (.CI(1'b0),
        .CO({\pw_loop_reg[6] ,\bsl_loop_reg[3]_i_24_n_1 ,\bsl_loop_reg[3]_i_24_n_2 ,\bsl_loop_reg[3]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI({\bsl_loop[3]_i_41_n_0 ,\bsl_loop[3]_i_42_n_0 ,\bsl_loop[3]_i_43_n_0 ,\bsl_loop[3]_i_44_n_0 }),
        .O(\NLW_bsl_loop_reg[3]_i_24_O_UNCONNECTED [3:0]),
        .S({\bsl_loop[3]_i_45_n_0 ,\bsl_loop[3]_i_46_n_0 ,\bsl_loop[3]_i_47_n_0 ,\bsl_loop[3]_i_48_n_0 }));
  MUXF7 \bsl_loop_reg[3]_i_25 
       (.I0(\bsl_loop[3]_i_49_n_0 ),
        .I1(\bsl_loop[3]_i_50_n_0 ),
        .O(\bsl_loop_reg[3]_i_25_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[3]_i_26 
       (.I0(\bsl_loop[3]_i_51_n_0 ),
        .I1(\bsl_loop[3]_i_52_n_0 ),
        .O(\bsl_loop_reg[3]_i_26_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[3]_i_27 
       (.I0(\bsl_loop[3]_i_53_n_0 ),
        .I1(\bsl_loop[3]_i_54_n_0 ),
        .O(\bsl_loop_reg[3]_i_27_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[3]_i_28 
       (.I0(\bsl_loop[3]_i_55_n_0 ),
        .I1(\bsl_loop[3]_i_56_n_0 ),
        .O(\bsl_loop_reg[3]_i_28_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \bsl_loop_reg[4]_i_110 
       (.I0(\bsl_loop_reg[4]_i_235_n_0 ),
        .I1(\bsl_loop_reg[4]_i_236_n_0 ),
        .O(pw_rst_step[3]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[4]_i_111 
       (.I0(\bsl_loop[4]_i_237_n_0 ),
        .I1(\bsl_loop[4]_i_238_n_0 ),
        .O(\rangei_reg[2]_rep__0_8 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_112 
       (.I0(\bsl_loop[4]_i_239_n_0 ),
        .I1(\bsl_loop[4]_i_240_n_0 ),
        .O(\rangei_reg[2]_rep__0_7 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \bsl_loop_reg[4]_i_113 
       (.I0(\bsl_loop_reg[4]_i_241_n_0 ),
        .I1(\bsl_loop_reg[4]_i_242_n_0 ),
        .O(pw_rst_step[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[4]_i_114 
       (.I0(\bsl_loop[4]_i_243_n_0 ),
        .I1(\bsl_loop[4]_i_244_n_0 ),
        .O(\rangei_reg[2]_rep__0_9 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_115 
       (.I0(\bsl_loop[4]_i_245_n_0 ),
        .I1(\bsl_loop[4]_i_246_n_0 ),
        .O(\rangei_reg[2]_rep__0_10 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \bsl_loop_reg[4]_i_116 
       (.I0(\bsl_loop_reg[4]_i_247_n_0 ),
        .I1(\bsl_loop_reg[4]_i_248_n_0 ),
        .O(pw_rst_step[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[4]_i_117 
       (.I0(\bsl_loop[4]_i_249_n_0 ),
        .I1(\bsl_loop[4]_i_250_n_0 ),
        .O(\rangei_reg[2]_rep__0_12 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_118 
       (.I0(\bsl_loop[4]_i_251_n_0 ),
        .I1(\bsl_loop[4]_i_252_n_0 ),
        .O(\rangei_reg[2]_rep__0_11 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \bsl_loop_reg[4]_i_119 
       (.I0(\bsl_loop_reg[4]_i_253_n_0 ),
        .I1(\bsl_loop_reg[4]_i_254_n_0 ),
        .O(pw_rst_step[0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[4]_i_120 
       (.I0(\bsl_loop[4]_i_255_n_0 ),
        .I1(\bsl_loop[4]_i_256_n_0 ),
        .O(\rangei_reg[2]_rep__0_13 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_121 
       (.I0(\bsl_loop[4]_i_257_n_0 ),
        .I1(\bsl_loop[4]_i_258_n_0 ),
        .O(\rangei_reg[2]_rep__0_14 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_13 
       (.I0(\bsl_loop[4]_i_37_n_0 ),
        .I1(\bsl_loop[4]_i_38_n_0 ),
        .O(\bsl_loop_reg[4]_i_13_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_14 
       (.I0(\bsl_loop[4]_i_39_n_0 ),
        .I1(\bsl_loop[4]_i_40_n_0 ),
        .O(\bsl_loop_reg[4]_i_14_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_15 
       (.I0(\bsl_loop[4]_i_41_n_0 ),
        .I1(\bsl_loop[4]_i_42_n_0 ),
        .O(\bsl_loop_reg[4]_i_15_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_157 
       (.I0(\bsl_loop[4]_i_275_n_0 ),
        .I1(\bsl_loop[4]_i_276_n_0 ),
        .O(\bsl_loop_reg[4]_i_157_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_158 
       (.I0(\bsl_loop[4]_i_277_n_0 ),
        .I1(\bsl_loop[4]_i_278_n_0 ),
        .O(\bsl_loop_reg[4]_i_158_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_159 
       (.I0(\bsl_loop[4]_i_279_n_0 ),
        .I1(\bsl_loop[4]_i_280_n_0 ),
        .O(\bsl_loop_reg[4]_i_159_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_16 
       (.I0(\bsl_loop[4]_i_43_n_0 ),
        .I1(\bsl_loop[4]_i_44_n_0 ),
        .O(\bsl_loop_reg[4]_i_16_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_160 
       (.I0(\bsl_loop[4]_i_281_n_0 ),
        .I1(\bsl_loop[4]_i_282_n_0 ),
        .O(\bsl_loop_reg[4]_i_160_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_171 
       (.I0(\bsl_loop[4]_i_283_n_0 ),
        .I1(\bsl_loop[4]_i_284_n_0 ),
        .O(\bsl_loop_reg[4]_i_171_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_172 
       (.I0(\bsl_loop[4]_i_285_n_0 ),
        .I1(\bsl_loop[4]_i_286_n_0 ),
        .O(\bsl_loop_reg[4]_i_172_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_173 
       (.I0(\bsl_loop[4]_i_287_n_0 ),
        .I1(\bsl_loop[4]_i_288_n_0 ),
        .O(\bsl_loop_reg[4]_i_173_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_174 
       (.I0(\bsl_loop[4]_i_289_n_0 ),
        .I1(\bsl_loop[4]_i_290_n_0 ),
        .O(\bsl_loop_reg[4]_i_174_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_175 
       (.I0(\bsl_loop[4]_i_291_n_0 ),
        .I1(\bsl_loop[4]_i_292_n_0 ),
        .O(\bsl_loop_reg[4]_i_175_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_176 
       (.I0(\bsl_loop[4]_i_293_n_0 ),
        .I1(\bsl_loop[4]_i_294_n_0 ),
        .O(\bsl_loop_reg[4]_i_176_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_177 
       (.I0(\bsl_loop[4]_i_295_n_0 ),
        .I1(\bsl_loop[4]_i_296_n_0 ),
        .O(\bsl_loop_reg[4]_i_177_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_178 
       (.I0(\bsl_loop[4]_i_297_n_0 ),
        .I1(\bsl_loop[4]_i_298_n_0 ),
        .O(\bsl_loop_reg[4]_i_178_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_179 
       (.I0(\bsl_loop[4]_i_299_n_0 ),
        .I1(\bsl_loop[4]_i_300_n_0 ),
        .O(\bsl_loop_reg[4]_i_179_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_180 
       (.I0(\bsl_loop[4]_i_301_n_0 ),
        .I1(\bsl_loop[4]_i_302_n_0 ),
        .O(\bsl_loop_reg[4]_i_180_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_181 
       (.I0(\bsl_loop[4]_i_303_n_0 ),
        .I1(\bsl_loop[4]_i_304_n_0 ),
        .O(\bsl_loop_reg[4]_i_181_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_182 
       (.I0(\bsl_loop[4]_i_305_n_0 ),
        .I1(\bsl_loop[4]_i_306_n_0 ),
        .O(\bsl_loop_reg[4]_i_182_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_183 
       (.I0(\bsl_loop[4]_i_307_n_0 ),
        .I1(\bsl_loop[4]_i_308_n_0 ),
        .O(\bsl_loop_reg[4]_i_183_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_184 
       (.I0(\bsl_loop[4]_i_309_n_0 ),
        .I1(\bsl_loop[4]_i_310_n_0 ),
        .O(\bsl_loop_reg[4]_i_184_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_185 
       (.I0(\bsl_loop[4]_i_311_n_0 ),
        .I1(\bsl_loop[4]_i_312_n_0 ),
        .O(\bsl_loop_reg[4]_i_185_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_186 
       (.I0(\bsl_loop[4]_i_313_n_0 ),
        .I1(\bsl_loop[4]_i_314_n_0 ),
        .O(\bsl_loop_reg[4]_i_186_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \bsl_loop_reg[4]_i_187 
       (.I0(\bsl_loop[4]_i_315_n_0 ),
        .I1(\bsl_loop[4]_i_316_n_0 ),
        .O(\bsl_loop_reg[4]_i_187_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_188 
       (.I0(\bsl_loop[4]_i_317_n_0 ),
        .I1(\bsl_loop[4]_i_318_n_0 ),
        .O(\bsl_loop_reg[4]_i_188_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_189 
       (.I0(\bsl_loop[4]_i_319_n_0 ),
        .I1(\bsl_loop[4]_i_320_n_0 ),
        .O(\bsl_loop_reg[4]_i_189_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bsl_loop_reg[4]_i_19 
       (.CI(1'b0),
        .CO({\bsl_loop[4]_i_60_0 ,\bsl_loop_reg[4]_i_19_n_1 ,\bsl_loop_reg[4]_i_19_n_2 ,\bsl_loop_reg[4]_i_19_n_3 }),
        .CYINIT(1'b1),
        .DI({\bsl_loop[4]_i_53_n_0 ,\bsl_loop[4]_i_54_n_0 ,\bsl_loop[4]_i_55_n_0 ,\bsl_loop[4]_i_56_n_0 }),
        .O(\NLW_bsl_loop_reg[4]_i_19_O_UNCONNECTED [3:0]),
        .S({\bsl_loop[4]_i_57_n_0 ,\bsl_loop[4]_i_58_n_0 ,\bsl_loop[4]_i_59_n_0 ,\bsl_loop[4]_i_60_n_0 }));
  MUXF7 \bsl_loop_reg[4]_i_190 
       (.I0(\bsl_loop[4]_i_321_n_0 ),
        .I1(\bsl_loop[4]_i_322_n_0 ),
        .O(\bsl_loop_reg[4]_i_190_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_191 
       (.I0(\bsl_loop[4]_i_323_n_0 ),
        .I1(\bsl_loop[4]_i_324_n_0 ),
        .O(\bsl_loop_reg[4]_i_191_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_192 
       (.I0(\bsl_loop[4]_i_325_n_0 ),
        .I1(\bsl_loop[4]_i_326_n_0 ),
        .O(\bsl_loop_reg[4]_i_192_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_193 
       (.I0(\bsl_loop[4]_i_327_n_0 ),
        .I1(\bsl_loop[4]_i_328_n_0 ),
        .O(\bsl_loop_reg[4]_i_193_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_194 
       (.I0(\bsl_loop[4]_i_329_n_0 ),
        .I1(\bsl_loop[4]_i_330_n_0 ),
        .O(\bsl_loop_reg[4]_i_194_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_195 
       (.I0(\bsl_loop[4]_i_331_n_0 ),
        .I1(\bsl_loop[4]_i_332_n_0 ),
        .O(\bsl_loop_reg[4]_i_195_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_196 
       (.I0(\bsl_loop[4]_i_333_n_0 ),
        .I1(\bsl_loop[4]_i_334_n_0 ),
        .O(\bsl_loop_reg[4]_i_196_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_197 
       (.I0(\bsl_loop[4]_i_335_n_0 ),
        .I1(\bsl_loop[4]_i_336_n_0 ),
        .O(\bsl_loop_reg[4]_i_197_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_198 
       (.I0(\bsl_loop[4]_i_337_n_0 ),
        .I1(\bsl_loop[4]_i_338_n_0 ),
        .O(\bsl_loop_reg[4]_i_198_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_199 
       (.I0(\bsl_loop[4]_i_339_n_0 ),
        .I1(\bsl_loop[4]_i_340_n_0 ),
        .O(\bsl_loop_reg[4]_i_199_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_200 
       (.I0(\bsl_loop[4]_i_341_n_0 ),
        .I1(\bsl_loop[4]_i_342_n_0 ),
        .O(\bsl_loop_reg[4]_i_200_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_201 
       (.I0(\bsl_loop[4]_i_343_n_0 ),
        .I1(\bsl_loop[4]_i_344_n_0 ),
        .O(\bsl_loop_reg[4]_i_201_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_202 
       (.I0(\bsl_loop[4]_i_345_n_0 ),
        .I1(\bsl_loop[4]_i_346_n_0 ),
        .O(\bsl_loop_reg[4]_i_202_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_203 
       (.I0(\bsl_loop[4]_i_347_n_0 ),
        .I1(\bsl_loop[4]_i_348_n_0 ),
        .O(\bsl_loop_reg[4]_i_203_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_204 
       (.I0(\bsl_loop[4]_i_349_n_0 ),
        .I1(\bsl_loop[4]_i_350_n_0 ),
        .O(\bsl_loop_reg[4]_i_204_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_205 
       (.I0(\bsl_loop[4]_i_351_n_0 ),
        .I1(\bsl_loop[4]_i_352_n_0 ),
        .O(\bsl_loop_reg[4]_i_205_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_206 
       (.I0(\bsl_loop[4]_i_353_n_0 ),
        .I1(\bsl_loop[4]_i_354_n_0 ),
        .O(\bsl_loop_reg[4]_i_206_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_207 
       (.I0(\bsl_loop[4]_i_355_n_0 ),
        .I1(\bsl_loop[4]_i_356_n_0 ),
        .O(\bsl_loop_reg[4]_i_207_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_208 
       (.I0(\bsl_loop[4]_i_357_n_0 ),
        .I1(\bsl_loop[4]_i_358_n_0 ),
        .O(\bsl_loop_reg[4]_i_208_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_209 
       (.I0(\bsl_loop[4]_i_359_n_0 ),
        .I1(\bsl_loop[4]_i_360_n_0 ),
        .O(\bsl_loop_reg[4]_i_209_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_210 
       (.I0(\bsl_loop[4]_i_361_n_0 ),
        .I1(\bsl_loop[4]_i_362_n_0 ),
        .O(\bsl_loop_reg[4]_i_210_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_211 
       (.I0(\bsl_loop[4]_i_363_n_0 ),
        .I1(\bsl_loop[4]_i_364_n_0 ),
        .O(\bsl_loop_reg[4]_i_211_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_212 
       (.I0(\bsl_loop[4]_i_365_n_0 ),
        .I1(\bsl_loop[4]_i_366_n_0 ),
        .O(\bsl_loop_reg[4]_i_212_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_213 
       (.I0(\bsl_loop[4]_i_367_n_0 ),
        .I1(\bsl_loop[4]_i_368_n_0 ),
        .O(\bsl_loop_reg[4]_i_213_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_214 
       (.I0(\bsl_loop[4]_i_369_n_0 ),
        .I1(\bsl_loop[4]_i_370_n_0 ),
        .O(\bsl_loop_reg[4]_i_214_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_215 
       (.I0(\bsl_loop[4]_i_371_n_0 ),
        .I1(\bsl_loop[4]_i_372_n_0 ),
        .O(\bsl_loop_reg[4]_i_215_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_216 
       (.I0(\bsl_loop[4]_i_373_n_0 ),
        .I1(\bsl_loop[4]_i_374_n_0 ),
        .O(\bsl_loop_reg[4]_i_216_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_217 
       (.I0(\bsl_loop[4]_i_375_n_0 ),
        .I1(\bsl_loop[4]_i_376_n_0 ),
        .O(\bsl_loop_reg[4]_i_217_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_218 
       (.I0(\bsl_loop[4]_i_377_n_0 ),
        .I1(\bsl_loop[4]_i_378_n_0 ),
        .O(\bsl_loop_reg[4]_i_218_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_219 
       (.I0(\bsl_loop[4]_i_379_n_0 ),
        .I1(\bsl_loop[4]_i_380_n_0 ),
        .O(\bsl_loop_reg[4]_i_219_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_220 
       (.I0(\bsl_loop[4]_i_381_n_0 ),
        .I1(\bsl_loop[4]_i_382_n_0 ),
        .O(\bsl_loop_reg[4]_i_220_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_221 
       (.I0(\bsl_loop[4]_i_383_n_0 ),
        .I1(\bsl_loop[4]_i_384_n_0 ),
        .O(\bsl_loop_reg[4]_i_221_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_222 
       (.I0(\bsl_loop[4]_i_385_n_0 ),
        .I1(\bsl_loop[4]_i_386_n_0 ),
        .O(\bsl_loop_reg[4]_i_222_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_223 
       (.I0(\bsl_loop[4]_i_387_n_0 ),
        .I1(\bsl_loop[4]_i_388_n_0 ),
        .O(\bsl_loop_reg[4]_i_223_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_224 
       (.I0(\bsl_loop[4]_i_389_n_0 ),
        .I1(\bsl_loop[4]_i_390_n_0 ),
        .O(\bsl_loop_reg[4]_i_224_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_225 
       (.I0(\bsl_loop[4]_i_391_n_0 ),
        .I1(\bsl_loop[4]_i_392_n_0 ),
        .O(\bsl_loop_reg[4]_i_225_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_226 
       (.I0(\bsl_loop[4]_i_393_n_0 ),
        .I1(\bsl_loop[4]_i_394_n_0 ),
        .O(\bsl_loop_reg[4]_i_226_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_227 
       (.I0(\bsl_loop[4]_i_395_n_0 ),
        .I1(\bsl_loop[4]_i_396_n_0 ),
        .O(\bsl_loop_reg[4]_i_227_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_228 
       (.I0(\bsl_loop[4]_i_397_n_0 ),
        .I1(\bsl_loop[4]_i_398_n_0 ),
        .O(\bsl_loop_reg[4]_i_228_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_229 
       (.I0(\bsl_loop[4]_i_399_n_0 ),
        .I1(\bsl_loop[4]_i_400_n_0 ),
        .O(\bsl_loop_reg[4]_i_229_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_230 
       (.I0(\bsl_loop[4]_i_401_n_0 ),
        .I1(\bsl_loop[4]_i_402_n_0 ),
        .O(\bsl_loop_reg[4]_i_230_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_231 
       (.I0(\bsl_loop[4]_i_403_n_0 ),
        .I1(\bsl_loop[4]_i_404_n_0 ),
        .O(\bsl_loop_reg[4]_i_231_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_232 
       (.I0(\bsl_loop[4]_i_405_n_0 ),
        .I1(\bsl_loop[4]_i_406_n_0 ),
        .O(\bsl_loop_reg[4]_i_232_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_233 
       (.I0(\bsl_loop[4]_i_407_n_0 ),
        .I1(\bsl_loop[4]_i_408_n_0 ),
        .O(\bsl_loop_reg[4]_i_233_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_234 
       (.I0(\bsl_loop[4]_i_409_n_0 ),
        .I1(\bsl_loop[4]_i_410_n_0 ),
        .O(\bsl_loop_reg[4]_i_234_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_235 
       (.I0(\bsl_loop[4]_i_411_n_0 ),
        .I1(\bsl_loop[4]_i_412_n_0 ),
        .O(\bsl_loop_reg[4]_i_235_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_236 
       (.I0(\bsl_loop[4]_i_413_n_0 ),
        .I1(\bsl_loop[4]_i_414_n_0 ),
        .O(\bsl_loop_reg[4]_i_236_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \bsl_loop_reg[4]_i_24 
       (.I0(\bsl_loop_reg[4]_i_73_n_0 ),
        .I1(\bsl_loop_reg[4]_i_74_n_0 ),
        .O(bl_dac_set_lvl_start[4]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[4]_i_241 
       (.I0(\bsl_loop[4]_i_415_n_0 ),
        .I1(\bsl_loop[4]_i_416_n_0 ),
        .O(\bsl_loop_reg[4]_i_241_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_242 
       (.I0(\bsl_loop[4]_i_417_n_0 ),
        .I1(\bsl_loop[4]_i_418_n_0 ),
        .O(\bsl_loop_reg[4]_i_242_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_247 
       (.I0(\bsl_loop[4]_i_419_n_0 ),
        .I1(\bsl_loop[4]_i_420_n_0 ),
        .O(\bsl_loop_reg[4]_i_247_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_248 
       (.I0(\bsl_loop[4]_i_421_n_0 ),
        .I1(\bsl_loop[4]_i_422_n_0 ),
        .O(\bsl_loop_reg[4]_i_248_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \bsl_loop_reg[4]_i_25 
       (.I0(\bsl_loop_reg[4]_i_75_n_0 ),
        .I1(\bsl_loop_reg[4]_i_76_n_0 ),
        .O(sl_dac_rst_lvl_start[4]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \bsl_loop_reg[4]_i_253 
       (.I0(\bsl_loop[4]_i_423_n_0 ),
        .I1(\bsl_loop[4]_i_424_n_0 ),
        .O(\bsl_loop_reg[4]_i_253_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_254 
       (.I0(\bsl_loop[4]_i_425_n_0 ),
        .I1(\bsl_loop[4]_i_426_n_0 ),
        .O(\bsl_loop_reg[4]_i_254_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \bsl_loop_reg[4]_i_259 
       (.I0(\bsl_loop[4]_i_427_n_0 ),
        .I1(\bsl_loop[4]_i_428_n_0 ),
        .O(\bsl_loop_reg[4]_i_259_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_260 
       (.I0(\bsl_loop[4]_i_429_n_0 ),
        .I1(\bsl_loop[4]_i_430_n_0 ),
        .O(\bsl_loop_reg[4]_i_260_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_261 
       (.I0(\bsl_loop[4]_i_431_n_0 ),
        .I1(\bsl_loop[4]_i_432_n_0 ),
        .O(\bsl_loop_reg[4]_i_261_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_262 
       (.I0(\bsl_loop[4]_i_433_n_0 ),
        .I1(\bsl_loop[4]_i_434_n_0 ),
        .O(\bsl_loop_reg[4]_i_262_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_263 
       (.I0(\bsl_loop[4]_i_435_n_0 ),
        .I1(\bsl_loop[4]_i_436_n_0 ),
        .O(\bsl_loop_reg[4]_i_263_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_264 
       (.I0(\bsl_loop[4]_i_437_n_0 ),
        .I1(\bsl_loop[4]_i_438_n_0 ),
        .O(\bsl_loop_reg[4]_i_264_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_265 
       (.I0(\bsl_loop[4]_i_439_n_0 ),
        .I1(\bsl_loop[4]_i_440_n_0 ),
        .O(\bsl_loop_reg[4]_i_265_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_266 
       (.I0(\bsl_loop[4]_i_441_n_0 ),
        .I1(\bsl_loop[4]_i_442_n_0 ),
        .O(\bsl_loop_reg[4]_i_266_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_267 
       (.I0(\bsl_loop[4]_i_443_n_0 ),
        .I1(\bsl_loop[4]_i_444_n_0 ),
        .O(\bsl_loop_reg[4]_i_267_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_268 
       (.I0(\bsl_loop[4]_i_445_n_0 ),
        .I1(\bsl_loop[4]_i_446_n_0 ),
        .O(\bsl_loop_reg[4]_i_268_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_269 
       (.I0(\bsl_loop[4]_i_447_n_0 ),
        .I1(\bsl_loop[4]_i_448_n_0 ),
        .O(\bsl_loop_reg[4]_i_269_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_270 
       (.I0(\bsl_loop[4]_i_449_n_0 ),
        .I1(\bsl_loop[4]_i_450_n_0 ),
        .O(\bsl_loop_reg[4]_i_270_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_271 
       (.I0(\bsl_loop[4]_i_451_n_0 ),
        .I1(\bsl_loop[4]_i_452_n_0 ),
        .O(\bsl_loop_reg[4]_i_271_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_272 
       (.I0(\bsl_loop[4]_i_453_n_0 ),
        .I1(\bsl_loop[4]_i_454_n_0 ),
        .O(\bsl_loop_reg[4]_i_272_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_273 
       (.I0(\bsl_loop[4]_i_455_n_0 ),
        .I1(\bsl_loop[4]_i_456_n_0 ),
        .O(\bsl_loop_reg[4]_i_273_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_274 
       (.I0(\bsl_loop[4]_i_457_n_0 ),
        .I1(\bsl_loop[4]_i_458_n_0 ),
        .O(\bsl_loop_reg[4]_i_274_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_65 
       (.I0(\bsl_loop[4]_i_122_n_0 ),
        .I1(\bsl_loop[4]_i_123_n_0 ),
        .O(\bsl_loop_reg[4]_i_65_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_66 
       (.I0(\bsl_loop[4]_i_124_n_0 ),
        .I1(\bsl_loop[4]_i_125_n_0 ),
        .O(\bsl_loop_reg[4]_i_66_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_67 
       (.I0(\bsl_loop[4]_i_126_n_0 ),
        .I1(\bsl_loop[4]_i_127_n_0 ),
        .O(\bsl_loop_reg[4]_i_67_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_68 
       (.I0(\bsl_loop[4]_i_128_n_0 ),
        .I1(\bsl_loop[4]_i_129_n_0 ),
        .O(\bsl_loop_reg[4]_i_68_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_69 
       (.I0(\bsl_loop[4]_i_130_n_0 ),
        .I1(\bsl_loop[4]_i_131_n_0 ),
        .O(\bsl_loop_reg[4]_i_69_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_70 
       (.I0(\bsl_loop[4]_i_132_n_0 ),
        .I1(\bsl_loop[4]_i_133_n_0 ),
        .O(\bsl_loop_reg[4]_i_70_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_71 
       (.I0(\bsl_loop[4]_i_134_n_0 ),
        .I1(\bsl_loop[4]_i_135_n_0 ),
        .O(\bsl_loop_reg[4]_i_71_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_72 
       (.I0(\bsl_loop[4]_i_136_n_0 ),
        .I1(\bsl_loop[4]_i_137_n_0 ),
        .O(\bsl_loop_reg[4]_i_72_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_73 
       (.I0(\bsl_loop[4]_i_138_n_0 ),
        .I1(\bsl_loop[4]_i_139_n_0 ),
        .O(\bsl_loop_reg[4]_i_73_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_74 
       (.I0(\bsl_loop[4]_i_140_n_0 ),
        .I1(\bsl_loop[4]_i_141_n_0 ),
        .O(\bsl_loop_reg[4]_i_74_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_75 
       (.I0(\bsl_loop[4]_i_142_n_0 ),
        .I1(\bsl_loop[4]_i_143_n_0 ),
        .O(\bsl_loop_reg[4]_i_75_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_76 
       (.I0(\bsl_loop[4]_i_144_n_0 ),
        .I1(\bsl_loop[4]_i_145_n_0 ),
        .O(\bsl_loop_reg[4]_i_76_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_87 
       (.I0(\bsl_loop[4]_i_161_n_0 ),
        .I1(\bsl_loop[4]_i_162_n_0 ),
        .O(\bsl_loop_reg[4]_i_87_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_88 
       (.I0(\bsl_loop[4]_i_163_n_0 ),
        .I1(\bsl_loop[4]_i_164_n_0 ),
        .O(\bsl_loop_reg[4]_i_88_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_89 
       (.I0(\bsl_loop[4]_i_165_n_0 ),
        .I1(\bsl_loop[4]_i_166_n_0 ),
        .O(\bsl_loop_reg[4]_i_89_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \bsl_loop_reg[4]_i_90 
       (.I0(\bsl_loop[4]_i_167_n_0 ),
        .I1(\bsl_loop[4]_i_168_n_0 ),
        .O(\bsl_loop_reg[4]_i_90_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  LUT4 #(
    .INIT(16'hE282)) 
    \failure_counter[0]_i_14 
       (.I0(\misc_cnfg_bits_reg[147]_0 [1]),
        .I1(\prdata_sr_reg[158] [24]),
        .I2(\prdata_sr_reg[158] [23]),
        .I3(\misc_cnfg_bits_reg[147]_0 [0]),
        .O(\misc_cnfg_bits_reg[1]_0 ));
  FDCE \fsm_cmd_bits_reg[0] 
       (.C(sclk),
        .CE(fsm_cmd_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\fsm_cmd_bits_reg[3]_1 [0]));
  FDCE \fsm_cmd_bits_reg[1] 
       (.C(sclk),
        .CE(fsm_cmd_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\fsm_cmd_bits_reg[3]_1 [1]));
  FDCE \fsm_cmd_bits_reg[2] 
       (.C(sclk),
        .CE(fsm_cmd_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\fsm_cmd_bits_reg[3]_1 [2]));
  FDCE \fsm_cmd_bits_reg[3] 
       (.C(sclk),
        .CE(fsm_cmd_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\fsm_cmd_bits_reg[3]_1 [3]));
  FDCE fsm_go_reg
       (.C(sclk),
        .CE(1'b1),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(u_itrx_apbm_spi_n_149),
        .Q(fsm_go));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00105555)) 
    \mask[40]_i_6 
       (.I0(\misc_cnfg_bits_reg[10]_0 ),
        .I1(\mask[42]_i_13 ),
        .I2(\misc_cnfg_bits_reg[147]_0 [9]),
        .I3(\mask[40]_i_2 ),
        .I4(\misc_cnfg_bits_reg[147]_0 [8]),
        .O(\rangei_reg[3]_rep ));
  LUT6 #(
    .INIT(64'h0000510055555555)) 
    \mask[41]_i_6 
       (.I0(\misc_cnfg_bits_reg[10]_1 ),
        .I1(\mask[41]_i_2 ),
        .I2(\mask[41]_i_2_0 ),
        .I3(\misc_cnfg_bits_reg[10]_2 ),
        .I4(\mask[41]_i_2_1 ),
        .I5(\misc_cnfg_bits_reg[147]_0 [8]),
        .O(\misc_cnfg_bits_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEAAAA)) 
    \mask[44]_i_15 
       (.I0(\misc_cnfg_bits_reg[12]_0 ),
        .I1(\mask[44]_i_6 ),
        .I2(\mask[44]_i_6_0 ),
        .I3(\mask[44]_i_6_1 ),
        .I4(\misc_cnfg_bits_reg[147]_0 [9]),
        .I5(\misc_cnfg_bits_reg[147]_0 [8]),
        .O(\misc_cnfg_bits_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mask[45]_i_14 
       (.I0(\misc_cnfg_bits_reg[147]_0 [9]),
        .I1(\mask[42]_i_13 ),
        .O(\misc_cnfg_bits_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \mask[45]_i_16 
       (.I0(\misc_cnfg_bits_reg[12]_0 ),
        .I1(\mask[45]_i_6 ),
        .I2(\misc_cnfg_bits_reg[147]_0 [9]),
        .I3(\misc_cnfg_bits_reg[147]_0 [8]),
        .O(\misc_cnfg_bits_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \mask[46]_i_21 
       (.I0(\misc_cnfg_bits_reg[12]_0 ),
        .I1(\mask[46]_i_7 ),
        .I2(\misc_cnfg_bits_reg[147]_0 [9]),
        .I3(\misc_cnfg_bits_reg[147]_0 [8]),
        .O(\misc_cnfg_bits_reg[10]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mask[47]_i_32 
       (.I0(\misc_cnfg_bits_reg[147]_0 [9]),
        .I1(\misc_cnfg_bits_reg[147]_0 [8]),
        .O(\misc_cnfg_bits_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFFFDDF)) 
    \mask[47]_i_33 
       (.I0(\mask[47]_i_27 ),
        .I1(\misc_cnfg_bits_reg[147]_0 [11]),
        .I2(\misc_cnfg_bits_reg[147]_0 [10]),
        .I3(\misc_cnfg_bits_reg[147]_0 [9]),
        .I4(\misc_cnfg_bits_reg[11]_0 ),
        .O(\misc_cnfg_bits_reg[12]_0 ));
  FDCE \misc_cnfg_bits_reg[0] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\misc_cnfg_bits_reg[147]_0 [0]));
  FDCE \misc_cnfg_bits_reg[100] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\misc_cnfg_bits_reg[147]_0 [85]));
  FDCE \misc_cnfg_bits_reg[101] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\misc_cnfg_bits_reg[147]_0 [86]));
  FDCE \misc_cnfg_bits_reg[102] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\misc_cnfg_bits_reg[147]_0 [87]));
  FDCE \misc_cnfg_bits_reg[103] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\misc_cnfg_bits_reg[147]_0 [88]));
  FDCE \misc_cnfg_bits_reg[104] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\misc_cnfg_bits_reg[147]_0 [89]));
  FDCE \misc_cnfg_bits_reg[105] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\misc_cnfg_bits_reg[147]_0 [90]));
  FDCE \misc_cnfg_bits_reg[106] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\misc_cnfg_bits_reg[147]_0 [91]));
  FDCE \misc_cnfg_bits_reg[107] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\misc_cnfg_bits_reg[147]_0 [92]));
  FDCE \misc_cnfg_bits_reg[108] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\misc_cnfg_bits_reg[147]_0 [93]));
  FDCE \misc_cnfg_bits_reg[109] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\misc_cnfg_bits_reg[147]_0 [94]));
  FDCE \misc_cnfg_bits_reg[10] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\misc_cnfg_bits_reg[147]_0 [9]));
  FDCE \misc_cnfg_bits_reg[110] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\misc_cnfg_bits_reg[147]_0 [95]));
  FDCE \misc_cnfg_bits_reg[111] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\misc_cnfg_bits_reg[147]_0 [96]));
  FDCE \misc_cnfg_bits_reg[112] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\misc_cnfg_bits_reg[147]_0 [97]));
  FDCE \misc_cnfg_bits_reg[113] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\misc_cnfg_bits_reg[147]_0 [98]));
  FDCE \misc_cnfg_bits_reg[114] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\misc_cnfg_bits_reg[147]_0 [99]));
  FDCE \misc_cnfg_bits_reg[115] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\misc_cnfg_bits_reg[147]_0 [100]));
  FDCE \misc_cnfg_bits_reg[116] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\misc_cnfg_bits_reg[147]_0 [101]));
  FDCE \misc_cnfg_bits_reg[117] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\misc_cnfg_bits_reg[147]_0 [102]));
  FDCE \misc_cnfg_bits_reg[118] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\misc_cnfg_bits_reg[147]_0 [103]));
  FDCE \misc_cnfg_bits_reg[119] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\misc_cnfg_bits_reg[147]_0 [104]));
  FDCE \misc_cnfg_bits_reg[11] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\misc_cnfg_bits_reg[147]_0 [10]));
  FDCE \misc_cnfg_bits_reg[120] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\misc_cnfg_bits_reg[147]_0 [105]));
  FDCE \misc_cnfg_bits_reg[121] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\misc_cnfg_bits_reg[147]_0 [106]));
  FDCE \misc_cnfg_bits_reg[122] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\misc_cnfg_bits_reg[147]_0 [107]));
  FDCE \misc_cnfg_bits_reg[123] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\misc_cnfg_bits_reg[147]_0 [108]));
  FDCE \misc_cnfg_bits_reg[124] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\misc_cnfg_bits_reg[147]_0 [109]));
  FDCE \misc_cnfg_bits_reg[125] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\misc_cnfg_bits_reg[147]_0 [110]));
  FDCE \misc_cnfg_bits_reg[126] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\misc_cnfg_bits_reg[147]_0 [111]));
  FDCE \misc_cnfg_bits_reg[127] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\misc_cnfg_bits_reg[147]_0 [112]));
  FDCE \misc_cnfg_bits_reg[128] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\misc_cnfg_bits_reg[147]_0 [113]));
  FDCE \misc_cnfg_bits_reg[129] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\misc_cnfg_bits_reg[147]_0 [114]));
  FDCE \misc_cnfg_bits_reg[12] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\misc_cnfg_bits_reg[147]_0 [11]));
  FDCE \misc_cnfg_bits_reg[130] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\misc_cnfg_bits_reg[147]_0 [115]));
  FDCE \misc_cnfg_bits_reg[131] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\misc_cnfg_bits_reg[147]_0 [116]));
  FDCE \misc_cnfg_bits_reg[132] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\misc_cnfg_bits_reg[147]_0 [117]));
  FDCE \misc_cnfg_bits_reg[133] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\misc_cnfg_bits_reg[147]_0 [118]));
  FDCE \misc_cnfg_bits_reg[134] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\misc_cnfg_bits_reg[147]_0 [119]));
  FDCE \misc_cnfg_bits_reg[135] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\misc_cnfg_bits_reg[147]_0 [120]));
  FDCE \misc_cnfg_bits_reg[136] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\misc_cnfg_bits_reg[147]_0 [121]));
  FDCE \misc_cnfg_bits_reg[137] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\misc_cnfg_bits_reg[147]_0 [122]));
  FDCE \misc_cnfg_bits_reg[138] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\misc_cnfg_bits_reg[147]_0 [123]));
  FDCE \misc_cnfg_bits_reg[139] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\misc_cnfg_bits_reg[147]_0 [124]));
  FDCE \misc_cnfg_bits_reg[13] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\misc_cnfg_bits_reg[147]_0 [12]));
  FDCE \misc_cnfg_bits_reg[140] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\misc_cnfg_bits_reg[147]_0 [125]));
  FDCE \misc_cnfg_bits_reg[141] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\misc_cnfg_bits_reg[147]_0 [126]));
  FDCE \misc_cnfg_bits_reg[142] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\misc_cnfg_bits_reg[147]_0 [127]));
  FDCE \misc_cnfg_bits_reg[143] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\misc_cnfg_bits_reg[147]_0 [128]));
  FDCE \misc_cnfg_bits_reg[144] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\misc_cnfg_bits_reg[147]_0 [129]));
  FDCE \misc_cnfg_bits_reg[145] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\misc_cnfg_bits_reg[147]_0 [130]));
  FDCE \misc_cnfg_bits_reg[146] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\misc_cnfg_bits_reg[147]_0 [131]));
  FDCE \misc_cnfg_bits_reg[147] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\misc_cnfg_bits_reg[147]_0 [132]));
  FDCE \misc_cnfg_bits_reg[14] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\misc_cnfg_bits_reg[147]_0 [13]));
  FDCE \misc_cnfg_bits_reg[15] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\misc_cnfg_bits_reg[147]_0 [14]));
  FDCE \misc_cnfg_bits_reg[16] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\misc_cnfg_bits_reg[147]_0 [15]));
  FDCE \misc_cnfg_bits_reg[17] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\misc_cnfg_bits_reg[147]_0 [16]));
  FDCE \misc_cnfg_bits_reg[18] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\misc_cnfg_bits_reg[147]_0 [17]));
  FDCE \misc_cnfg_bits_reg[19] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\misc_cnfg_bits_reg[147]_0 [18]));
  FDCE \misc_cnfg_bits_reg[1] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\misc_cnfg_bits_reg[147]_0 [1]));
  FDCE \misc_cnfg_bits_reg[20] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\misc_cnfg_bits_reg[147]_0 [19]));
  FDCE \misc_cnfg_bits_reg[21] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\misc_cnfg_bits_reg[147]_0 [20]));
  FDCE \misc_cnfg_bits_reg[22] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\misc_cnfg_bits_reg[147]_0 [21]));
  FDCE \misc_cnfg_bits_reg[23] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\misc_cnfg_bits_reg[147]_0 [22]));
  FDCE \misc_cnfg_bits_reg[24] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\misc_cnfg_bits_reg[147]_0 [23]));
  FDCE \misc_cnfg_bits_reg[25] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\misc_cnfg_bits_reg[147]_0 [24]));
  FDCE \misc_cnfg_bits_reg[26] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(pw_set_cycle[0]));
  FDCE \misc_cnfg_bits_reg[27] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(pw_set_cycle[1]));
  FDCE \misc_cnfg_bits_reg[28] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(pw_set_cycle[2]));
  FDCE \misc_cnfg_bits_reg[29] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(pw_set_cycle[3]));
  FDCE \misc_cnfg_bits_reg[2] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\misc_cnfg_bits_reg[147]_0 [2]));
  FDCE \misc_cnfg_bits_reg[30] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(pw_set_cycle[4]));
  FDCE \misc_cnfg_bits_reg[31] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(pw_set_cycle[5]));
  FDCE \misc_cnfg_bits_reg[32] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(pw_set_cycle[6]));
  FDCE \misc_cnfg_bits_reg[33] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\misc_cnfg_bits_reg[147]_0 [25]));
  FDCE \misc_cnfg_bits_reg[34] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\misc_cnfg_bits_reg[147]_0 [26]));
  FDCE \misc_cnfg_bits_reg[35] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\misc_cnfg_bits_reg[147]_0 [27]));
  FDCE \misc_cnfg_bits_reg[36] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\misc_cnfg_bits_reg[147]_0 [28]));
  FDCE \misc_cnfg_bits_reg[37] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\misc_cnfg_bits_reg[147]_0 [29]));
  FDCE \misc_cnfg_bits_reg[38] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\misc_cnfg_bits_reg[147]_0 [30]));
  FDCE \misc_cnfg_bits_reg[39] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\misc_cnfg_bits_reg[147]_0 [31]));
  FDCE \misc_cnfg_bits_reg[3] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\misc_cnfg_bits_reg[147]_0 [3]));
  FDCE \misc_cnfg_bits_reg[40] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\misc_cnfg_bits_reg[147]_0 [32]));
  FDCE \misc_cnfg_bits_reg[41] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\misc_cnfg_bits_reg[147]_0 [33]));
  FDCE \misc_cnfg_bits_reg[42] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\misc_cnfg_bits_reg[147]_0 [34]));
  FDCE \misc_cnfg_bits_reg[43] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\misc_cnfg_bits_reg[147]_0 [35]));
  FDCE \misc_cnfg_bits_reg[44] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\misc_cnfg_bits_reg[147]_0 [36]));
  FDCE \misc_cnfg_bits_reg[45] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\misc_cnfg_bits_reg[147]_0 [37]));
  FDCE \misc_cnfg_bits_reg[46] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\misc_cnfg_bits_reg[147]_0 [38]));
  FDCE \misc_cnfg_bits_reg[47] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(pw_rst_cycle[0]));
  FDCE \misc_cnfg_bits_reg[48] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(pw_rst_cycle[1]));
  FDCE \misc_cnfg_bits_reg[49] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(pw_rst_cycle[2]));
  FDCE \misc_cnfg_bits_reg[4] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\misc_cnfg_bits_reg[147]_0 [4]));
  FDCE \misc_cnfg_bits_reg[50] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(pw_rst_cycle[3]));
  FDCE \misc_cnfg_bits_reg[51] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(pw_rst_cycle[4]));
  FDCE \misc_cnfg_bits_reg[52] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(pw_rst_cycle[5]));
  FDCE \misc_cnfg_bits_reg[53] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(pw_rst_cycle[6]));
  FDCE \misc_cnfg_bits_reg[54] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\misc_cnfg_bits_reg[147]_0 [39]));
  FDCE \misc_cnfg_bits_reg[55] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\misc_cnfg_bits_reg[147]_0 [40]));
  FDCE \misc_cnfg_bits_reg[56] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\misc_cnfg_bits_reg[147]_0 [41]));
  FDCE \misc_cnfg_bits_reg[57] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\misc_cnfg_bits_reg[147]_0 [42]));
  FDCE \misc_cnfg_bits_reg[58] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\misc_cnfg_bits_reg[147]_0 [43]));
  FDCE \misc_cnfg_bits_reg[59] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\misc_cnfg_bits_reg[147]_0 [44]));
  FDCE \misc_cnfg_bits_reg[5] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\misc_cnfg_bits_reg[147]_0 [5]));
  FDCE \misc_cnfg_bits_reg[60] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\misc_cnfg_bits_reg[147]_0 [45]));
  FDCE \misc_cnfg_bits_reg[61] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\misc_cnfg_bits_reg[147]_0 [46]));
  FDCE \misc_cnfg_bits_reg[62] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\misc_cnfg_bits_reg[147]_0 [47]));
  FDCE \misc_cnfg_bits_reg[63] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\misc_cnfg_bits_reg[147]_0 [48]));
  FDCE \misc_cnfg_bits_reg[64] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\misc_cnfg_bits_reg[147]_0 [49]));
  FDCE \misc_cnfg_bits_reg[65] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\misc_cnfg_bits_reg[147]_0 [50]));
  FDCE \misc_cnfg_bits_reg[66] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\misc_cnfg_bits_reg[147]_0 [51]));
  FDCE \misc_cnfg_bits_reg[67] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\misc_cnfg_bits_reg[147]_0 [52]));
  FDCE \misc_cnfg_bits_reg[68] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\misc_cnfg_bits_reg[147]_0 [53]));
  FDCE \misc_cnfg_bits_reg[69] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\misc_cnfg_bits_reg[147]_0 [54]));
  FDCE \misc_cnfg_bits_reg[6] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\misc_cnfg_bits_reg[147]_0 [6]));
  FDCE \misc_cnfg_bits_reg[70] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\misc_cnfg_bits_reg[147]_0 [55]));
  FDCE \misc_cnfg_bits_reg[71] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\misc_cnfg_bits_reg[147]_0 [56]));
  FDCE \misc_cnfg_bits_reg[72] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\misc_cnfg_bits_reg[147]_0 [57]));
  FDCE \misc_cnfg_bits_reg[73] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\misc_cnfg_bits_reg[147]_0 [58]));
  FDCE \misc_cnfg_bits_reg[74] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\misc_cnfg_bits_reg[147]_0 [59]));
  FDCE \misc_cnfg_bits_reg[75] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\misc_cnfg_bits_reg[147]_0 [60]));
  FDCE \misc_cnfg_bits_reg[76] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\misc_cnfg_bits_reg[147]_0 [61]));
  FDCE \misc_cnfg_bits_reg[77] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\misc_cnfg_bits_reg[147]_0 [62]));
  FDCE \misc_cnfg_bits_reg[78] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\misc_cnfg_bits_reg[147]_0 [63]));
  FDCE \misc_cnfg_bits_reg[79] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\misc_cnfg_bits_reg[147]_0 [64]));
  FDCE \misc_cnfg_bits_reg[7] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\misc_cnfg_bits_reg[147]_0 [7]));
  FDCE \misc_cnfg_bits_reg[80] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\misc_cnfg_bits_reg[147]_0 [65]));
  FDCE \misc_cnfg_bits_reg[81] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\misc_cnfg_bits_reg[147]_0 [66]));
  FDCE \misc_cnfg_bits_reg[82] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\misc_cnfg_bits_reg[147]_0 [67]));
  FDCE \misc_cnfg_bits_reg[83] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\misc_cnfg_bits_reg[147]_0 [68]));
  FDCE \misc_cnfg_bits_reg[84] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\misc_cnfg_bits_reg[147]_0 [69]));
  FDCE \misc_cnfg_bits_reg[85] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\misc_cnfg_bits_reg[147]_0 [70]));
  FDCE \misc_cnfg_bits_reg[86] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\misc_cnfg_bits_reg[147]_0 [71]));
  FDCE \misc_cnfg_bits_reg[87] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\misc_cnfg_bits_reg[147]_0 [72]));
  FDCE \misc_cnfg_bits_reg[88] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\misc_cnfg_bits_reg[147]_0 [73]));
  FDCE \misc_cnfg_bits_reg[89] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\misc_cnfg_bits_reg[147]_0 [74]));
  FDCE \misc_cnfg_bits_reg[8] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\misc_cnfg_bits_reg_n_0_[8] ));
  FDCE \misc_cnfg_bits_reg[90] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\misc_cnfg_bits_reg[147]_0 [75]));
  FDCE \misc_cnfg_bits_reg[91] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\misc_cnfg_bits_reg[147]_0 [76]));
  FDCE \misc_cnfg_bits_reg[92] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\misc_cnfg_bits_reg[147]_0 [77]));
  FDCE \misc_cnfg_bits_reg[93] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\misc_cnfg_bits_reg[147]_0 [78]));
  FDCE \misc_cnfg_bits_reg[94] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\misc_cnfg_bits_reg[147]_0 [79]));
  FDCE \misc_cnfg_bits_reg[95] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\misc_cnfg_bits_reg[147]_0 [80]));
  FDCE \misc_cnfg_bits_reg[96] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\misc_cnfg_bits_reg[147]_0 [81]));
  FDCE \misc_cnfg_bits_reg[97] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\misc_cnfg_bits_reg[147]_0 [82]));
  FDCE \misc_cnfg_bits_reg[98] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\misc_cnfg_bits_reg[147]_0 [83]));
  FDCE \misc_cnfg_bits_reg[99] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\misc_cnfg_bits_reg[147]_0 [84]));
  FDCE \misc_cnfg_bits_reg[9] 
       (.C(sclk),
        .CE(misc_cnfg_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\misc_cnfg_bits_reg[147]_0 [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[150]_i_31 
       (.I0(\misc_cnfg_bits_reg[147]_0 [126]),
        .I1(\prdata_sr_reg[158] [14]),
        .I2(\misc_cnfg_bits_reg[147]_0 [125]),
        .I3(\prdata_sr_reg[158] [13]),
        .O(\misc_cnfg_bits_reg[141]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[150]_i_32 
       (.I0(\misc_cnfg_bits_reg[147]_0 [124]),
        .I1(\prdata_sr_reg[158] [12]),
        .I2(\misc_cnfg_bits_reg[147]_0 [123]),
        .I3(\prdata_sr_reg[158] [11]),
        .O(\misc_cnfg_bits_reg[141]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[150]_i_33 
       (.I0(\misc_cnfg_bits_reg[147]_0 [122]),
        .I1(\prdata_sr_reg[158] [10]),
        .I2(\misc_cnfg_bits_reg[147]_0 [121]),
        .I3(\prdata_sr_reg[158] [9]),
        .O(\misc_cnfg_bits_reg[141]_0 [0]));
  LUT5 #(
    .INIT(32'hA808FEAE)) 
    \prdata_sr[152]_i_31 
       (.I0(\prdata_sr[152]_i_43_n_0 ),
        .I1(\pw_loop[7]_i_26_0 [7]),
        .I2(\wl_loop_reg[5] ),
        .I3(next_pw_loop0[7]),
        .I4(\bsl_loop[4]_i_102_n_0 ),
        .O(\prdata_sr[152]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00E20000FFFF00E2)) 
    \prdata_sr[152]_i_32 
       (.I0(\pw_loop[7]_i_26_0 [4]),
        .I1(\wl_loop_reg[5] ),
        .I2(next_pw_loop0[4]),
        .I3(\bsl_loop[4]_i_105_n_0 ),
        .I4(\pw_loop[5]_i_12_n_0 ),
        .I5(\bsl_loop[4]_i_104_n_0 ),
        .O(\prdata_sr[152]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \prdata_sr[152]_i_33 
       (.I0(\pw_loop[3]_i_12_n_0 ),
        .I1(\bsl_loop[4]_i_106_n_0 ),
        .I2(\pw_loop[2]_i_12_n_0 ),
        .I3(\bsl_loop[4]_i_107_n_0 ),
        .O(\prdata_sr[152]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \prdata_sr[152]_i_34 
       (.I0(\pw_loop[1]_i_12_n_0 ),
        .I1(\bsl_loop[4]_i_108_n_0 ),
        .I2(\pw_loop[0]_i_12_n_0 ),
        .I3(\bsl_loop[4]_i_109_n_0 ),
        .O(\prdata_sr[152]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \prdata_sr[152]_i_35 
       (.I0(\prdata_sr[152]_i_44_n_0 ),
        .I1(\bsl_loop[4]_i_103_n_0 ),
        .I2(next_pw_loop0[6]),
        .I3(\wl_loop_reg[5] ),
        .I4(\pw_loop[7]_i_26_0 [6]),
        .O(\prdata_sr[152]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    \prdata_sr[152]_i_36 
       (.I0(\pw_loop[5]_i_12_n_0 ),
        .I1(\bsl_loop[4]_i_104_n_0 ),
        .I2(\bsl_loop[4]_i_105_n_0 ),
        .I3(next_pw_loop0[4]),
        .I4(\wl_loop_reg[5] ),
        .I5(\pw_loop[7]_i_26_0 [4]),
        .O(\prdata_sr[152]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \prdata_sr[152]_i_37 
       (.I0(\pw_loop[3]_i_12_n_0 ),
        .I1(\bsl_loop[4]_i_106_n_0 ),
        .I2(\bsl_loop[4]_i_107_n_0 ),
        .I3(\pw_loop[2]_i_12_n_0 ),
        .O(\prdata_sr[152]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \prdata_sr[152]_i_38 
       (.I0(\pw_loop[1]_i_12_n_0 ),
        .I1(\bsl_loop[4]_i_108_n_0 ),
        .I2(\bsl_loop[4]_i_109_n_0 ),
        .I3(\pw_loop[0]_i_12_n_0 ),
        .O(\prdata_sr[152]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \prdata_sr[152]_i_43 
       (.I0(\pw_loop[7]_i_26_0 [6]),
        .I1(\wl_loop_reg[5] ),
        .I2(next_pw_loop0[6]),
        .I3(\bsl_loop[4]_i_103_n_0 ),
        .O(\prdata_sr[152]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \prdata_sr[152]_i_44 
       (.I0(\pw_loop[7]_i_26_0 [7]),
        .I1(\wl_loop_reg[5] ),
        .I2(next_pw_loop0[7]),
        .I3(\bsl_loop[4]_i_102_n_0 ),
        .O(\prdata_sr[152]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \prdata_sr[152]_i_6 
       (.I0(set_rst_loop_reg_1),
        .I1(set_rst_loop_reg),
        .I2(\bsl_loop_reg[0] ),
        .O(\bsl_loop[4]_i_26_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \prdata_sr_reg[152]_i_17 
       (.CI(1'b0),
        .CO({\pw_loop_reg[7] ,\prdata_sr_reg[152]_i_17_n_1 ,\prdata_sr_reg[152]_i_17_n_2 ,\prdata_sr_reg[152]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({\prdata_sr[152]_i_31_n_0 ,\prdata_sr[152]_i_32_n_0 ,\prdata_sr[152]_i_33_n_0 ,\prdata_sr[152]_i_34_n_0 }),
        .O(\NLW_prdata_sr_reg[152]_i_17_O_UNCONNECTED [3:0]),
        .S({\prdata_sr[152]_i_35_n_0 ,\prdata_sr[152]_i_36_n_0 ,\prdata_sr[152]_i_37_n_0 ,\prdata_sr[152]_i_38_n_0 }));
  FDCE \prog_cnfg_bits_reg[0][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[0]_15 [0]));
  FDCE \prog_cnfg_bits_reg[0][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[0]_15 [100]));
  FDCE \prog_cnfg_bits_reg[0][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[0]_15 [101]));
  FDCE \prog_cnfg_bits_reg[0][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[0]_15 [102]));
  FDCE \prog_cnfg_bits_reg[0][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[0]_15 [103]));
  FDCE \prog_cnfg_bits_reg[0][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[0]_15 [104]));
  FDCE \prog_cnfg_bits_reg[0][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[0]_15 [105]));
  FDCE \prog_cnfg_bits_reg[0][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[0]_15 [106]));
  FDCE \prog_cnfg_bits_reg[0][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[0]_15 [107]));
  FDCE \prog_cnfg_bits_reg[0][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[0]_15 [108]));
  FDCE \prog_cnfg_bits_reg[0][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[0]_15 [109]));
  FDCE \prog_cnfg_bits_reg[0][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[0]_15 [10]));
  FDCE \prog_cnfg_bits_reg[0][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[0]_15 [110]));
  FDCE \prog_cnfg_bits_reg[0][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[0]_15 [111]));
  FDCE \prog_cnfg_bits_reg[0][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[0]_15 [112]));
  FDCE \prog_cnfg_bits_reg[0][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[0]_15 [113]));
  FDCE \prog_cnfg_bits_reg[0][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[0]_15 [114]));
  FDCE \prog_cnfg_bits_reg[0][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[0]_15 [115]));
  FDCE \prog_cnfg_bits_reg[0][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[0]_15 [116]));
  FDCE \prog_cnfg_bits_reg[0][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[0]_15 [117]));
  FDCE \prog_cnfg_bits_reg[0][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[0]_15 [118]));
  FDCE \prog_cnfg_bits_reg[0][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[0]_15 [119]));
  FDCE \prog_cnfg_bits_reg[0][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[0]_15 [11]));
  FDCE \prog_cnfg_bits_reg[0][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[0]_15 [120]));
  FDCE \prog_cnfg_bits_reg[0][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[0]_15 [121]));
  FDCE \prog_cnfg_bits_reg[0][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[0]_15 [122]));
  FDCE \prog_cnfg_bits_reg[0][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[0]_15 [123]));
  FDCE \prog_cnfg_bits_reg[0][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[0]_15 [124]));
  FDCE \prog_cnfg_bits_reg[0][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[0]_15 [125]));
  FDCE \prog_cnfg_bits_reg[0][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[0]_15 [126]));
  FDCE \prog_cnfg_bits_reg[0][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[0]_15 [127]));
  FDCE \prog_cnfg_bits_reg[0][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[0]_15 [128]));
  FDCE \prog_cnfg_bits_reg[0][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[0]_15 [129]));
  FDCE \prog_cnfg_bits_reg[0][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[0]_15 [12]));
  FDCE \prog_cnfg_bits_reg[0][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[0]_15 [130]));
  FDCE \prog_cnfg_bits_reg[0][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[0]_15 [131]));
  FDCE \prog_cnfg_bits_reg[0][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[0]_15 [132]));
  FDCE \prog_cnfg_bits_reg[0][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[0]_15 [133]));
  FDCE \prog_cnfg_bits_reg[0][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[0]_15 [134]));
  FDCE \prog_cnfg_bits_reg[0][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[0]_15 [135]));
  FDCE \prog_cnfg_bits_reg[0][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[0]_15 [136]));
  FDCE \prog_cnfg_bits_reg[0][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[0]_15 [137]));
  FDCE \prog_cnfg_bits_reg[0][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[0]_15 [138]));
  FDCE \prog_cnfg_bits_reg[0][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[0]_15 [139]));
  FDCE \prog_cnfg_bits_reg[0][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[0]_15 [13]));
  FDCE \prog_cnfg_bits_reg[0][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[0]_15 [140]));
  FDCE \prog_cnfg_bits_reg[0][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[0]_15 [141]));
  FDCE \prog_cnfg_bits_reg[0][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[0]_15 [142]));
  FDCE \prog_cnfg_bits_reg[0][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[0]_15 [143]));
  FDCE \prog_cnfg_bits_reg[0][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[0]_15 [144]));
  FDCE \prog_cnfg_bits_reg[0][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[0]_15 [145]));
  FDCE \prog_cnfg_bits_reg[0][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[0]_15 [146]));
  FDCE \prog_cnfg_bits_reg[0][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[0]_15 [147]));
  FDCE \prog_cnfg_bits_reg[0][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[0]_15 [148]));
  FDCE \prog_cnfg_bits_reg[0][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[0]_15 [149]));
  FDCE \prog_cnfg_bits_reg[0][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[0]_15 [14]));
  FDCE \prog_cnfg_bits_reg[0][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[0]_15 [150]));
  FDCE \prog_cnfg_bits_reg[0][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[0]_15 [151]));
  FDCE \prog_cnfg_bits_reg[0][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[0]_15 [152]));
  FDCE \prog_cnfg_bits_reg[0][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[0]_15 [153]));
  FDCE \prog_cnfg_bits_reg[0][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[0]_15 [154]));
  FDCE \prog_cnfg_bits_reg[0][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[0]_15 [155]));
  FDCE \prog_cnfg_bits_reg[0][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[0]_15 [156]));
  FDCE \prog_cnfg_bits_reg[0][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[0]_15 [157]));
  FDCE \prog_cnfg_bits_reg[0][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[0]_15 [158]));
  FDCE \prog_cnfg_bits_reg[0][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[0]_15 [159]));
  FDCE \prog_cnfg_bits_reg[0][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[0]_15 [15]));
  FDCE \prog_cnfg_bits_reg[0][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[0]_15 [16]));
  FDCE \prog_cnfg_bits_reg[0][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[0]_15 [17]));
  FDCE \prog_cnfg_bits_reg[0][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[0]_15 [18]));
  FDCE \prog_cnfg_bits_reg[0][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[0]_15 [19]));
  FDCE \prog_cnfg_bits_reg[0][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[0]_15 [1]));
  FDCE \prog_cnfg_bits_reg[0][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[0]_15 [20]));
  FDCE \prog_cnfg_bits_reg[0][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[0]_15 [21]));
  FDCE \prog_cnfg_bits_reg[0][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[0]_15 [22]));
  FDCE \prog_cnfg_bits_reg[0][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[0]_15 [23]));
  FDCE \prog_cnfg_bits_reg[0][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[0]_15 [24]));
  FDCE \prog_cnfg_bits_reg[0][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[0]_15 [25]));
  FDCE \prog_cnfg_bits_reg[0][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[0]_15 [26]));
  FDCE \prog_cnfg_bits_reg[0][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[0]_15 [27]));
  FDCE \prog_cnfg_bits_reg[0][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[0]_15 [28]));
  FDCE \prog_cnfg_bits_reg[0][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[0]_15 [29]));
  FDCE \prog_cnfg_bits_reg[0][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[0]_15 [2]));
  FDCE \prog_cnfg_bits_reg[0][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[0]_15 [30]));
  FDCE \prog_cnfg_bits_reg[0][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[0]_15 [31]));
  FDCE \prog_cnfg_bits_reg[0][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[0]_15 [32]));
  FDCE \prog_cnfg_bits_reg[0][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[0]_15 [33]));
  FDCE \prog_cnfg_bits_reg[0][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[0]_15 [34]));
  FDCE \prog_cnfg_bits_reg[0][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[0]_15 [35]));
  FDCE \prog_cnfg_bits_reg[0][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[0]_15 [36]));
  FDCE \prog_cnfg_bits_reg[0][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[0]_15 [37]));
  FDCE \prog_cnfg_bits_reg[0][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[0]_15 [38]));
  FDCE \prog_cnfg_bits_reg[0][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[0]_15 [39]));
  FDCE \prog_cnfg_bits_reg[0][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[0]_15 [3]));
  FDCE \prog_cnfg_bits_reg[0][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[0]_15 [40]));
  FDCE \prog_cnfg_bits_reg[0][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[0]_15 [41]));
  FDCE \prog_cnfg_bits_reg[0][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[0]_15 [42]));
  FDCE \prog_cnfg_bits_reg[0][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[0]_15 [43]));
  FDCE \prog_cnfg_bits_reg[0][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[0]_15 [44]));
  FDCE \prog_cnfg_bits_reg[0][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[0]_15 [45]));
  FDCE \prog_cnfg_bits_reg[0][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[0]_15 [46]));
  FDCE \prog_cnfg_bits_reg[0][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[0]_15 [47]));
  FDCE \prog_cnfg_bits_reg[0][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[0]_15 [48]));
  FDCE \prog_cnfg_bits_reg[0][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[0]_15 [49]));
  FDCE \prog_cnfg_bits_reg[0][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[0]_15 [4]));
  FDCE \prog_cnfg_bits_reg[0][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[0]_15 [50]));
  FDCE \prog_cnfg_bits_reg[0][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[0]_15 [51]));
  FDCE \prog_cnfg_bits_reg[0][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[0]_15 [52]));
  FDCE \prog_cnfg_bits_reg[0][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[0]_15 [53]));
  FDCE \prog_cnfg_bits_reg[0][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[0]_15 [54]));
  FDCE \prog_cnfg_bits_reg[0][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[0]_15 [55]));
  FDCE \prog_cnfg_bits_reg[0][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[0]_15 [56]));
  FDCE \prog_cnfg_bits_reg[0][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[0]_15 [57]));
  FDCE \prog_cnfg_bits_reg[0][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[0]_15 [58]));
  FDCE \prog_cnfg_bits_reg[0][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[0]_15 [59]));
  FDCE \prog_cnfg_bits_reg[0][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[0]_15 [5]));
  FDCE \prog_cnfg_bits_reg[0][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[0]_15 [60]));
  FDCE \prog_cnfg_bits_reg[0][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[0]_15 [61]));
  FDCE \prog_cnfg_bits_reg[0][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[0]_15 [62]));
  FDCE \prog_cnfg_bits_reg[0][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[0]_15 [63]));
  FDCE \prog_cnfg_bits_reg[0][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[0]_15 [64]));
  FDCE \prog_cnfg_bits_reg[0][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[0]_15 [65]));
  FDCE \prog_cnfg_bits_reg[0][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[0]_15 [66]));
  FDCE \prog_cnfg_bits_reg[0][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[0]_15 [67]));
  FDCE \prog_cnfg_bits_reg[0][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[0]_15 [68]));
  FDCE \prog_cnfg_bits_reg[0][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[0]_15 [69]));
  FDCE \prog_cnfg_bits_reg[0][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[0]_15 [6]));
  FDCE \prog_cnfg_bits_reg[0][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[0]_15 [70]));
  FDCE \prog_cnfg_bits_reg[0][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[0]_15 [71]));
  FDCE \prog_cnfg_bits_reg[0][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[0]_15 [72]));
  FDCE \prog_cnfg_bits_reg[0][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[0]_15 [73]));
  FDCE \prog_cnfg_bits_reg[0][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[0]_15 [74]));
  FDCE \prog_cnfg_bits_reg[0][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[0]_15 [75]));
  FDCE \prog_cnfg_bits_reg[0][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[0]_15 [76]));
  FDCE \prog_cnfg_bits_reg[0][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[0]_15 [77]));
  FDCE \prog_cnfg_bits_reg[0][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[0]_15 [78]));
  FDCE \prog_cnfg_bits_reg[0][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[0]_15 [79]));
  FDCE \prog_cnfg_bits_reg[0][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[0]_15 [7]));
  FDCE \prog_cnfg_bits_reg[0][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[0]_15 [80]));
  FDCE \prog_cnfg_bits_reg[0][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[0]_15 [81]));
  FDCE \prog_cnfg_bits_reg[0][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[0]_15 [82]));
  FDCE \prog_cnfg_bits_reg[0][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[0]_15 [83]));
  FDCE \prog_cnfg_bits_reg[0][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[0]_15 [84]));
  FDCE \prog_cnfg_bits_reg[0][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[0]_15 [85]));
  FDCE \prog_cnfg_bits_reg[0][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[0]_15 [86]));
  FDCE \prog_cnfg_bits_reg[0][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[0]_15 [87]));
  FDCE \prog_cnfg_bits_reg[0][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[0]_15 [88]));
  FDCE \prog_cnfg_bits_reg[0][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[0]_15 [89]));
  FDCE \prog_cnfg_bits_reg[0][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[0]_15 [8]));
  FDCE \prog_cnfg_bits_reg[0][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[0]_15 [90]));
  FDCE \prog_cnfg_bits_reg[0][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[0]_15 [91]));
  FDCE \prog_cnfg_bits_reg[0][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[0]_15 [92]));
  FDCE \prog_cnfg_bits_reg[0][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[0]_15 [93]));
  FDCE \prog_cnfg_bits_reg[0][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[0]_15 [94]));
  FDCE \prog_cnfg_bits_reg[0][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[0]_15 [95]));
  FDCE \prog_cnfg_bits_reg[0][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[0]_15 [96]));
  FDCE \prog_cnfg_bits_reg[0][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[0]_15 [97]));
  FDCE \prog_cnfg_bits_reg[0][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[0]_15 [98]));
  FDCE \prog_cnfg_bits_reg[0][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[0]_15 [99]));
  FDCE \prog_cnfg_bits_reg[0][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_35),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[0]_15 [9]));
  FDCE \prog_cnfg_bits_reg[10][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[10]_5 [0]));
  FDCE \prog_cnfg_bits_reg[10][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[10]_5 [100]));
  FDCE \prog_cnfg_bits_reg[10][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[10]_5 [101]));
  FDCE \prog_cnfg_bits_reg[10][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[10]_5 [102]));
  FDCE \prog_cnfg_bits_reg[10][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[10]_5 [103]));
  FDCE \prog_cnfg_bits_reg[10][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[10]_5 [104]));
  FDCE \prog_cnfg_bits_reg[10][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[10]_5 [105]));
  FDCE \prog_cnfg_bits_reg[10][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[10]_5 [106]));
  FDCE \prog_cnfg_bits_reg[10][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[10]_5 [107]));
  FDCE \prog_cnfg_bits_reg[10][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[10]_5 [108]));
  FDCE \prog_cnfg_bits_reg[10][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[10]_5 [109]));
  FDCE \prog_cnfg_bits_reg[10][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[10]_5 [10]));
  FDCE \prog_cnfg_bits_reg[10][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[10]_5 [110]));
  FDCE \prog_cnfg_bits_reg[10][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[10]_5 [111]));
  FDCE \prog_cnfg_bits_reg[10][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[10]_5 [112]));
  FDCE \prog_cnfg_bits_reg[10][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[10]_5 [113]));
  FDCE \prog_cnfg_bits_reg[10][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[10]_5 [114]));
  FDCE \prog_cnfg_bits_reg[10][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[10]_5 [115]));
  FDCE \prog_cnfg_bits_reg[10][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[10]_5 [116]));
  FDCE \prog_cnfg_bits_reg[10][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[10]_5 [117]));
  FDCE \prog_cnfg_bits_reg[10][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[10]_5 [118]));
  FDCE \prog_cnfg_bits_reg[10][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[10]_5 [119]));
  FDCE \prog_cnfg_bits_reg[10][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[10]_5 [11]));
  FDCE \prog_cnfg_bits_reg[10][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[10]_5 [120]));
  FDCE \prog_cnfg_bits_reg[10][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[10]_5 [121]));
  FDCE \prog_cnfg_bits_reg[10][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[10]_5 [122]));
  FDCE \prog_cnfg_bits_reg[10][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[10]_5 [123]));
  FDCE \prog_cnfg_bits_reg[10][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[10]_5 [124]));
  FDCE \prog_cnfg_bits_reg[10][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[10]_5 [125]));
  FDCE \prog_cnfg_bits_reg[10][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[10]_5 [126]));
  FDCE \prog_cnfg_bits_reg[10][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[10]_5 [127]));
  FDCE \prog_cnfg_bits_reg[10][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[10]_5 [128]));
  FDCE \prog_cnfg_bits_reg[10][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[10]_5 [129]));
  FDCE \prog_cnfg_bits_reg[10][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[10]_5 [12]));
  FDCE \prog_cnfg_bits_reg[10][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[10]_5 [130]));
  FDCE \prog_cnfg_bits_reg[10][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[10]_5 [131]));
  FDCE \prog_cnfg_bits_reg[10][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[10]_5 [132]));
  FDCE \prog_cnfg_bits_reg[10][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[10]_5 [133]));
  FDCE \prog_cnfg_bits_reg[10][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[10]_5 [134]));
  FDCE \prog_cnfg_bits_reg[10][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[10]_5 [135]));
  FDCE \prog_cnfg_bits_reg[10][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[10]_5 [136]));
  FDCE \prog_cnfg_bits_reg[10][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[10]_5 [137]));
  FDCE \prog_cnfg_bits_reg[10][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[10]_5 [138]));
  FDCE \prog_cnfg_bits_reg[10][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[10]_5 [139]));
  FDCE \prog_cnfg_bits_reg[10][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[10]_5 [13]));
  FDCE \prog_cnfg_bits_reg[10][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[10]_5 [140]));
  FDCE \prog_cnfg_bits_reg[10][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[10]_5 [141]));
  FDCE \prog_cnfg_bits_reg[10][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[10]_5 [142]));
  FDCE \prog_cnfg_bits_reg[10][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[10]_5 [143]));
  FDCE \prog_cnfg_bits_reg[10][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[10]_5 [144]));
  FDCE \prog_cnfg_bits_reg[10][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[10]_5 [145]));
  FDCE \prog_cnfg_bits_reg[10][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[10]_5 [146]));
  FDCE \prog_cnfg_bits_reg[10][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[10]_5 [147]));
  FDCE \prog_cnfg_bits_reg[10][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[10]_5 [148]));
  FDCE \prog_cnfg_bits_reg[10][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[10]_5 [149]));
  FDCE \prog_cnfg_bits_reg[10][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[10]_5 [14]));
  FDCE \prog_cnfg_bits_reg[10][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[10]_5 [150]));
  FDCE \prog_cnfg_bits_reg[10][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[10]_5 [151]));
  FDCE \prog_cnfg_bits_reg[10][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[10]_5 [152]));
  FDCE \prog_cnfg_bits_reg[10][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[10]_5 [153]));
  FDCE \prog_cnfg_bits_reg[10][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[10]_5 [154]));
  FDCE \prog_cnfg_bits_reg[10][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[10]_5 [155]));
  FDCE \prog_cnfg_bits_reg[10][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[10]_5 [156]));
  FDCE \prog_cnfg_bits_reg[10][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[10]_5 [157]));
  FDCE \prog_cnfg_bits_reg[10][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[10]_5 [158]));
  FDCE \prog_cnfg_bits_reg[10][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[10]_5 [159]));
  FDCE \prog_cnfg_bits_reg[10][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[10]_5 [15]));
  FDCE \prog_cnfg_bits_reg[10][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[10]_5 [16]));
  FDCE \prog_cnfg_bits_reg[10][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[10]_5 [17]));
  FDCE \prog_cnfg_bits_reg[10][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[10]_5 [18]));
  FDCE \prog_cnfg_bits_reg[10][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[10]_5 [19]));
  FDCE \prog_cnfg_bits_reg[10][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[10]_5 [1]));
  FDCE \prog_cnfg_bits_reg[10][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[10]_5 [20]));
  FDCE \prog_cnfg_bits_reg[10][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[10]_5 [21]));
  FDCE \prog_cnfg_bits_reg[10][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[10]_5 [22]));
  FDCE \prog_cnfg_bits_reg[10][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[10]_5 [23]));
  FDCE \prog_cnfg_bits_reg[10][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[10]_5 [24]));
  FDCE \prog_cnfg_bits_reg[10][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[10]_5 [25]));
  FDCE \prog_cnfg_bits_reg[10][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[10]_5 [26]));
  FDCE \prog_cnfg_bits_reg[10][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[10]_5 [27]));
  FDCE \prog_cnfg_bits_reg[10][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[10]_5 [28]));
  FDCE \prog_cnfg_bits_reg[10][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[10]_5 [29]));
  FDCE \prog_cnfg_bits_reg[10][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[10]_5 [2]));
  FDCE \prog_cnfg_bits_reg[10][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[10]_5 [30]));
  FDCE \prog_cnfg_bits_reg[10][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[10]_5 [31]));
  FDCE \prog_cnfg_bits_reg[10][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[10]_5 [32]));
  FDCE \prog_cnfg_bits_reg[10][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[10]_5 [33]));
  FDCE \prog_cnfg_bits_reg[10][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[10]_5 [34]));
  FDCE \prog_cnfg_bits_reg[10][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[10]_5 [35]));
  FDCE \prog_cnfg_bits_reg[10][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[10]_5 [36]));
  FDCE \prog_cnfg_bits_reg[10][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[10]_5 [37]));
  FDCE \prog_cnfg_bits_reg[10][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[10]_5 [38]));
  FDCE \prog_cnfg_bits_reg[10][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[10]_5 [39]));
  FDCE \prog_cnfg_bits_reg[10][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[10]_5 [3]));
  FDCE \prog_cnfg_bits_reg[10][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[10]_5 [40]));
  FDCE \prog_cnfg_bits_reg[10][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[10]_5 [41]));
  FDCE \prog_cnfg_bits_reg[10][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[10]_5 [42]));
  FDCE \prog_cnfg_bits_reg[10][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[10]_5 [43]));
  FDCE \prog_cnfg_bits_reg[10][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[10]_5 [44]));
  FDCE \prog_cnfg_bits_reg[10][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[10]_5 [45]));
  FDCE \prog_cnfg_bits_reg[10][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[10]_5 [46]));
  FDCE \prog_cnfg_bits_reg[10][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[10]_5 [47]));
  FDCE \prog_cnfg_bits_reg[10][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[10]_5 [48]));
  FDCE \prog_cnfg_bits_reg[10][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[10]_5 [49]));
  FDCE \prog_cnfg_bits_reg[10][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[10]_5 [4]));
  FDCE \prog_cnfg_bits_reg[10][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[10]_5 [50]));
  FDCE \prog_cnfg_bits_reg[10][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[10]_5 [51]));
  FDCE \prog_cnfg_bits_reg[10][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[10]_5 [52]));
  FDCE \prog_cnfg_bits_reg[10][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[10]_5 [53]));
  FDCE \prog_cnfg_bits_reg[10][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[10]_5 [54]));
  FDCE \prog_cnfg_bits_reg[10][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[10]_5 [55]));
  FDCE \prog_cnfg_bits_reg[10][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[10]_5 [56]));
  FDCE \prog_cnfg_bits_reg[10][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[10]_5 [57]));
  FDCE \prog_cnfg_bits_reg[10][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[10]_5 [58]));
  FDCE \prog_cnfg_bits_reg[10][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[10]_5 [59]));
  FDCE \prog_cnfg_bits_reg[10][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[10]_5 [5]));
  FDCE \prog_cnfg_bits_reg[10][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[10]_5 [60]));
  FDCE \prog_cnfg_bits_reg[10][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[10]_5 [61]));
  FDCE \prog_cnfg_bits_reg[10][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[10]_5 [62]));
  FDCE \prog_cnfg_bits_reg[10][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[10]_5 [63]));
  FDCE \prog_cnfg_bits_reg[10][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[10]_5 [64]));
  FDCE \prog_cnfg_bits_reg[10][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[10]_5 [65]));
  FDCE \prog_cnfg_bits_reg[10][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[10]_5 [66]));
  FDCE \prog_cnfg_bits_reg[10][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[10]_5 [67]));
  FDCE \prog_cnfg_bits_reg[10][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[10]_5 [68]));
  FDCE \prog_cnfg_bits_reg[10][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[10]_5 [69]));
  FDCE \prog_cnfg_bits_reg[10][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[10]_5 [6]));
  FDCE \prog_cnfg_bits_reg[10][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[10]_5 [70]));
  FDCE \prog_cnfg_bits_reg[10][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[10]_5 [71]));
  FDCE \prog_cnfg_bits_reg[10][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[10]_5 [72]));
  FDCE \prog_cnfg_bits_reg[10][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[10]_5 [73]));
  FDCE \prog_cnfg_bits_reg[10][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[10]_5 [74]));
  FDCE \prog_cnfg_bits_reg[10][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[10]_5 [75]));
  FDCE \prog_cnfg_bits_reg[10][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[10]_5 [76]));
  FDCE \prog_cnfg_bits_reg[10][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[10]_5 [77]));
  FDCE \prog_cnfg_bits_reg[10][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[10]_5 [78]));
  FDCE \prog_cnfg_bits_reg[10][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[10]_5 [79]));
  FDCE \prog_cnfg_bits_reg[10][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[10]_5 [7]));
  FDCE \prog_cnfg_bits_reg[10][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[10]_5 [80]));
  FDCE \prog_cnfg_bits_reg[10][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[10]_5 [81]));
  FDCE \prog_cnfg_bits_reg[10][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[10]_5 [82]));
  FDCE \prog_cnfg_bits_reg[10][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[10]_5 [83]));
  FDCE \prog_cnfg_bits_reg[10][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[10]_5 [84]));
  FDCE \prog_cnfg_bits_reg[10][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[10]_5 [85]));
  FDCE \prog_cnfg_bits_reg[10][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[10]_5 [86]));
  FDCE \prog_cnfg_bits_reg[10][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[10]_5 [87]));
  FDCE \prog_cnfg_bits_reg[10][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[10]_5 [88]));
  FDCE \prog_cnfg_bits_reg[10][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[10]_5 [89]));
  FDCE \prog_cnfg_bits_reg[10][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[10]_5 [8]));
  FDCE \prog_cnfg_bits_reg[10][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[10]_5 [90]));
  FDCE \prog_cnfg_bits_reg[10][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[10]_5 [91]));
  FDCE \prog_cnfg_bits_reg[10][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[10]_5 [92]));
  FDCE \prog_cnfg_bits_reg[10][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[10]_5 [93]));
  FDCE \prog_cnfg_bits_reg[10][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[10]_5 [94]));
  FDCE \prog_cnfg_bits_reg[10][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[10]_5 [95]));
  FDCE \prog_cnfg_bits_reg[10][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[10]_5 [96]));
  FDCE \prog_cnfg_bits_reg[10][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[10]_5 [97]));
  FDCE \prog_cnfg_bits_reg[10][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[10]_5 [98]));
  FDCE \prog_cnfg_bits_reg[10][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[10]_5 [99]));
  FDCE \prog_cnfg_bits_reg[10][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_33),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[10]_5 [9]));
  FDCE \prog_cnfg_bits_reg[11][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[11]_4 [0]));
  FDCE \prog_cnfg_bits_reg[11][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[11]_4 [100]));
  FDCE \prog_cnfg_bits_reg[11][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[11]_4 [101]));
  FDCE \prog_cnfg_bits_reg[11][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[11]_4 [102]));
  FDCE \prog_cnfg_bits_reg[11][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[11]_4 [103]));
  FDCE \prog_cnfg_bits_reg[11][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[11]_4 [104]));
  FDCE \prog_cnfg_bits_reg[11][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[11]_4 [105]));
  FDCE \prog_cnfg_bits_reg[11][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[11]_4 [106]));
  FDCE \prog_cnfg_bits_reg[11][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[11]_4 [107]));
  FDCE \prog_cnfg_bits_reg[11][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[11]_4 [108]));
  FDCE \prog_cnfg_bits_reg[11][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[11]_4 [109]));
  FDCE \prog_cnfg_bits_reg[11][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[11]_4 [10]));
  FDCE \prog_cnfg_bits_reg[11][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[11]_4 [110]));
  FDCE \prog_cnfg_bits_reg[11][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[11]_4 [111]));
  FDCE \prog_cnfg_bits_reg[11][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[11]_4 [112]));
  FDCE \prog_cnfg_bits_reg[11][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[11]_4 [113]));
  FDCE \prog_cnfg_bits_reg[11][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[11]_4 [114]));
  FDCE \prog_cnfg_bits_reg[11][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[11]_4 [115]));
  FDCE \prog_cnfg_bits_reg[11][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[11]_4 [116]));
  FDCE \prog_cnfg_bits_reg[11][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[11]_4 [117]));
  FDCE \prog_cnfg_bits_reg[11][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[11]_4 [118]));
  FDCE \prog_cnfg_bits_reg[11][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[11]_4 [119]));
  FDCE \prog_cnfg_bits_reg[11][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[11]_4 [11]));
  FDCE \prog_cnfg_bits_reg[11][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[11]_4 [120]));
  FDCE \prog_cnfg_bits_reg[11][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[11]_4 [121]));
  FDCE \prog_cnfg_bits_reg[11][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[11]_4 [122]));
  FDCE \prog_cnfg_bits_reg[11][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[11]_4 [123]));
  FDCE \prog_cnfg_bits_reg[11][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[11]_4 [124]));
  FDCE \prog_cnfg_bits_reg[11][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[11]_4 [125]));
  FDCE \prog_cnfg_bits_reg[11][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[11]_4 [126]));
  FDCE \prog_cnfg_bits_reg[11][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[11]_4 [127]));
  FDCE \prog_cnfg_bits_reg[11][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[11]_4 [128]));
  FDCE \prog_cnfg_bits_reg[11][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[11]_4 [129]));
  FDCE \prog_cnfg_bits_reg[11][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[11]_4 [12]));
  FDCE \prog_cnfg_bits_reg[11][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[11]_4 [130]));
  FDCE \prog_cnfg_bits_reg[11][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[11]_4 [131]));
  FDCE \prog_cnfg_bits_reg[11][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[11]_4 [132]));
  FDCE \prog_cnfg_bits_reg[11][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[11]_4 [133]));
  FDCE \prog_cnfg_bits_reg[11][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[11]_4 [134]));
  FDCE \prog_cnfg_bits_reg[11][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[11]_4 [135]));
  FDCE \prog_cnfg_bits_reg[11][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[11]_4 [136]));
  FDCE \prog_cnfg_bits_reg[11][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[11]_4 [137]));
  FDCE \prog_cnfg_bits_reg[11][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[11]_4 [138]));
  FDCE \prog_cnfg_bits_reg[11][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[11]_4 [139]));
  FDCE \prog_cnfg_bits_reg[11][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[11]_4 [13]));
  FDCE \prog_cnfg_bits_reg[11][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[11]_4 [140]));
  FDCE \prog_cnfg_bits_reg[11][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[11]_4 [141]));
  FDCE \prog_cnfg_bits_reg[11][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[11]_4 [142]));
  FDCE \prog_cnfg_bits_reg[11][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[11]_4 [143]));
  FDCE \prog_cnfg_bits_reg[11][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[11]_4 [144]));
  FDCE \prog_cnfg_bits_reg[11][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[11]_4 [145]));
  FDCE \prog_cnfg_bits_reg[11][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[11]_4 [146]));
  FDCE \prog_cnfg_bits_reg[11][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[11]_4 [147]));
  FDCE \prog_cnfg_bits_reg[11][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[11]_4 [148]));
  FDCE \prog_cnfg_bits_reg[11][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[11]_4 [149]));
  FDCE \prog_cnfg_bits_reg[11][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[11]_4 [14]));
  FDCE \prog_cnfg_bits_reg[11][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[11]_4 [150]));
  FDCE \prog_cnfg_bits_reg[11][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[11]_4 [151]));
  FDCE \prog_cnfg_bits_reg[11][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[11]_4 [152]));
  FDCE \prog_cnfg_bits_reg[11][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[11]_4 [153]));
  FDCE \prog_cnfg_bits_reg[11][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[11]_4 [154]));
  FDCE \prog_cnfg_bits_reg[11][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[11]_4 [155]));
  FDCE \prog_cnfg_bits_reg[11][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[11]_4 [156]));
  FDCE \prog_cnfg_bits_reg[11][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[11]_4 [157]));
  FDCE \prog_cnfg_bits_reg[11][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[11]_4 [158]));
  FDCE \prog_cnfg_bits_reg[11][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[11]_4 [159]));
  FDCE \prog_cnfg_bits_reg[11][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[11]_4 [15]));
  FDCE \prog_cnfg_bits_reg[11][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[11]_4 [16]));
  FDCE \prog_cnfg_bits_reg[11][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[11]_4 [17]));
  FDCE \prog_cnfg_bits_reg[11][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[11]_4 [18]));
  FDCE \prog_cnfg_bits_reg[11][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[11]_4 [19]));
  FDCE \prog_cnfg_bits_reg[11][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[11]_4 [1]));
  FDCE \prog_cnfg_bits_reg[11][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[11]_4 [20]));
  FDCE \prog_cnfg_bits_reg[11][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[11]_4 [21]));
  FDCE \prog_cnfg_bits_reg[11][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[11]_4 [22]));
  FDCE \prog_cnfg_bits_reg[11][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[11]_4 [23]));
  FDCE \prog_cnfg_bits_reg[11][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[11]_4 [24]));
  FDCE \prog_cnfg_bits_reg[11][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[11]_4 [25]));
  FDCE \prog_cnfg_bits_reg[11][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[11]_4 [26]));
  FDCE \prog_cnfg_bits_reg[11][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[11]_4 [27]));
  FDCE \prog_cnfg_bits_reg[11][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[11]_4 [28]));
  FDCE \prog_cnfg_bits_reg[11][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[11]_4 [29]));
  FDCE \prog_cnfg_bits_reg[11][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[11]_4 [2]));
  FDCE \prog_cnfg_bits_reg[11][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[11]_4 [30]));
  FDCE \prog_cnfg_bits_reg[11][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[11]_4 [31]));
  FDCE \prog_cnfg_bits_reg[11][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[11]_4 [32]));
  FDCE \prog_cnfg_bits_reg[11][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[11]_4 [33]));
  FDCE \prog_cnfg_bits_reg[11][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[11]_4 [34]));
  FDCE \prog_cnfg_bits_reg[11][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[11]_4 [35]));
  FDCE \prog_cnfg_bits_reg[11][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[11]_4 [36]));
  FDCE \prog_cnfg_bits_reg[11][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[11]_4 [37]));
  FDCE \prog_cnfg_bits_reg[11][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[11]_4 [38]));
  FDCE \prog_cnfg_bits_reg[11][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[11]_4 [39]));
  FDCE \prog_cnfg_bits_reg[11][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[11]_4 [3]));
  FDCE \prog_cnfg_bits_reg[11][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[11]_4 [40]));
  FDCE \prog_cnfg_bits_reg[11][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[11]_4 [41]));
  FDCE \prog_cnfg_bits_reg[11][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[11]_4 [42]));
  FDCE \prog_cnfg_bits_reg[11][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[11]_4 [43]));
  FDCE \prog_cnfg_bits_reg[11][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[11]_4 [44]));
  FDCE \prog_cnfg_bits_reg[11][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[11]_4 [45]));
  FDCE \prog_cnfg_bits_reg[11][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[11]_4 [46]));
  FDCE \prog_cnfg_bits_reg[11][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[11]_4 [47]));
  FDCE \prog_cnfg_bits_reg[11][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[11]_4 [48]));
  FDCE \prog_cnfg_bits_reg[11][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[11]_4 [49]));
  FDCE \prog_cnfg_bits_reg[11][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[11]_4 [4]));
  FDCE \prog_cnfg_bits_reg[11][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[11]_4 [50]));
  FDCE \prog_cnfg_bits_reg[11][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[11]_4 [51]));
  FDCE \prog_cnfg_bits_reg[11][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[11]_4 [52]));
  FDCE \prog_cnfg_bits_reg[11][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[11]_4 [53]));
  FDCE \prog_cnfg_bits_reg[11][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[11]_4 [54]));
  FDCE \prog_cnfg_bits_reg[11][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[11]_4 [55]));
  FDCE \prog_cnfg_bits_reg[11][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[11]_4 [56]));
  FDCE \prog_cnfg_bits_reg[11][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[11]_4 [57]));
  FDCE \prog_cnfg_bits_reg[11][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[11]_4 [58]));
  FDCE \prog_cnfg_bits_reg[11][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[11]_4 [59]));
  FDCE \prog_cnfg_bits_reg[11][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[11]_4 [5]));
  FDCE \prog_cnfg_bits_reg[11][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[11]_4 [60]));
  FDCE \prog_cnfg_bits_reg[11][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[11]_4 [61]));
  FDCE \prog_cnfg_bits_reg[11][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[11]_4 [62]));
  FDCE \prog_cnfg_bits_reg[11][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[11]_4 [63]));
  FDCE \prog_cnfg_bits_reg[11][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[11]_4 [64]));
  FDCE \prog_cnfg_bits_reg[11][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[11]_4 [65]));
  FDCE \prog_cnfg_bits_reg[11][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[11]_4 [66]));
  FDCE \prog_cnfg_bits_reg[11][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[11]_4 [67]));
  FDCE \prog_cnfg_bits_reg[11][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[11]_4 [68]));
  FDCE \prog_cnfg_bits_reg[11][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[11]_4 [69]));
  FDCE \prog_cnfg_bits_reg[11][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[11]_4 [6]));
  FDCE \prog_cnfg_bits_reg[11][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[11]_4 [70]));
  FDCE \prog_cnfg_bits_reg[11][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[11]_4 [71]));
  FDCE \prog_cnfg_bits_reg[11][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[11]_4 [72]));
  FDCE \prog_cnfg_bits_reg[11][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[11]_4 [73]));
  FDCE \prog_cnfg_bits_reg[11][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[11]_4 [74]));
  FDCE \prog_cnfg_bits_reg[11][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[11]_4 [75]));
  FDCE \prog_cnfg_bits_reg[11][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[11]_4 [76]));
  FDCE \prog_cnfg_bits_reg[11][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[11]_4 [77]));
  FDCE \prog_cnfg_bits_reg[11][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[11]_4 [78]));
  FDCE \prog_cnfg_bits_reg[11][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[11]_4 [79]));
  FDCE \prog_cnfg_bits_reg[11][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[11]_4 [7]));
  FDCE \prog_cnfg_bits_reg[11][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[11]_4 [80]));
  FDCE \prog_cnfg_bits_reg[11][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[11]_4 [81]));
  FDCE \prog_cnfg_bits_reg[11][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[11]_4 [82]));
  FDCE \prog_cnfg_bits_reg[11][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[11]_4 [83]));
  FDCE \prog_cnfg_bits_reg[11][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[11]_4 [84]));
  FDCE \prog_cnfg_bits_reg[11][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[11]_4 [85]));
  FDCE \prog_cnfg_bits_reg[11][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[11]_4 [86]));
  FDCE \prog_cnfg_bits_reg[11][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[11]_4 [87]));
  FDCE \prog_cnfg_bits_reg[11][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[11]_4 [88]));
  FDCE \prog_cnfg_bits_reg[11][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[11]_4 [89]));
  FDCE \prog_cnfg_bits_reg[11][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[11]_4 [8]));
  FDCE \prog_cnfg_bits_reg[11][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[11]_4 [90]));
  FDCE \prog_cnfg_bits_reg[11][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[11]_4 [91]));
  FDCE \prog_cnfg_bits_reg[11][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[11]_4 [92]));
  FDCE \prog_cnfg_bits_reg[11][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[11]_4 [93]));
  FDCE \prog_cnfg_bits_reg[11][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[11]_4 [94]));
  FDCE \prog_cnfg_bits_reg[11][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[11]_4 [95]));
  FDCE \prog_cnfg_bits_reg[11][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[11]_4 [96]));
  FDCE \prog_cnfg_bits_reg[11][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[11]_4 [97]));
  FDCE \prog_cnfg_bits_reg[11][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[11]_4 [98]));
  FDCE \prog_cnfg_bits_reg[11][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[11]_4 [99]));
  FDCE \prog_cnfg_bits_reg[11][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_34),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[11]_4 [9]));
  FDCE \prog_cnfg_bits_reg[12][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[12]_3 [0]));
  FDCE \prog_cnfg_bits_reg[12][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[12]_3 [100]));
  FDCE \prog_cnfg_bits_reg[12][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[12]_3 [101]));
  FDCE \prog_cnfg_bits_reg[12][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[12]_3 [102]));
  FDCE \prog_cnfg_bits_reg[12][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[12]_3 [103]));
  FDCE \prog_cnfg_bits_reg[12][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[12]_3 [104]));
  FDCE \prog_cnfg_bits_reg[12][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[12]_3 [105]));
  FDCE \prog_cnfg_bits_reg[12][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[12]_3 [106]));
  FDCE \prog_cnfg_bits_reg[12][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[12]_3 [107]));
  FDCE \prog_cnfg_bits_reg[12][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[12]_3 [108]));
  FDCE \prog_cnfg_bits_reg[12][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[12]_3 [109]));
  FDCE \prog_cnfg_bits_reg[12][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[12]_3 [10]));
  FDCE \prog_cnfg_bits_reg[12][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[12]_3 [110]));
  FDCE \prog_cnfg_bits_reg[12][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[12]_3 [111]));
  FDCE \prog_cnfg_bits_reg[12][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[12]_3 [112]));
  FDCE \prog_cnfg_bits_reg[12][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[12]_3 [113]));
  FDCE \prog_cnfg_bits_reg[12][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[12]_3 [114]));
  FDCE \prog_cnfg_bits_reg[12][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[12]_3 [115]));
  FDCE \prog_cnfg_bits_reg[12][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[12]_3 [116]));
  FDCE \prog_cnfg_bits_reg[12][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[12]_3 [117]));
  FDCE \prog_cnfg_bits_reg[12][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[12]_3 [118]));
  FDCE \prog_cnfg_bits_reg[12][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[12]_3 [119]));
  FDCE \prog_cnfg_bits_reg[12][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[12]_3 [11]));
  FDCE \prog_cnfg_bits_reg[12][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[12]_3 [120]));
  FDCE \prog_cnfg_bits_reg[12][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[12]_3 [121]));
  FDCE \prog_cnfg_bits_reg[12][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[12]_3 [122]));
  FDCE \prog_cnfg_bits_reg[12][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[12]_3 [123]));
  FDCE \prog_cnfg_bits_reg[12][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[12]_3 [124]));
  FDCE \prog_cnfg_bits_reg[12][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[12]_3 [125]));
  FDCE \prog_cnfg_bits_reg[12][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[12]_3 [126]));
  FDCE \prog_cnfg_bits_reg[12][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[12]_3 [127]));
  FDCE \prog_cnfg_bits_reg[12][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[12]_3 [128]));
  FDCE \prog_cnfg_bits_reg[12][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[12]_3 [129]));
  FDCE \prog_cnfg_bits_reg[12][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[12]_3 [12]));
  FDCE \prog_cnfg_bits_reg[12][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[12]_3 [130]));
  FDCE \prog_cnfg_bits_reg[12][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[12]_3 [131]));
  FDCE \prog_cnfg_bits_reg[12][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[12]_3 [132]));
  FDCE \prog_cnfg_bits_reg[12][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[12]_3 [133]));
  FDCE \prog_cnfg_bits_reg[12][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[12]_3 [134]));
  FDCE \prog_cnfg_bits_reg[12][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[12]_3 [135]));
  FDCE \prog_cnfg_bits_reg[12][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[12]_3 [136]));
  FDCE \prog_cnfg_bits_reg[12][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[12]_3 [137]));
  FDCE \prog_cnfg_bits_reg[12][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[12]_3 [138]));
  FDCE \prog_cnfg_bits_reg[12][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[12]_3 [139]));
  FDCE \prog_cnfg_bits_reg[12][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[12]_3 [13]));
  FDCE \prog_cnfg_bits_reg[12][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[12]_3 [140]));
  FDCE \prog_cnfg_bits_reg[12][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[12]_3 [141]));
  FDCE \prog_cnfg_bits_reg[12][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[12]_3 [142]));
  FDCE \prog_cnfg_bits_reg[12][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[12]_3 [143]));
  FDCE \prog_cnfg_bits_reg[12][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[12]_3 [144]));
  FDCE \prog_cnfg_bits_reg[12][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[12]_3 [145]));
  FDCE \prog_cnfg_bits_reg[12][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[12]_3 [146]));
  FDCE \prog_cnfg_bits_reg[12][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[12]_3 [147]));
  FDCE \prog_cnfg_bits_reg[12][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[12]_3 [148]));
  FDCE \prog_cnfg_bits_reg[12][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[12]_3 [149]));
  FDCE \prog_cnfg_bits_reg[12][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[12]_3 [14]));
  FDCE \prog_cnfg_bits_reg[12][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[12]_3 [150]));
  FDCE \prog_cnfg_bits_reg[12][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[12]_3 [151]));
  FDCE \prog_cnfg_bits_reg[12][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[12]_3 [152]));
  FDCE \prog_cnfg_bits_reg[12][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[12]_3 [153]));
  FDCE \prog_cnfg_bits_reg[12][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[12]_3 [154]));
  FDCE \prog_cnfg_bits_reg[12][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[12]_3 [155]));
  FDCE \prog_cnfg_bits_reg[12][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[12]_3 [156]));
  FDCE \prog_cnfg_bits_reg[12][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[12]_3 [157]));
  FDCE \prog_cnfg_bits_reg[12][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[12]_3 [158]));
  FDCE \prog_cnfg_bits_reg[12][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[12]_3 [159]));
  FDCE \prog_cnfg_bits_reg[12][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[12]_3 [15]));
  FDCE \prog_cnfg_bits_reg[12][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[12]_3 [16]));
  FDCE \prog_cnfg_bits_reg[12][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[12]_3 [17]));
  FDCE \prog_cnfg_bits_reg[12][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[12]_3 [18]));
  FDCE \prog_cnfg_bits_reg[12][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[12]_3 [19]));
  FDCE \prog_cnfg_bits_reg[12][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[12]_3 [1]));
  FDCE \prog_cnfg_bits_reg[12][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[12]_3 [20]));
  FDCE \prog_cnfg_bits_reg[12][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[12]_3 [21]));
  FDCE \prog_cnfg_bits_reg[12][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[12]_3 [22]));
  FDCE \prog_cnfg_bits_reg[12][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[12]_3 [23]));
  FDCE \prog_cnfg_bits_reg[12][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[12]_3 [24]));
  FDCE \prog_cnfg_bits_reg[12][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[12]_3 [25]));
  FDCE \prog_cnfg_bits_reg[12][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[12]_3 [26]));
  FDCE \prog_cnfg_bits_reg[12][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[12]_3 [27]));
  FDCE \prog_cnfg_bits_reg[12][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[12]_3 [28]));
  FDCE \prog_cnfg_bits_reg[12][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[12]_3 [29]));
  FDCE \prog_cnfg_bits_reg[12][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[12]_3 [2]));
  FDCE \prog_cnfg_bits_reg[12][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[12]_3 [30]));
  FDCE \prog_cnfg_bits_reg[12][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[12]_3 [31]));
  FDCE \prog_cnfg_bits_reg[12][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[12]_3 [32]));
  FDCE \prog_cnfg_bits_reg[12][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[12]_3 [33]));
  FDCE \prog_cnfg_bits_reg[12][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[12]_3 [34]));
  FDCE \prog_cnfg_bits_reg[12][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[12]_3 [35]));
  FDCE \prog_cnfg_bits_reg[12][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[12]_3 [36]));
  FDCE \prog_cnfg_bits_reg[12][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[12]_3 [37]));
  FDCE \prog_cnfg_bits_reg[12][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[12]_3 [38]));
  FDCE \prog_cnfg_bits_reg[12][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[12]_3 [39]));
  FDCE \prog_cnfg_bits_reg[12][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[12]_3 [3]));
  FDCE \prog_cnfg_bits_reg[12][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[12]_3 [40]));
  FDCE \prog_cnfg_bits_reg[12][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[12]_3 [41]));
  FDCE \prog_cnfg_bits_reg[12][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[12]_3 [42]));
  FDCE \prog_cnfg_bits_reg[12][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[12]_3 [43]));
  FDCE \prog_cnfg_bits_reg[12][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[12]_3 [44]));
  FDCE \prog_cnfg_bits_reg[12][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[12]_3 [45]));
  FDCE \prog_cnfg_bits_reg[12][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[12]_3 [46]));
  FDCE \prog_cnfg_bits_reg[12][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[12]_3 [47]));
  FDCE \prog_cnfg_bits_reg[12][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[12]_3 [48]));
  FDCE \prog_cnfg_bits_reg[12][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[12]_3 [49]));
  FDCE \prog_cnfg_bits_reg[12][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[12]_3 [4]));
  FDCE \prog_cnfg_bits_reg[12][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[12]_3 [50]));
  FDCE \prog_cnfg_bits_reg[12][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[12]_3 [51]));
  FDCE \prog_cnfg_bits_reg[12][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[12]_3 [52]));
  FDCE \prog_cnfg_bits_reg[12][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[12]_3 [53]));
  FDCE \prog_cnfg_bits_reg[12][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[12]_3 [54]));
  FDCE \prog_cnfg_bits_reg[12][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[12]_3 [55]));
  FDCE \prog_cnfg_bits_reg[12][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[12]_3 [56]));
  FDCE \prog_cnfg_bits_reg[12][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[12]_3 [57]));
  FDCE \prog_cnfg_bits_reg[12][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[12]_3 [58]));
  FDCE \prog_cnfg_bits_reg[12][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[12]_3 [59]));
  FDCE \prog_cnfg_bits_reg[12][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[12]_3 [5]));
  FDCE \prog_cnfg_bits_reg[12][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[12]_3 [60]));
  FDCE \prog_cnfg_bits_reg[12][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[12]_3 [61]));
  FDCE \prog_cnfg_bits_reg[12][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[12]_3 [62]));
  FDCE \prog_cnfg_bits_reg[12][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[12]_3 [63]));
  FDCE \prog_cnfg_bits_reg[12][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[12]_3 [64]));
  FDCE \prog_cnfg_bits_reg[12][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[12]_3 [65]));
  FDCE \prog_cnfg_bits_reg[12][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[12]_3 [66]));
  FDCE \prog_cnfg_bits_reg[12][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[12]_3 [67]));
  FDCE \prog_cnfg_bits_reg[12][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[12]_3 [68]));
  FDCE \prog_cnfg_bits_reg[12][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[12]_3 [69]));
  FDCE \prog_cnfg_bits_reg[12][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[12]_3 [6]));
  FDCE \prog_cnfg_bits_reg[12][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[12]_3 [70]));
  FDCE \prog_cnfg_bits_reg[12][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[12]_3 [71]));
  FDCE \prog_cnfg_bits_reg[12][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[12]_3 [72]));
  FDCE \prog_cnfg_bits_reg[12][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[12]_3 [73]));
  FDCE \prog_cnfg_bits_reg[12][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[12]_3 [74]));
  FDCE \prog_cnfg_bits_reg[12][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[12]_3 [75]));
  FDCE \prog_cnfg_bits_reg[12][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[12]_3 [76]));
  FDCE \prog_cnfg_bits_reg[12][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[12]_3 [77]));
  FDCE \prog_cnfg_bits_reg[12][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[12]_3 [78]));
  FDCE \prog_cnfg_bits_reg[12][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[12]_3 [79]));
  FDCE \prog_cnfg_bits_reg[12][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[12]_3 [7]));
  FDCE \prog_cnfg_bits_reg[12][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[12]_3 [80]));
  FDCE \prog_cnfg_bits_reg[12][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[12]_3 [81]));
  FDCE \prog_cnfg_bits_reg[12][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[12]_3 [82]));
  FDCE \prog_cnfg_bits_reg[12][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[12]_3 [83]));
  FDCE \prog_cnfg_bits_reg[12][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[12]_3 [84]));
  FDCE \prog_cnfg_bits_reg[12][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[12]_3 [85]));
  FDCE \prog_cnfg_bits_reg[12][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[12]_3 [86]));
  FDCE \prog_cnfg_bits_reg[12][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[12]_3 [87]));
  FDCE \prog_cnfg_bits_reg[12][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[12]_3 [88]));
  FDCE \prog_cnfg_bits_reg[12][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[12]_3 [89]));
  FDCE \prog_cnfg_bits_reg[12][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[12]_3 [8]));
  FDCE \prog_cnfg_bits_reg[12][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[12]_3 [90]));
  FDCE \prog_cnfg_bits_reg[12][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[12]_3 [91]));
  FDCE \prog_cnfg_bits_reg[12][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[12]_3 [92]));
  FDCE \prog_cnfg_bits_reg[12][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[12]_3 [93]));
  FDCE \prog_cnfg_bits_reg[12][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[12]_3 [94]));
  FDCE \prog_cnfg_bits_reg[12][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[12]_3 [95]));
  FDCE \prog_cnfg_bits_reg[12][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[12]_3 [96]));
  FDCE \prog_cnfg_bits_reg[12][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[12]_3 [97]));
  FDCE \prog_cnfg_bits_reg[12][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[12]_3 [98]));
  FDCE \prog_cnfg_bits_reg[12][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[12]_3 [99]));
  FDCE \prog_cnfg_bits_reg[12][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_3),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[12]_3 [9]));
  FDCE \prog_cnfg_bits_reg[13][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[13]_2 [0]));
  FDCE \prog_cnfg_bits_reg[13][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[13]_2 [100]));
  FDCE \prog_cnfg_bits_reg[13][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[13]_2 [101]));
  FDCE \prog_cnfg_bits_reg[13][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[13]_2 [102]));
  FDCE \prog_cnfg_bits_reg[13][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[13]_2 [103]));
  FDCE \prog_cnfg_bits_reg[13][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[13]_2 [104]));
  FDCE \prog_cnfg_bits_reg[13][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[13]_2 [105]));
  FDCE \prog_cnfg_bits_reg[13][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[13]_2 [106]));
  FDCE \prog_cnfg_bits_reg[13][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[13]_2 [107]));
  FDCE \prog_cnfg_bits_reg[13][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[13]_2 [108]));
  FDCE \prog_cnfg_bits_reg[13][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[13]_2 [109]));
  FDCE \prog_cnfg_bits_reg[13][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[13]_2 [10]));
  FDCE \prog_cnfg_bits_reg[13][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[13]_2 [110]));
  FDCE \prog_cnfg_bits_reg[13][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[13]_2 [111]));
  FDCE \prog_cnfg_bits_reg[13][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[13]_2 [112]));
  FDCE \prog_cnfg_bits_reg[13][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[13]_2 [113]));
  FDCE \prog_cnfg_bits_reg[13][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[13]_2 [114]));
  FDCE \prog_cnfg_bits_reg[13][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[13]_2 [115]));
  FDCE \prog_cnfg_bits_reg[13][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[13]_2 [116]));
  FDCE \prog_cnfg_bits_reg[13][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[13]_2 [117]));
  FDCE \prog_cnfg_bits_reg[13][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[13]_2 [118]));
  FDCE \prog_cnfg_bits_reg[13][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[13]_2 [119]));
  FDCE \prog_cnfg_bits_reg[13][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[13]_2 [11]));
  FDCE \prog_cnfg_bits_reg[13][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[13]_2 [120]));
  FDCE \prog_cnfg_bits_reg[13][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[13]_2 [121]));
  FDCE \prog_cnfg_bits_reg[13][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[13]_2 [122]));
  FDCE \prog_cnfg_bits_reg[13][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[13]_2 [123]));
  FDCE \prog_cnfg_bits_reg[13][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[13]_2 [124]));
  FDCE \prog_cnfg_bits_reg[13][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[13]_2 [125]));
  FDCE \prog_cnfg_bits_reg[13][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[13]_2 [126]));
  FDCE \prog_cnfg_bits_reg[13][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[13]_2 [127]));
  FDCE \prog_cnfg_bits_reg[13][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[13]_2 [128]));
  FDCE \prog_cnfg_bits_reg[13][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[13]_2 [129]));
  FDCE \prog_cnfg_bits_reg[13][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[13]_2 [12]));
  FDCE \prog_cnfg_bits_reg[13][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[13]_2 [130]));
  FDCE \prog_cnfg_bits_reg[13][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[13]_2 [131]));
  FDCE \prog_cnfg_bits_reg[13][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[13]_2 [132]));
  FDCE \prog_cnfg_bits_reg[13][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[13]_2 [133]));
  FDCE \prog_cnfg_bits_reg[13][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[13]_2 [134]));
  FDCE \prog_cnfg_bits_reg[13][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[13]_2 [135]));
  FDCE \prog_cnfg_bits_reg[13][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[13]_2 [136]));
  FDCE \prog_cnfg_bits_reg[13][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[13]_2 [137]));
  FDCE \prog_cnfg_bits_reg[13][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[13]_2 [138]));
  FDCE \prog_cnfg_bits_reg[13][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[13]_2 [139]));
  FDCE \prog_cnfg_bits_reg[13][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[13]_2 [13]));
  FDCE \prog_cnfg_bits_reg[13][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[13]_2 [140]));
  FDCE \prog_cnfg_bits_reg[13][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[13]_2 [141]));
  FDCE \prog_cnfg_bits_reg[13][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[13]_2 [142]));
  FDCE \prog_cnfg_bits_reg[13][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[13]_2 [143]));
  FDCE \prog_cnfg_bits_reg[13][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[13]_2 [144]));
  FDCE \prog_cnfg_bits_reg[13][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[13]_2 [145]));
  FDCE \prog_cnfg_bits_reg[13][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[13]_2 [146]));
  FDCE \prog_cnfg_bits_reg[13][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[13]_2 [147]));
  FDCE \prog_cnfg_bits_reg[13][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[13]_2 [148]));
  FDCE \prog_cnfg_bits_reg[13][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[13]_2 [149]));
  FDCE \prog_cnfg_bits_reg[13][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[13]_2 [14]));
  FDCE \prog_cnfg_bits_reg[13][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[13]_2 [150]));
  FDCE \prog_cnfg_bits_reg[13][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[13]_2 [151]));
  FDCE \prog_cnfg_bits_reg[13][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[13]_2 [152]));
  FDCE \prog_cnfg_bits_reg[13][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[13]_2 [153]));
  FDCE \prog_cnfg_bits_reg[13][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[13]_2 [154]));
  FDCE \prog_cnfg_bits_reg[13][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[13]_2 [155]));
  FDCE \prog_cnfg_bits_reg[13][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[13]_2 [156]));
  FDCE \prog_cnfg_bits_reg[13][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[13]_2 [157]));
  FDCE \prog_cnfg_bits_reg[13][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[13]_2 [158]));
  FDCE \prog_cnfg_bits_reg[13][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[13]_2 [159]));
  FDCE \prog_cnfg_bits_reg[13][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[13]_2 [15]));
  FDCE \prog_cnfg_bits_reg[13][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[13]_2 [16]));
  FDCE \prog_cnfg_bits_reg[13][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[13]_2 [17]));
  FDCE \prog_cnfg_bits_reg[13][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[13]_2 [18]));
  FDCE \prog_cnfg_bits_reg[13][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[13]_2 [19]));
  FDCE \prog_cnfg_bits_reg[13][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[13]_2 [1]));
  FDCE \prog_cnfg_bits_reg[13][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[13]_2 [20]));
  FDCE \prog_cnfg_bits_reg[13][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[13]_2 [21]));
  FDCE \prog_cnfg_bits_reg[13][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[13]_2 [22]));
  FDCE \prog_cnfg_bits_reg[13][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[13]_2 [23]));
  FDCE \prog_cnfg_bits_reg[13][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[13]_2 [24]));
  FDCE \prog_cnfg_bits_reg[13][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[13]_2 [25]));
  FDCE \prog_cnfg_bits_reg[13][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[13]_2 [26]));
  FDCE \prog_cnfg_bits_reg[13][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[13]_2 [27]));
  FDCE \prog_cnfg_bits_reg[13][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[13]_2 [28]));
  FDCE \prog_cnfg_bits_reg[13][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[13]_2 [29]));
  FDCE \prog_cnfg_bits_reg[13][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[13]_2 [2]));
  FDCE \prog_cnfg_bits_reg[13][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[13]_2 [30]));
  FDCE \prog_cnfg_bits_reg[13][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[13]_2 [31]));
  FDCE \prog_cnfg_bits_reg[13][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[13]_2 [32]));
  FDCE \prog_cnfg_bits_reg[13][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[13]_2 [33]));
  FDCE \prog_cnfg_bits_reg[13][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[13]_2 [34]));
  FDCE \prog_cnfg_bits_reg[13][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[13]_2 [35]));
  FDCE \prog_cnfg_bits_reg[13][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[13]_2 [36]));
  FDCE \prog_cnfg_bits_reg[13][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[13]_2 [37]));
  FDCE \prog_cnfg_bits_reg[13][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[13]_2 [38]));
  FDCE \prog_cnfg_bits_reg[13][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[13]_2 [39]));
  FDCE \prog_cnfg_bits_reg[13][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[13]_2 [3]));
  FDCE \prog_cnfg_bits_reg[13][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[13]_2 [40]));
  FDCE \prog_cnfg_bits_reg[13][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[13]_2 [41]));
  FDCE \prog_cnfg_bits_reg[13][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[13]_2 [42]));
  FDCE \prog_cnfg_bits_reg[13][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[13]_2 [43]));
  FDCE \prog_cnfg_bits_reg[13][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[13]_2 [44]));
  FDCE \prog_cnfg_bits_reg[13][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[13]_2 [45]));
  FDCE \prog_cnfg_bits_reg[13][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[13]_2 [46]));
  FDCE \prog_cnfg_bits_reg[13][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[13]_2 [47]));
  FDCE \prog_cnfg_bits_reg[13][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[13]_2 [48]));
  FDCE \prog_cnfg_bits_reg[13][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[13]_2 [49]));
  FDCE \prog_cnfg_bits_reg[13][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[13]_2 [4]));
  FDCE \prog_cnfg_bits_reg[13][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[13]_2 [50]));
  FDCE \prog_cnfg_bits_reg[13][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[13]_2 [51]));
  FDCE \prog_cnfg_bits_reg[13][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[13]_2 [52]));
  FDCE \prog_cnfg_bits_reg[13][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[13]_2 [53]));
  FDCE \prog_cnfg_bits_reg[13][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[13]_2 [54]));
  FDCE \prog_cnfg_bits_reg[13][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[13]_2 [55]));
  FDCE \prog_cnfg_bits_reg[13][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[13]_2 [56]));
  FDCE \prog_cnfg_bits_reg[13][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[13]_2 [57]));
  FDCE \prog_cnfg_bits_reg[13][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[13]_2 [58]));
  FDCE \prog_cnfg_bits_reg[13][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[13]_2 [59]));
  FDCE \prog_cnfg_bits_reg[13][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[13]_2 [5]));
  FDCE \prog_cnfg_bits_reg[13][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[13]_2 [60]));
  FDCE \prog_cnfg_bits_reg[13][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[13]_2 [61]));
  FDCE \prog_cnfg_bits_reg[13][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[13]_2 [62]));
  FDCE \prog_cnfg_bits_reg[13][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[13]_2 [63]));
  FDCE \prog_cnfg_bits_reg[13][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[13]_2 [64]));
  FDCE \prog_cnfg_bits_reg[13][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[13]_2 [65]));
  FDCE \prog_cnfg_bits_reg[13][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[13]_2 [66]));
  FDCE \prog_cnfg_bits_reg[13][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[13]_2 [67]));
  FDCE \prog_cnfg_bits_reg[13][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[13]_2 [68]));
  FDCE \prog_cnfg_bits_reg[13][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[13]_2 [69]));
  FDCE \prog_cnfg_bits_reg[13][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[13]_2 [6]));
  FDCE \prog_cnfg_bits_reg[13][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[13]_2 [70]));
  FDCE \prog_cnfg_bits_reg[13][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[13]_2 [71]));
  FDCE \prog_cnfg_bits_reg[13][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[13]_2 [72]));
  FDCE \prog_cnfg_bits_reg[13][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[13]_2 [73]));
  FDCE \prog_cnfg_bits_reg[13][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[13]_2 [74]));
  FDCE \prog_cnfg_bits_reg[13][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[13]_2 [75]));
  FDCE \prog_cnfg_bits_reg[13][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[13]_2 [76]));
  FDCE \prog_cnfg_bits_reg[13][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[13]_2 [77]));
  FDCE \prog_cnfg_bits_reg[13][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[13]_2 [78]));
  FDCE \prog_cnfg_bits_reg[13][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[13]_2 [79]));
  FDCE \prog_cnfg_bits_reg[13][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[13]_2 [7]));
  FDCE \prog_cnfg_bits_reg[13][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[13]_2 [80]));
  FDCE \prog_cnfg_bits_reg[13][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[13]_2 [81]));
  FDCE \prog_cnfg_bits_reg[13][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[13]_2 [82]));
  FDCE \prog_cnfg_bits_reg[13][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[13]_2 [83]));
  FDCE \prog_cnfg_bits_reg[13][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[13]_2 [84]));
  FDCE \prog_cnfg_bits_reg[13][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[13]_2 [85]));
  FDCE \prog_cnfg_bits_reg[13][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[13]_2 [86]));
  FDCE \prog_cnfg_bits_reg[13][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[13]_2 [87]));
  FDCE \prog_cnfg_bits_reg[13][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[13]_2 [88]));
  FDCE \prog_cnfg_bits_reg[13][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[13]_2 [89]));
  FDCE \prog_cnfg_bits_reg[13][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[13]_2 [8]));
  FDCE \prog_cnfg_bits_reg[13][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[13]_2 [90]));
  FDCE \prog_cnfg_bits_reg[13][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[13]_2 [91]));
  FDCE \prog_cnfg_bits_reg[13][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[13]_2 [92]));
  FDCE \prog_cnfg_bits_reg[13][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[13]_2 [93]));
  FDCE \prog_cnfg_bits_reg[13][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[13]_2 [94]));
  FDCE \prog_cnfg_bits_reg[13][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[13]_2 [95]));
  FDCE \prog_cnfg_bits_reg[13][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[13]_2 [96]));
  FDCE \prog_cnfg_bits_reg[13][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[13]_2 [97]));
  FDCE \prog_cnfg_bits_reg[13][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[13]_2 [98]));
  FDCE \prog_cnfg_bits_reg[13][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[13]_2 [99]));
  FDCE \prog_cnfg_bits_reg[13][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_31),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[13]_2 [9]));
  FDCE \prog_cnfg_bits_reg[14][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[14]_1 [0]));
  FDCE \prog_cnfg_bits_reg[14][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[14]_1 [100]));
  FDCE \prog_cnfg_bits_reg[14][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[14]_1 [101]));
  FDCE \prog_cnfg_bits_reg[14][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[14]_1 [102]));
  FDCE \prog_cnfg_bits_reg[14][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[14]_1 [103]));
  FDCE \prog_cnfg_bits_reg[14][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[14]_1 [104]));
  FDCE \prog_cnfg_bits_reg[14][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[14]_1 [105]));
  FDCE \prog_cnfg_bits_reg[14][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[14]_1 [106]));
  FDCE \prog_cnfg_bits_reg[14][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[14]_1 [107]));
  FDCE \prog_cnfg_bits_reg[14][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[14]_1 [108]));
  FDCE \prog_cnfg_bits_reg[14][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[14]_1 [109]));
  FDCE \prog_cnfg_bits_reg[14][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[14]_1 [10]));
  FDCE \prog_cnfg_bits_reg[14][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[14]_1 [110]));
  FDCE \prog_cnfg_bits_reg[14][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[14]_1 [111]));
  FDCE \prog_cnfg_bits_reg[14][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[14]_1 [112]));
  FDCE \prog_cnfg_bits_reg[14][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[14]_1 [113]));
  FDCE \prog_cnfg_bits_reg[14][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[14]_1 [114]));
  FDCE \prog_cnfg_bits_reg[14][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[14]_1 [115]));
  FDCE \prog_cnfg_bits_reg[14][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[14]_1 [116]));
  FDCE \prog_cnfg_bits_reg[14][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[14]_1 [117]));
  FDCE \prog_cnfg_bits_reg[14][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[14]_1 [118]));
  FDCE \prog_cnfg_bits_reg[14][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[14]_1 [119]));
  FDCE \prog_cnfg_bits_reg[14][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[14]_1 [11]));
  FDCE \prog_cnfg_bits_reg[14][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[14]_1 [120]));
  FDCE \prog_cnfg_bits_reg[14][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[14]_1 [121]));
  FDCE \prog_cnfg_bits_reg[14][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[14]_1 [122]));
  FDCE \prog_cnfg_bits_reg[14][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[14]_1 [123]));
  FDCE \prog_cnfg_bits_reg[14][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[14]_1 [124]));
  FDCE \prog_cnfg_bits_reg[14][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[14]_1 [125]));
  FDCE \prog_cnfg_bits_reg[14][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[14]_1 [126]));
  FDCE \prog_cnfg_bits_reg[14][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[14]_1 [127]));
  FDCE \prog_cnfg_bits_reg[14][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[14]_1 [128]));
  FDCE \prog_cnfg_bits_reg[14][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[14]_1 [129]));
  FDCE \prog_cnfg_bits_reg[14][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[14]_1 [12]));
  FDCE \prog_cnfg_bits_reg[14][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[14]_1 [130]));
  FDCE \prog_cnfg_bits_reg[14][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[14]_1 [131]));
  FDCE \prog_cnfg_bits_reg[14][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[14]_1 [132]));
  FDCE \prog_cnfg_bits_reg[14][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[14]_1 [133]));
  FDCE \prog_cnfg_bits_reg[14][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[14]_1 [134]));
  FDCE \prog_cnfg_bits_reg[14][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[14]_1 [135]));
  FDCE \prog_cnfg_bits_reg[14][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[14]_1 [136]));
  FDCE \prog_cnfg_bits_reg[14][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[14]_1 [137]));
  FDCE \prog_cnfg_bits_reg[14][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[14]_1 [138]));
  FDCE \prog_cnfg_bits_reg[14][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[14]_1 [139]));
  FDCE \prog_cnfg_bits_reg[14][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[14]_1 [13]));
  FDCE \prog_cnfg_bits_reg[14][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[14]_1 [140]));
  FDCE \prog_cnfg_bits_reg[14][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[14]_1 [141]));
  FDCE \prog_cnfg_bits_reg[14][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[14]_1 [142]));
  FDCE \prog_cnfg_bits_reg[14][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[14]_1 [143]));
  FDCE \prog_cnfg_bits_reg[14][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[14]_1 [144]));
  FDCE \prog_cnfg_bits_reg[14][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[14]_1 [145]));
  FDCE \prog_cnfg_bits_reg[14][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[14]_1 [146]));
  FDCE \prog_cnfg_bits_reg[14][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[14]_1 [147]));
  FDCE \prog_cnfg_bits_reg[14][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[14]_1 [148]));
  FDCE \prog_cnfg_bits_reg[14][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[14]_1 [149]));
  FDCE \prog_cnfg_bits_reg[14][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[14]_1 [14]));
  FDCE \prog_cnfg_bits_reg[14][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[14]_1 [150]));
  FDCE \prog_cnfg_bits_reg[14][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[14]_1 [151]));
  FDCE \prog_cnfg_bits_reg[14][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[14]_1 [152]));
  FDCE \prog_cnfg_bits_reg[14][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[14]_1 [153]));
  FDCE \prog_cnfg_bits_reg[14][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[14]_1 [154]));
  FDCE \prog_cnfg_bits_reg[14][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[14]_1 [155]));
  FDCE \prog_cnfg_bits_reg[14][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[14]_1 [156]));
  FDCE \prog_cnfg_bits_reg[14][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[14]_1 [157]));
  FDCE \prog_cnfg_bits_reg[14][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[14]_1 [158]));
  FDCE \prog_cnfg_bits_reg[14][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[14]_1 [159]));
  FDCE \prog_cnfg_bits_reg[14][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[14]_1 [15]));
  FDCE \prog_cnfg_bits_reg[14][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[14]_1 [16]));
  FDCE \prog_cnfg_bits_reg[14][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[14]_1 [17]));
  FDCE \prog_cnfg_bits_reg[14][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[14]_1 [18]));
  FDCE \prog_cnfg_bits_reg[14][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[14]_1 [19]));
  FDCE \prog_cnfg_bits_reg[14][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[14]_1 [1]));
  FDCE \prog_cnfg_bits_reg[14][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[14]_1 [20]));
  FDCE \prog_cnfg_bits_reg[14][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[14]_1 [21]));
  FDCE \prog_cnfg_bits_reg[14][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[14]_1 [22]));
  FDCE \prog_cnfg_bits_reg[14][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[14]_1 [23]));
  FDCE \prog_cnfg_bits_reg[14][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[14]_1 [24]));
  FDCE \prog_cnfg_bits_reg[14][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[14]_1 [25]));
  FDCE \prog_cnfg_bits_reg[14][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[14]_1 [26]));
  FDCE \prog_cnfg_bits_reg[14][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[14]_1 [27]));
  FDCE \prog_cnfg_bits_reg[14][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[14]_1 [28]));
  FDCE \prog_cnfg_bits_reg[14][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[14]_1 [29]));
  FDCE \prog_cnfg_bits_reg[14][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[14]_1 [2]));
  FDCE \prog_cnfg_bits_reg[14][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[14]_1 [30]));
  FDCE \prog_cnfg_bits_reg[14][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[14]_1 [31]));
  FDCE \prog_cnfg_bits_reg[14][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[14]_1 [32]));
  FDCE \prog_cnfg_bits_reg[14][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[14]_1 [33]));
  FDCE \prog_cnfg_bits_reg[14][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[14]_1 [34]));
  FDCE \prog_cnfg_bits_reg[14][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[14]_1 [35]));
  FDCE \prog_cnfg_bits_reg[14][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[14]_1 [36]));
  FDCE \prog_cnfg_bits_reg[14][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[14]_1 [37]));
  FDCE \prog_cnfg_bits_reg[14][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[14]_1 [38]));
  FDCE \prog_cnfg_bits_reg[14][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[14]_1 [39]));
  FDCE \prog_cnfg_bits_reg[14][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[14]_1 [3]));
  FDCE \prog_cnfg_bits_reg[14][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[14]_1 [40]));
  FDCE \prog_cnfg_bits_reg[14][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[14]_1 [41]));
  FDCE \prog_cnfg_bits_reg[14][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[14]_1 [42]));
  FDCE \prog_cnfg_bits_reg[14][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[14]_1 [43]));
  FDCE \prog_cnfg_bits_reg[14][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[14]_1 [44]));
  FDCE \prog_cnfg_bits_reg[14][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[14]_1 [45]));
  FDCE \prog_cnfg_bits_reg[14][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[14]_1 [46]));
  FDCE \prog_cnfg_bits_reg[14][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[14]_1 [47]));
  FDCE \prog_cnfg_bits_reg[14][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[14]_1 [48]));
  FDCE \prog_cnfg_bits_reg[14][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[14]_1 [49]));
  FDCE \prog_cnfg_bits_reg[14][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[14]_1 [4]));
  FDCE \prog_cnfg_bits_reg[14][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[14]_1 [50]));
  FDCE \prog_cnfg_bits_reg[14][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[14]_1 [51]));
  FDCE \prog_cnfg_bits_reg[14][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[14]_1 [52]));
  FDCE \prog_cnfg_bits_reg[14][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[14]_1 [53]));
  FDCE \prog_cnfg_bits_reg[14][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[14]_1 [54]));
  FDCE \prog_cnfg_bits_reg[14][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[14]_1 [55]));
  FDCE \prog_cnfg_bits_reg[14][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[14]_1 [56]));
  FDCE \prog_cnfg_bits_reg[14][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[14]_1 [57]));
  FDCE \prog_cnfg_bits_reg[14][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[14]_1 [58]));
  FDCE \prog_cnfg_bits_reg[14][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[14]_1 [59]));
  FDCE \prog_cnfg_bits_reg[14][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[14]_1 [5]));
  FDCE \prog_cnfg_bits_reg[14][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[14]_1 [60]));
  FDCE \prog_cnfg_bits_reg[14][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[14]_1 [61]));
  FDCE \prog_cnfg_bits_reg[14][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[14]_1 [62]));
  FDCE \prog_cnfg_bits_reg[14][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[14]_1 [63]));
  FDCE \prog_cnfg_bits_reg[14][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[14]_1 [64]));
  FDCE \prog_cnfg_bits_reg[14][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[14]_1 [65]));
  FDCE \prog_cnfg_bits_reg[14][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[14]_1 [66]));
  FDCE \prog_cnfg_bits_reg[14][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[14]_1 [67]));
  FDCE \prog_cnfg_bits_reg[14][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[14]_1 [68]));
  FDCE \prog_cnfg_bits_reg[14][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[14]_1 [69]));
  FDCE \prog_cnfg_bits_reg[14][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[14]_1 [6]));
  FDCE \prog_cnfg_bits_reg[14][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[14]_1 [70]));
  FDCE \prog_cnfg_bits_reg[14][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[14]_1 [71]));
  FDCE \prog_cnfg_bits_reg[14][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[14]_1 [72]));
  FDCE \prog_cnfg_bits_reg[14][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[14]_1 [73]));
  FDCE \prog_cnfg_bits_reg[14][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[14]_1 [74]));
  FDCE \prog_cnfg_bits_reg[14][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[14]_1 [75]));
  FDCE \prog_cnfg_bits_reg[14][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[14]_1 [76]));
  FDCE \prog_cnfg_bits_reg[14][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[14]_1 [77]));
  FDCE \prog_cnfg_bits_reg[14][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[14]_1 [78]));
  FDCE \prog_cnfg_bits_reg[14][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[14]_1 [79]));
  FDCE \prog_cnfg_bits_reg[14][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[14]_1 [7]));
  FDCE \prog_cnfg_bits_reg[14][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[14]_1 [80]));
  FDCE \prog_cnfg_bits_reg[14][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[14]_1 [81]));
  FDCE \prog_cnfg_bits_reg[14][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[14]_1 [82]));
  FDCE \prog_cnfg_bits_reg[14][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[14]_1 [83]));
  FDCE \prog_cnfg_bits_reg[14][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[14]_1 [84]));
  FDCE \prog_cnfg_bits_reg[14][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[14]_1 [85]));
  FDCE \prog_cnfg_bits_reg[14][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[14]_1 [86]));
  FDCE \prog_cnfg_bits_reg[14][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[14]_1 [87]));
  FDCE \prog_cnfg_bits_reg[14][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[14]_1 [88]));
  FDCE \prog_cnfg_bits_reg[14][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[14]_1 [89]));
  FDCE \prog_cnfg_bits_reg[14][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[14]_1 [8]));
  FDCE \prog_cnfg_bits_reg[14][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[14]_1 [90]));
  FDCE \prog_cnfg_bits_reg[14][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[14]_1 [91]));
  FDCE \prog_cnfg_bits_reg[14][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[14]_1 [92]));
  FDCE \prog_cnfg_bits_reg[14][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[14]_1 [93]));
  FDCE \prog_cnfg_bits_reg[14][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[14]_1 [94]));
  FDCE \prog_cnfg_bits_reg[14][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[14]_1 [95]));
  FDCE \prog_cnfg_bits_reg[14][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[14]_1 [96]));
  FDCE \prog_cnfg_bits_reg[14][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[14]_1 [97]));
  FDCE \prog_cnfg_bits_reg[14][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[14]_1 [98]));
  FDCE \prog_cnfg_bits_reg[14][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[14]_1 [99]));
  FDCE \prog_cnfg_bits_reg[14][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_21),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[14]_1 [9]));
  FDCE \prog_cnfg_bits_reg[15][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[15]_0 [0]));
  FDCE \prog_cnfg_bits_reg[15][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[15]_0 [100]));
  FDCE \prog_cnfg_bits_reg[15][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[15]_0 [101]));
  FDCE \prog_cnfg_bits_reg[15][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[15]_0 [102]));
  FDCE \prog_cnfg_bits_reg[15][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[15]_0 [103]));
  FDCE \prog_cnfg_bits_reg[15][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[15]_0 [104]));
  FDCE \prog_cnfg_bits_reg[15][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[15]_0 [105]));
  FDCE \prog_cnfg_bits_reg[15][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[15]_0 [106]));
  FDCE \prog_cnfg_bits_reg[15][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[15]_0 [107]));
  FDCE \prog_cnfg_bits_reg[15][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[15]_0 [108]));
  FDCE \prog_cnfg_bits_reg[15][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[15]_0 [109]));
  FDCE \prog_cnfg_bits_reg[15][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[15]_0 [10]));
  FDCE \prog_cnfg_bits_reg[15][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[15]_0 [110]));
  FDCE \prog_cnfg_bits_reg[15][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[15]_0 [111]));
  FDCE \prog_cnfg_bits_reg[15][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[15]_0 [112]));
  FDCE \prog_cnfg_bits_reg[15][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[15]_0 [113]));
  FDCE \prog_cnfg_bits_reg[15][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[15]_0 [114]));
  FDCE \prog_cnfg_bits_reg[15][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[15]_0 [115]));
  FDCE \prog_cnfg_bits_reg[15][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[15]_0 [116]));
  FDCE \prog_cnfg_bits_reg[15][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[15]_0 [117]));
  FDCE \prog_cnfg_bits_reg[15][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[15]_0 [118]));
  FDCE \prog_cnfg_bits_reg[15][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[15]_0 [119]));
  FDCE \prog_cnfg_bits_reg[15][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[15]_0 [11]));
  FDCE \prog_cnfg_bits_reg[15][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[15]_0 [120]));
  FDCE \prog_cnfg_bits_reg[15][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[15]_0 [121]));
  FDCE \prog_cnfg_bits_reg[15][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[15]_0 [122]));
  FDCE \prog_cnfg_bits_reg[15][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[15]_0 [123]));
  FDCE \prog_cnfg_bits_reg[15][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[15]_0 [124]));
  FDCE \prog_cnfg_bits_reg[15][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[15]_0 [125]));
  FDCE \prog_cnfg_bits_reg[15][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[15]_0 [126]));
  FDCE \prog_cnfg_bits_reg[15][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[15]_0 [127]));
  FDCE \prog_cnfg_bits_reg[15][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[15]_0 [128]));
  FDCE \prog_cnfg_bits_reg[15][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[15]_0 [129]));
  FDCE \prog_cnfg_bits_reg[15][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[15]_0 [12]));
  FDCE \prog_cnfg_bits_reg[15][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[15]_0 [130]));
  FDCE \prog_cnfg_bits_reg[15][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[15]_0 [131]));
  FDCE \prog_cnfg_bits_reg[15][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[15]_0 [132]));
  FDCE \prog_cnfg_bits_reg[15][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[15]_0 [133]));
  FDCE \prog_cnfg_bits_reg[15][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[15]_0 [134]));
  FDCE \prog_cnfg_bits_reg[15][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[15]_0 [135]));
  FDCE \prog_cnfg_bits_reg[15][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[15]_0 [136]));
  FDCE \prog_cnfg_bits_reg[15][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[15]_0 [137]));
  FDCE \prog_cnfg_bits_reg[15][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[15]_0 [138]));
  FDCE \prog_cnfg_bits_reg[15][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[15]_0 [139]));
  FDCE \prog_cnfg_bits_reg[15][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[15]_0 [13]));
  FDCE \prog_cnfg_bits_reg[15][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[15]_0 [140]));
  FDCE \prog_cnfg_bits_reg[15][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[15]_0 [141]));
  FDCE \prog_cnfg_bits_reg[15][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[15]_0 [142]));
  FDCE \prog_cnfg_bits_reg[15][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[15]_0 [143]));
  FDCE \prog_cnfg_bits_reg[15][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[15]_0 [144]));
  FDCE \prog_cnfg_bits_reg[15][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[15]_0 [145]));
  FDCE \prog_cnfg_bits_reg[15][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[15]_0 [146]));
  FDCE \prog_cnfg_bits_reg[15][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[15]_0 [147]));
  FDCE \prog_cnfg_bits_reg[15][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[15]_0 [148]));
  FDCE \prog_cnfg_bits_reg[15][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[15]_0 [149]));
  FDCE \prog_cnfg_bits_reg[15][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[15]_0 [14]));
  FDCE \prog_cnfg_bits_reg[15][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[15]_0 [150]));
  FDCE \prog_cnfg_bits_reg[15][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[15]_0 [151]));
  FDCE \prog_cnfg_bits_reg[15][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[15]_0 [152]));
  FDCE \prog_cnfg_bits_reg[15][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[15]_0 [153]));
  FDCE \prog_cnfg_bits_reg[15][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[15]_0 [154]));
  FDCE \prog_cnfg_bits_reg[15][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[15]_0 [155]));
  FDCE \prog_cnfg_bits_reg[15][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[15]_0 [156]));
  FDCE \prog_cnfg_bits_reg[15][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[15]_0 [157]));
  FDCE \prog_cnfg_bits_reg[15][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[15]_0 [158]));
  FDCE \prog_cnfg_bits_reg[15][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[15]_0 [159]));
  FDCE \prog_cnfg_bits_reg[15][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[15]_0 [15]));
  FDCE \prog_cnfg_bits_reg[15][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[15]_0 [16]));
  FDCE \prog_cnfg_bits_reg[15][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[15]_0 [17]));
  FDCE \prog_cnfg_bits_reg[15][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[15]_0 [18]));
  FDCE \prog_cnfg_bits_reg[15][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[15]_0 [19]));
  FDCE \prog_cnfg_bits_reg[15][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[15]_0 [1]));
  FDCE \prog_cnfg_bits_reg[15][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[15]_0 [20]));
  FDCE \prog_cnfg_bits_reg[15][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[15]_0 [21]));
  FDCE \prog_cnfg_bits_reg[15][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[15]_0 [22]));
  FDCE \prog_cnfg_bits_reg[15][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[15]_0 [23]));
  FDCE \prog_cnfg_bits_reg[15][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[15]_0 [24]));
  FDCE \prog_cnfg_bits_reg[15][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[15]_0 [25]));
  FDCE \prog_cnfg_bits_reg[15][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[15]_0 [26]));
  FDCE \prog_cnfg_bits_reg[15][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[15]_0 [27]));
  FDCE \prog_cnfg_bits_reg[15][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[15]_0 [28]));
  FDCE \prog_cnfg_bits_reg[15][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[15]_0 [29]));
  FDCE \prog_cnfg_bits_reg[15][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[15]_0 [2]));
  FDCE \prog_cnfg_bits_reg[15][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[15]_0 [30]));
  FDCE \prog_cnfg_bits_reg[15][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[15]_0 [31]));
  FDCE \prog_cnfg_bits_reg[15][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[15]_0 [32]));
  FDCE \prog_cnfg_bits_reg[15][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[15]_0 [33]));
  FDCE \prog_cnfg_bits_reg[15][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[15]_0 [34]));
  FDCE \prog_cnfg_bits_reg[15][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[15]_0 [35]));
  FDCE \prog_cnfg_bits_reg[15][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[15]_0 [36]));
  FDCE \prog_cnfg_bits_reg[15][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[15]_0 [37]));
  FDCE \prog_cnfg_bits_reg[15][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[15]_0 [38]));
  FDCE \prog_cnfg_bits_reg[15][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[15]_0 [39]));
  FDCE \prog_cnfg_bits_reg[15][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[15]_0 [3]));
  FDCE \prog_cnfg_bits_reg[15][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[15]_0 [40]));
  FDCE \prog_cnfg_bits_reg[15][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[15]_0 [41]));
  FDCE \prog_cnfg_bits_reg[15][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[15]_0 [42]));
  FDCE \prog_cnfg_bits_reg[15][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[15]_0 [43]));
  FDCE \prog_cnfg_bits_reg[15][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[15]_0 [44]));
  FDCE \prog_cnfg_bits_reg[15][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[15]_0 [45]));
  FDCE \prog_cnfg_bits_reg[15][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[15]_0 [46]));
  FDCE \prog_cnfg_bits_reg[15][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[15]_0 [47]));
  FDCE \prog_cnfg_bits_reg[15][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[15]_0 [48]));
  FDCE \prog_cnfg_bits_reg[15][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[15]_0 [49]));
  FDCE \prog_cnfg_bits_reg[15][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[15]_0 [4]));
  FDCE \prog_cnfg_bits_reg[15][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[15]_0 [50]));
  FDCE \prog_cnfg_bits_reg[15][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[15]_0 [51]));
  FDCE \prog_cnfg_bits_reg[15][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[15]_0 [52]));
  FDCE \prog_cnfg_bits_reg[15][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[15]_0 [53]));
  FDCE \prog_cnfg_bits_reg[15][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[15]_0 [54]));
  FDCE \prog_cnfg_bits_reg[15][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[15]_0 [55]));
  FDCE \prog_cnfg_bits_reg[15][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[15]_0 [56]));
  FDCE \prog_cnfg_bits_reg[15][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[15]_0 [57]));
  FDCE \prog_cnfg_bits_reg[15][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[15]_0 [58]));
  FDCE \prog_cnfg_bits_reg[15][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[15]_0 [59]));
  FDCE \prog_cnfg_bits_reg[15][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[15]_0 [5]));
  FDCE \prog_cnfg_bits_reg[15][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[15]_0 [60]));
  FDCE \prog_cnfg_bits_reg[15][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[15]_0 [61]));
  FDCE \prog_cnfg_bits_reg[15][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[15]_0 [62]));
  FDCE \prog_cnfg_bits_reg[15][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[15]_0 [63]));
  FDCE \prog_cnfg_bits_reg[15][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[15]_0 [64]));
  FDCE \prog_cnfg_bits_reg[15][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[15]_0 [65]));
  FDCE \prog_cnfg_bits_reg[15][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[15]_0 [66]));
  FDCE \prog_cnfg_bits_reg[15][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[15]_0 [67]));
  FDCE \prog_cnfg_bits_reg[15][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[15]_0 [68]));
  FDCE \prog_cnfg_bits_reg[15][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[15]_0 [69]));
  FDCE \prog_cnfg_bits_reg[15][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[15]_0 [6]));
  FDCE \prog_cnfg_bits_reg[15][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[15]_0 [70]));
  FDCE \prog_cnfg_bits_reg[15][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[15]_0 [71]));
  FDCE \prog_cnfg_bits_reg[15][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[15]_0 [72]));
  FDCE \prog_cnfg_bits_reg[15][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[15]_0 [73]));
  FDCE \prog_cnfg_bits_reg[15][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[15]_0 [74]));
  FDCE \prog_cnfg_bits_reg[15][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[15]_0 [75]));
  FDCE \prog_cnfg_bits_reg[15][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[15]_0 [76]));
  FDCE \prog_cnfg_bits_reg[15][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[15]_0 [77]));
  FDCE \prog_cnfg_bits_reg[15][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[15]_0 [78]));
  FDCE \prog_cnfg_bits_reg[15][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[15]_0 [79]));
  FDCE \prog_cnfg_bits_reg[15][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[15]_0 [7]));
  FDCE \prog_cnfg_bits_reg[15][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[15]_0 [80]));
  FDCE \prog_cnfg_bits_reg[15][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[15]_0 [81]));
  FDCE \prog_cnfg_bits_reg[15][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[15]_0 [82]));
  FDCE \prog_cnfg_bits_reg[15][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[15]_0 [83]));
  FDCE \prog_cnfg_bits_reg[15][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[15]_0 [84]));
  FDCE \prog_cnfg_bits_reg[15][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[15]_0 [85]));
  FDCE \prog_cnfg_bits_reg[15][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[15]_0 [86]));
  FDCE \prog_cnfg_bits_reg[15][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[15]_0 [87]));
  FDCE \prog_cnfg_bits_reg[15][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[15]_0 [88]));
  FDCE \prog_cnfg_bits_reg[15][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[15]_0 [89]));
  FDCE \prog_cnfg_bits_reg[15][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[15]_0 [8]));
  FDCE \prog_cnfg_bits_reg[15][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[15]_0 [90]));
  FDCE \prog_cnfg_bits_reg[15][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[15]_0 [91]));
  FDCE \prog_cnfg_bits_reg[15][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[15]_0 [92]));
  FDCE \prog_cnfg_bits_reg[15][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[15]_0 [93]));
  FDCE \prog_cnfg_bits_reg[15][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[15]_0 [94]));
  FDCE \prog_cnfg_bits_reg[15][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[15]_0 [95]));
  FDCE \prog_cnfg_bits_reg[15][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[15]_0 [96]));
  FDCE \prog_cnfg_bits_reg[15][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[15]_0 [97]));
  FDCE \prog_cnfg_bits_reg[15][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[15]_0 [98]));
  FDCE \prog_cnfg_bits_reg[15][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[15]_0 [99]));
  FDCE \prog_cnfg_bits_reg[15][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_29),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[15]_0 [9]));
  FDCE \prog_cnfg_bits_reg[1][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[1]_14 [0]));
  FDCE \prog_cnfg_bits_reg[1][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[1]_14 [100]));
  FDCE \prog_cnfg_bits_reg[1][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[1]_14 [101]));
  FDCE \prog_cnfg_bits_reg[1][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[1]_14 [102]));
  FDCE \prog_cnfg_bits_reg[1][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[1]_14 [103]));
  FDCE \prog_cnfg_bits_reg[1][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[1]_14 [104]));
  FDCE \prog_cnfg_bits_reg[1][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[1]_14 [105]));
  FDCE \prog_cnfg_bits_reg[1][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[1]_14 [106]));
  FDCE \prog_cnfg_bits_reg[1][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[1]_14 [107]));
  FDCE \prog_cnfg_bits_reg[1][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[1]_14 [108]));
  FDCE \prog_cnfg_bits_reg[1][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[1]_14 [109]));
  FDCE \prog_cnfg_bits_reg[1][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[1]_14 [10]));
  FDCE \prog_cnfg_bits_reg[1][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[1]_14 [110]));
  FDCE \prog_cnfg_bits_reg[1][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[1]_14 [111]));
  FDCE \prog_cnfg_bits_reg[1][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[1]_14 [112]));
  FDCE \prog_cnfg_bits_reg[1][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[1]_14 [113]));
  FDCE \prog_cnfg_bits_reg[1][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[1]_14 [114]));
  FDCE \prog_cnfg_bits_reg[1][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[1]_14 [115]));
  FDCE \prog_cnfg_bits_reg[1][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[1]_14 [116]));
  FDCE \prog_cnfg_bits_reg[1][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[1]_14 [117]));
  FDCE \prog_cnfg_bits_reg[1][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[1]_14 [118]));
  FDCE \prog_cnfg_bits_reg[1][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[1]_14 [119]));
  FDCE \prog_cnfg_bits_reg[1][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[1]_14 [11]));
  FDCE \prog_cnfg_bits_reg[1][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[1]_14 [120]));
  FDCE \prog_cnfg_bits_reg[1][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[1]_14 [121]));
  FDCE \prog_cnfg_bits_reg[1][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[1]_14 [122]));
  FDCE \prog_cnfg_bits_reg[1][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[1]_14 [123]));
  FDCE \prog_cnfg_bits_reg[1][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[1]_14 [124]));
  FDCE \prog_cnfg_bits_reg[1][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[1]_14 [125]));
  FDCE \prog_cnfg_bits_reg[1][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[1]_14 [126]));
  FDCE \prog_cnfg_bits_reg[1][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[1]_14 [127]));
  FDCE \prog_cnfg_bits_reg[1][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[1]_14 [128]));
  FDCE \prog_cnfg_bits_reg[1][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[1]_14 [129]));
  FDCE \prog_cnfg_bits_reg[1][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[1]_14 [12]));
  FDCE \prog_cnfg_bits_reg[1][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[1]_14 [130]));
  FDCE \prog_cnfg_bits_reg[1][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[1]_14 [131]));
  FDCE \prog_cnfg_bits_reg[1][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[1]_14 [132]));
  FDCE \prog_cnfg_bits_reg[1][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[1]_14 [133]));
  FDCE \prog_cnfg_bits_reg[1][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[1]_14 [134]));
  FDCE \prog_cnfg_bits_reg[1][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[1]_14 [135]));
  FDCE \prog_cnfg_bits_reg[1][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[1]_14 [136]));
  FDCE \prog_cnfg_bits_reg[1][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[1]_14 [137]));
  FDCE \prog_cnfg_bits_reg[1][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[1]_14 [138]));
  FDCE \prog_cnfg_bits_reg[1][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[1]_14 [139]));
  FDCE \prog_cnfg_bits_reg[1][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[1]_14 [13]));
  FDCE \prog_cnfg_bits_reg[1][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[1]_14 [140]));
  FDCE \prog_cnfg_bits_reg[1][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[1]_14 [141]));
  FDCE \prog_cnfg_bits_reg[1][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[1]_14 [142]));
  FDCE \prog_cnfg_bits_reg[1][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[1]_14 [143]));
  FDCE \prog_cnfg_bits_reg[1][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[1]_14 [144]));
  FDCE \prog_cnfg_bits_reg[1][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[1]_14 [145]));
  FDCE \prog_cnfg_bits_reg[1][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[1]_14 [146]));
  FDCE \prog_cnfg_bits_reg[1][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[1]_14 [147]));
  FDCE \prog_cnfg_bits_reg[1][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[1]_14 [148]));
  FDCE \prog_cnfg_bits_reg[1][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[1]_14 [149]));
  FDCE \prog_cnfg_bits_reg[1][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[1]_14 [14]));
  FDCE \prog_cnfg_bits_reg[1][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[1]_14 [150]));
  FDCE \prog_cnfg_bits_reg[1][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[1]_14 [151]));
  FDCE \prog_cnfg_bits_reg[1][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[1]_14 [152]));
  FDCE \prog_cnfg_bits_reg[1][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[1]_14 [153]));
  FDCE \prog_cnfg_bits_reg[1][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[1]_14 [154]));
  FDCE \prog_cnfg_bits_reg[1][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[1]_14 [155]));
  FDCE \prog_cnfg_bits_reg[1][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[1]_14 [156]));
  FDCE \prog_cnfg_bits_reg[1][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[1]_14 [157]));
  FDCE \prog_cnfg_bits_reg[1][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[1]_14 [158]));
  FDCE \prog_cnfg_bits_reg[1][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[1]_14 [159]));
  FDCE \prog_cnfg_bits_reg[1][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[1]_14 [15]));
  FDCE \prog_cnfg_bits_reg[1][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[1]_14 [16]));
  FDCE \prog_cnfg_bits_reg[1][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[1]_14 [17]));
  FDCE \prog_cnfg_bits_reg[1][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[1]_14 [18]));
  FDCE \prog_cnfg_bits_reg[1][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[1]_14 [19]));
  FDCE \prog_cnfg_bits_reg[1][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[1]_14 [1]));
  FDCE \prog_cnfg_bits_reg[1][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[1]_14 [20]));
  FDCE \prog_cnfg_bits_reg[1][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[1]_14 [21]));
  FDCE \prog_cnfg_bits_reg[1][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[1]_14 [22]));
  FDCE \prog_cnfg_bits_reg[1][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[1]_14 [23]));
  FDCE \prog_cnfg_bits_reg[1][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[1]_14 [24]));
  FDCE \prog_cnfg_bits_reg[1][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[1]_14 [25]));
  FDCE \prog_cnfg_bits_reg[1][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[1]_14 [26]));
  FDCE \prog_cnfg_bits_reg[1][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[1]_14 [27]));
  FDCE \prog_cnfg_bits_reg[1][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[1]_14 [28]));
  FDCE \prog_cnfg_bits_reg[1][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[1]_14 [29]));
  FDCE \prog_cnfg_bits_reg[1][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[1]_14 [2]));
  FDCE \prog_cnfg_bits_reg[1][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[1]_14 [30]));
  FDCE \prog_cnfg_bits_reg[1][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[1]_14 [31]));
  FDCE \prog_cnfg_bits_reg[1][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[1]_14 [32]));
  FDCE \prog_cnfg_bits_reg[1][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[1]_14 [33]));
  FDCE \prog_cnfg_bits_reg[1][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[1]_14 [34]));
  FDCE \prog_cnfg_bits_reg[1][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[1]_14 [35]));
  FDCE \prog_cnfg_bits_reg[1][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[1]_14 [36]));
  FDCE \prog_cnfg_bits_reg[1][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[1]_14 [37]));
  FDCE \prog_cnfg_bits_reg[1][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[1]_14 [38]));
  FDCE \prog_cnfg_bits_reg[1][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[1]_14 [39]));
  FDCE \prog_cnfg_bits_reg[1][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[1]_14 [3]));
  FDCE \prog_cnfg_bits_reg[1][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[1]_14 [40]));
  FDCE \prog_cnfg_bits_reg[1][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[1]_14 [41]));
  FDCE \prog_cnfg_bits_reg[1][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[1]_14 [42]));
  FDCE \prog_cnfg_bits_reg[1][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[1]_14 [43]));
  FDCE \prog_cnfg_bits_reg[1][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[1]_14 [44]));
  FDCE \prog_cnfg_bits_reg[1][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[1]_14 [45]));
  FDCE \prog_cnfg_bits_reg[1][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[1]_14 [46]));
  FDCE \prog_cnfg_bits_reg[1][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[1]_14 [47]));
  FDCE \prog_cnfg_bits_reg[1][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[1]_14 [48]));
  FDCE \prog_cnfg_bits_reg[1][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[1]_14 [49]));
  FDCE \prog_cnfg_bits_reg[1][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[1]_14 [4]));
  FDCE \prog_cnfg_bits_reg[1][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[1]_14 [50]));
  FDCE \prog_cnfg_bits_reg[1][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[1]_14 [51]));
  FDCE \prog_cnfg_bits_reg[1][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[1]_14 [52]));
  FDCE \prog_cnfg_bits_reg[1][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[1]_14 [53]));
  FDCE \prog_cnfg_bits_reg[1][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[1]_14 [54]));
  FDCE \prog_cnfg_bits_reg[1][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[1]_14 [55]));
  FDCE \prog_cnfg_bits_reg[1][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[1]_14 [56]));
  FDCE \prog_cnfg_bits_reg[1][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[1]_14 [57]));
  FDCE \prog_cnfg_bits_reg[1][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[1]_14 [58]));
  FDCE \prog_cnfg_bits_reg[1][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[1]_14 [59]));
  FDCE \prog_cnfg_bits_reg[1][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[1]_14 [5]));
  FDCE \prog_cnfg_bits_reg[1][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[1]_14 [60]));
  FDCE \prog_cnfg_bits_reg[1][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[1]_14 [61]));
  FDCE \prog_cnfg_bits_reg[1][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[1]_14 [62]));
  FDCE \prog_cnfg_bits_reg[1][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[1]_14 [63]));
  FDCE \prog_cnfg_bits_reg[1][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[1]_14 [64]));
  FDCE \prog_cnfg_bits_reg[1][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[1]_14 [65]));
  FDCE \prog_cnfg_bits_reg[1][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[1]_14 [66]));
  FDCE \prog_cnfg_bits_reg[1][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[1]_14 [67]));
  FDCE \prog_cnfg_bits_reg[1][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[1]_14 [68]));
  FDCE \prog_cnfg_bits_reg[1][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[1]_14 [69]));
  FDCE \prog_cnfg_bits_reg[1][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[1]_14 [6]));
  FDCE \prog_cnfg_bits_reg[1][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[1]_14 [70]));
  FDCE \prog_cnfg_bits_reg[1][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[1]_14 [71]));
  FDCE \prog_cnfg_bits_reg[1][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[1]_14 [72]));
  FDCE \prog_cnfg_bits_reg[1][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[1]_14 [73]));
  FDCE \prog_cnfg_bits_reg[1][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[1]_14 [74]));
  FDCE \prog_cnfg_bits_reg[1][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[1]_14 [75]));
  FDCE \prog_cnfg_bits_reg[1][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[1]_14 [76]));
  FDCE \prog_cnfg_bits_reg[1][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[1]_14 [77]));
  FDCE \prog_cnfg_bits_reg[1][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[1]_14 [78]));
  FDCE \prog_cnfg_bits_reg[1][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[1]_14 [79]));
  FDCE \prog_cnfg_bits_reg[1][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[1]_14 [7]));
  FDCE \prog_cnfg_bits_reg[1][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[1]_14 [80]));
  FDCE \prog_cnfg_bits_reg[1][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[1]_14 [81]));
  FDCE \prog_cnfg_bits_reg[1][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[1]_14 [82]));
  FDCE \prog_cnfg_bits_reg[1][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[1]_14 [83]));
  FDCE \prog_cnfg_bits_reg[1][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[1]_14 [84]));
  FDCE \prog_cnfg_bits_reg[1][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[1]_14 [85]));
  FDCE \prog_cnfg_bits_reg[1][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[1]_14 [86]));
  FDCE \prog_cnfg_bits_reg[1][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[1]_14 [87]));
  FDCE \prog_cnfg_bits_reg[1][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[1]_14 [88]));
  FDCE \prog_cnfg_bits_reg[1][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[1]_14 [89]));
  FDCE \prog_cnfg_bits_reg[1][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[1]_14 [8]));
  FDCE \prog_cnfg_bits_reg[1][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[1]_14 [90]));
  FDCE \prog_cnfg_bits_reg[1][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[1]_14 [91]));
  FDCE \prog_cnfg_bits_reg[1][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[1]_14 [92]));
  FDCE \prog_cnfg_bits_reg[1][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[1]_14 [93]));
  FDCE \prog_cnfg_bits_reg[1][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[1]_14 [94]));
  FDCE \prog_cnfg_bits_reg[1][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[1]_14 [95]));
  FDCE \prog_cnfg_bits_reg[1][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[1]_14 [96]));
  FDCE \prog_cnfg_bits_reg[1][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[1]_14 [97]));
  FDCE \prog_cnfg_bits_reg[1][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[1]_14 [98]));
  FDCE \prog_cnfg_bits_reg[1][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[1]_14 [99]));
  FDCE \prog_cnfg_bits_reg[1][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_5),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[1]_14 [9]));
  FDCE \prog_cnfg_bits_reg[2][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[2]_13 [0]));
  FDCE \prog_cnfg_bits_reg[2][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[2]_13 [100]));
  FDCE \prog_cnfg_bits_reg[2][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[2]_13 [101]));
  FDCE \prog_cnfg_bits_reg[2][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[2]_13 [102]));
  FDCE \prog_cnfg_bits_reg[2][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[2]_13 [103]));
  FDCE \prog_cnfg_bits_reg[2][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[2]_13 [104]));
  FDCE \prog_cnfg_bits_reg[2][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[2]_13 [105]));
  FDCE \prog_cnfg_bits_reg[2][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[2]_13 [106]));
  FDCE \prog_cnfg_bits_reg[2][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[2]_13 [107]));
  FDCE \prog_cnfg_bits_reg[2][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[2]_13 [108]));
  FDCE \prog_cnfg_bits_reg[2][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[2]_13 [109]));
  FDCE \prog_cnfg_bits_reg[2][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[2]_13 [10]));
  FDCE \prog_cnfg_bits_reg[2][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[2]_13 [110]));
  FDCE \prog_cnfg_bits_reg[2][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[2]_13 [111]));
  FDCE \prog_cnfg_bits_reg[2][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[2]_13 [112]));
  FDCE \prog_cnfg_bits_reg[2][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[2]_13 [113]));
  FDCE \prog_cnfg_bits_reg[2][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[2]_13 [114]));
  FDCE \prog_cnfg_bits_reg[2][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[2]_13 [115]));
  FDCE \prog_cnfg_bits_reg[2][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[2]_13 [116]));
  FDCE \prog_cnfg_bits_reg[2][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[2]_13 [117]));
  FDCE \prog_cnfg_bits_reg[2][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[2]_13 [118]));
  FDCE \prog_cnfg_bits_reg[2][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[2]_13 [119]));
  FDCE \prog_cnfg_bits_reg[2][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[2]_13 [11]));
  FDCE \prog_cnfg_bits_reg[2][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[2]_13 [120]));
  FDCE \prog_cnfg_bits_reg[2][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[2]_13 [121]));
  FDCE \prog_cnfg_bits_reg[2][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[2]_13 [122]));
  FDCE \prog_cnfg_bits_reg[2][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[2]_13 [123]));
  FDCE \prog_cnfg_bits_reg[2][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[2]_13 [124]));
  FDCE \prog_cnfg_bits_reg[2][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[2]_13 [125]));
  FDCE \prog_cnfg_bits_reg[2][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[2]_13 [126]));
  FDCE \prog_cnfg_bits_reg[2][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[2]_13 [127]));
  FDCE \prog_cnfg_bits_reg[2][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[2]_13 [128]));
  FDCE \prog_cnfg_bits_reg[2][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[2]_13 [129]));
  FDCE \prog_cnfg_bits_reg[2][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[2]_13 [12]));
  FDCE \prog_cnfg_bits_reg[2][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[2]_13 [130]));
  FDCE \prog_cnfg_bits_reg[2][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[2]_13 [131]));
  FDCE \prog_cnfg_bits_reg[2][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[2]_13 [132]));
  FDCE \prog_cnfg_bits_reg[2][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[2]_13 [133]));
  FDCE \prog_cnfg_bits_reg[2][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[2]_13 [134]));
  FDCE \prog_cnfg_bits_reg[2][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[2]_13 [135]));
  FDCE \prog_cnfg_bits_reg[2][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[2]_13 [136]));
  FDCE \prog_cnfg_bits_reg[2][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[2]_13 [137]));
  FDCE \prog_cnfg_bits_reg[2][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[2]_13 [138]));
  FDCE \prog_cnfg_bits_reg[2][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[2]_13 [139]));
  FDCE \prog_cnfg_bits_reg[2][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[2]_13 [13]));
  FDCE \prog_cnfg_bits_reg[2][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[2]_13 [140]));
  FDCE \prog_cnfg_bits_reg[2][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[2]_13 [141]));
  FDCE \prog_cnfg_bits_reg[2][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[2]_13 [142]));
  FDCE \prog_cnfg_bits_reg[2][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[2]_13 [143]));
  FDCE \prog_cnfg_bits_reg[2][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[2]_13 [144]));
  FDCE \prog_cnfg_bits_reg[2][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[2]_13 [145]));
  FDCE \prog_cnfg_bits_reg[2][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[2]_13 [146]));
  FDCE \prog_cnfg_bits_reg[2][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[2]_13 [147]));
  FDCE \prog_cnfg_bits_reg[2][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[2]_13 [148]));
  FDCE \prog_cnfg_bits_reg[2][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[2]_13 [149]));
  FDCE \prog_cnfg_bits_reg[2][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[2]_13 [14]));
  FDCE \prog_cnfg_bits_reg[2][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[2]_13 [150]));
  FDCE \prog_cnfg_bits_reg[2][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[2]_13 [151]));
  FDCE \prog_cnfg_bits_reg[2][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[2]_13 [152]));
  FDCE \prog_cnfg_bits_reg[2][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[2]_13 [153]));
  FDCE \prog_cnfg_bits_reg[2][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[2]_13 [154]));
  FDCE \prog_cnfg_bits_reg[2][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[2]_13 [155]));
  FDCE \prog_cnfg_bits_reg[2][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[2]_13 [156]));
  FDCE \prog_cnfg_bits_reg[2][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[2]_13 [157]));
  FDCE \prog_cnfg_bits_reg[2][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[2]_13 [158]));
  FDCE \prog_cnfg_bits_reg[2][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[2]_13 [159]));
  FDCE \prog_cnfg_bits_reg[2][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[2]_13 [15]));
  FDCE \prog_cnfg_bits_reg[2][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[2]_13 [16]));
  FDCE \prog_cnfg_bits_reg[2][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[2]_13 [17]));
  FDCE \prog_cnfg_bits_reg[2][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[2]_13 [18]));
  FDCE \prog_cnfg_bits_reg[2][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[2]_13 [19]));
  FDCE \prog_cnfg_bits_reg[2][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[2]_13 [1]));
  FDCE \prog_cnfg_bits_reg[2][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[2]_13 [20]));
  FDCE \prog_cnfg_bits_reg[2][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[2]_13 [21]));
  FDCE \prog_cnfg_bits_reg[2][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[2]_13 [22]));
  FDCE \prog_cnfg_bits_reg[2][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[2]_13 [23]));
  FDCE \prog_cnfg_bits_reg[2][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[2]_13 [24]));
  FDCE \prog_cnfg_bits_reg[2][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[2]_13 [25]));
  FDCE \prog_cnfg_bits_reg[2][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[2]_13 [26]));
  FDCE \prog_cnfg_bits_reg[2][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[2]_13 [27]));
  FDCE \prog_cnfg_bits_reg[2][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[2]_13 [28]));
  FDCE \prog_cnfg_bits_reg[2][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[2]_13 [29]));
  FDCE \prog_cnfg_bits_reg[2][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[2]_13 [2]));
  FDCE \prog_cnfg_bits_reg[2][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[2]_13 [30]));
  FDCE \prog_cnfg_bits_reg[2][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[2]_13 [31]));
  FDCE \prog_cnfg_bits_reg[2][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[2]_13 [32]));
  FDCE \prog_cnfg_bits_reg[2][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[2]_13 [33]));
  FDCE \prog_cnfg_bits_reg[2][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[2]_13 [34]));
  FDCE \prog_cnfg_bits_reg[2][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[2]_13 [35]));
  FDCE \prog_cnfg_bits_reg[2][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[2]_13 [36]));
  FDCE \prog_cnfg_bits_reg[2][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[2]_13 [37]));
  FDCE \prog_cnfg_bits_reg[2][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[2]_13 [38]));
  FDCE \prog_cnfg_bits_reg[2][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[2]_13 [39]));
  FDCE \prog_cnfg_bits_reg[2][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[2]_13 [3]));
  FDCE \prog_cnfg_bits_reg[2][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[2]_13 [40]));
  FDCE \prog_cnfg_bits_reg[2][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[2]_13 [41]));
  FDCE \prog_cnfg_bits_reg[2][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[2]_13 [42]));
  FDCE \prog_cnfg_bits_reg[2][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[2]_13 [43]));
  FDCE \prog_cnfg_bits_reg[2][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[2]_13 [44]));
  FDCE \prog_cnfg_bits_reg[2][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[2]_13 [45]));
  FDCE \prog_cnfg_bits_reg[2][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[2]_13 [46]));
  FDCE \prog_cnfg_bits_reg[2][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[2]_13 [47]));
  FDCE \prog_cnfg_bits_reg[2][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[2]_13 [48]));
  FDCE \prog_cnfg_bits_reg[2][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[2]_13 [49]));
  FDCE \prog_cnfg_bits_reg[2][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[2]_13 [4]));
  FDCE \prog_cnfg_bits_reg[2][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[2]_13 [50]));
  FDCE \prog_cnfg_bits_reg[2][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[2]_13 [51]));
  FDCE \prog_cnfg_bits_reg[2][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[2]_13 [52]));
  FDCE \prog_cnfg_bits_reg[2][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[2]_13 [53]));
  FDCE \prog_cnfg_bits_reg[2][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[2]_13 [54]));
  FDCE \prog_cnfg_bits_reg[2][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[2]_13 [55]));
  FDCE \prog_cnfg_bits_reg[2][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[2]_13 [56]));
  FDCE \prog_cnfg_bits_reg[2][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[2]_13 [57]));
  FDCE \prog_cnfg_bits_reg[2][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[2]_13 [58]));
  FDCE \prog_cnfg_bits_reg[2][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[2]_13 [59]));
  FDCE \prog_cnfg_bits_reg[2][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[2]_13 [5]));
  FDCE \prog_cnfg_bits_reg[2][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[2]_13 [60]));
  FDCE \prog_cnfg_bits_reg[2][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[2]_13 [61]));
  FDCE \prog_cnfg_bits_reg[2][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[2]_13 [62]));
  FDCE \prog_cnfg_bits_reg[2][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[2]_13 [63]));
  FDCE \prog_cnfg_bits_reg[2][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[2]_13 [64]));
  FDCE \prog_cnfg_bits_reg[2][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[2]_13 [65]));
  FDCE \prog_cnfg_bits_reg[2][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[2]_13 [66]));
  FDCE \prog_cnfg_bits_reg[2][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[2]_13 [67]));
  FDCE \prog_cnfg_bits_reg[2][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[2]_13 [68]));
  FDCE \prog_cnfg_bits_reg[2][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[2]_13 [69]));
  FDCE \prog_cnfg_bits_reg[2][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[2]_13 [6]));
  FDCE \prog_cnfg_bits_reg[2][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[2]_13 [70]));
  FDCE \prog_cnfg_bits_reg[2][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[2]_13 [71]));
  FDCE \prog_cnfg_bits_reg[2][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[2]_13 [72]));
  FDCE \prog_cnfg_bits_reg[2][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[2]_13 [73]));
  FDCE \prog_cnfg_bits_reg[2][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[2]_13 [74]));
  FDCE \prog_cnfg_bits_reg[2][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[2]_13 [75]));
  FDCE \prog_cnfg_bits_reg[2][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[2]_13 [76]));
  FDCE \prog_cnfg_bits_reg[2][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[2]_13 [77]));
  FDCE \prog_cnfg_bits_reg[2][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[2]_13 [78]));
  FDCE \prog_cnfg_bits_reg[2][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[2]_13 [79]));
  FDCE \prog_cnfg_bits_reg[2][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[2]_13 [7]));
  FDCE \prog_cnfg_bits_reg[2][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[2]_13 [80]));
  FDCE \prog_cnfg_bits_reg[2][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[2]_13 [81]));
  FDCE \prog_cnfg_bits_reg[2][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[2]_13 [82]));
  FDCE \prog_cnfg_bits_reg[2][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[2]_13 [83]));
  FDCE \prog_cnfg_bits_reg[2][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[2]_13 [84]));
  FDCE \prog_cnfg_bits_reg[2][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[2]_13 [85]));
  FDCE \prog_cnfg_bits_reg[2][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[2]_13 [86]));
  FDCE \prog_cnfg_bits_reg[2][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[2]_13 [87]));
  FDCE \prog_cnfg_bits_reg[2][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[2]_13 [88]));
  FDCE \prog_cnfg_bits_reg[2][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[2]_13 [89]));
  FDCE \prog_cnfg_bits_reg[2][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[2]_13 [8]));
  FDCE \prog_cnfg_bits_reg[2][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[2]_13 [90]));
  FDCE \prog_cnfg_bits_reg[2][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[2]_13 [91]));
  FDCE \prog_cnfg_bits_reg[2][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[2]_13 [92]));
  FDCE \prog_cnfg_bits_reg[2][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[2]_13 [93]));
  FDCE \prog_cnfg_bits_reg[2][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[2]_13 [94]));
  FDCE \prog_cnfg_bits_reg[2][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[2]_13 [95]));
  FDCE \prog_cnfg_bits_reg[2][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[2]_13 [96]));
  FDCE \prog_cnfg_bits_reg[2][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[2]_13 [97]));
  FDCE \prog_cnfg_bits_reg[2][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[2]_13 [98]));
  FDCE \prog_cnfg_bits_reg[2][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[2]_13 [99]));
  FDCE \prog_cnfg_bits_reg[2][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_32),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[2]_13 [9]));
  FDCE \prog_cnfg_bits_reg[3][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[3]_12 [0]));
  FDCE \prog_cnfg_bits_reg[3][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[3]_12 [100]));
  FDCE \prog_cnfg_bits_reg[3][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[3]_12 [101]));
  FDCE \prog_cnfg_bits_reg[3][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[3]_12 [102]));
  FDCE \prog_cnfg_bits_reg[3][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[3]_12 [103]));
  FDCE \prog_cnfg_bits_reg[3][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[3]_12 [104]));
  FDCE \prog_cnfg_bits_reg[3][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[3]_12 [105]));
  FDCE \prog_cnfg_bits_reg[3][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[3]_12 [106]));
  FDCE \prog_cnfg_bits_reg[3][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[3]_12 [107]));
  FDCE \prog_cnfg_bits_reg[3][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[3]_12 [108]));
  FDCE \prog_cnfg_bits_reg[3][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[3]_12 [109]));
  FDCE \prog_cnfg_bits_reg[3][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[3]_12 [10]));
  FDCE \prog_cnfg_bits_reg[3][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[3]_12 [110]));
  FDCE \prog_cnfg_bits_reg[3][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[3]_12 [111]));
  FDCE \prog_cnfg_bits_reg[3][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[3]_12 [112]));
  FDCE \prog_cnfg_bits_reg[3][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[3]_12 [113]));
  FDCE \prog_cnfg_bits_reg[3][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[3]_12 [114]));
  FDCE \prog_cnfg_bits_reg[3][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[3]_12 [115]));
  FDCE \prog_cnfg_bits_reg[3][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[3]_12 [116]));
  FDCE \prog_cnfg_bits_reg[3][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[3]_12 [117]));
  FDCE \prog_cnfg_bits_reg[3][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[3]_12 [118]));
  FDCE \prog_cnfg_bits_reg[3][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[3]_12 [119]));
  FDCE \prog_cnfg_bits_reg[3][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[3]_12 [11]));
  FDCE \prog_cnfg_bits_reg[3][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[3]_12 [120]));
  FDCE \prog_cnfg_bits_reg[3][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[3]_12 [121]));
  FDCE \prog_cnfg_bits_reg[3][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[3]_12 [122]));
  FDCE \prog_cnfg_bits_reg[3][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[3]_12 [123]));
  FDCE \prog_cnfg_bits_reg[3][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[3]_12 [124]));
  FDCE \prog_cnfg_bits_reg[3][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[3]_12 [125]));
  FDCE \prog_cnfg_bits_reg[3][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[3]_12 [126]));
  FDCE \prog_cnfg_bits_reg[3][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[3]_12 [127]));
  FDCE \prog_cnfg_bits_reg[3][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[3]_12 [128]));
  FDCE \prog_cnfg_bits_reg[3][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[3]_12 [129]));
  FDCE \prog_cnfg_bits_reg[3][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[3]_12 [12]));
  FDCE \prog_cnfg_bits_reg[3][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[3]_12 [130]));
  FDCE \prog_cnfg_bits_reg[3][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[3]_12 [131]));
  FDCE \prog_cnfg_bits_reg[3][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[3]_12 [132]));
  FDCE \prog_cnfg_bits_reg[3][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[3]_12 [133]));
  FDCE \prog_cnfg_bits_reg[3][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[3]_12 [134]));
  FDCE \prog_cnfg_bits_reg[3][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[3]_12 [135]));
  FDCE \prog_cnfg_bits_reg[3][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[3]_12 [136]));
  FDCE \prog_cnfg_bits_reg[3][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[3]_12 [137]));
  FDCE \prog_cnfg_bits_reg[3][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[3]_12 [138]));
  FDCE \prog_cnfg_bits_reg[3][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[3]_12 [139]));
  FDCE \prog_cnfg_bits_reg[3][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[3]_12 [13]));
  FDCE \prog_cnfg_bits_reg[3][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[3]_12 [140]));
  FDCE \prog_cnfg_bits_reg[3][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[3]_12 [141]));
  FDCE \prog_cnfg_bits_reg[3][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[3]_12 [142]));
  FDCE \prog_cnfg_bits_reg[3][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[3]_12 [143]));
  FDCE \prog_cnfg_bits_reg[3][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[3]_12 [144]));
  FDCE \prog_cnfg_bits_reg[3][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[3]_12 [145]));
  FDCE \prog_cnfg_bits_reg[3][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[3]_12 [146]));
  FDCE \prog_cnfg_bits_reg[3][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[3]_12 [147]));
  FDCE \prog_cnfg_bits_reg[3][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[3]_12 [148]));
  FDCE \prog_cnfg_bits_reg[3][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[3]_12 [149]));
  FDCE \prog_cnfg_bits_reg[3][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[3]_12 [14]));
  FDCE \prog_cnfg_bits_reg[3][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[3]_12 [150]));
  FDCE \prog_cnfg_bits_reg[3][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[3]_12 [151]));
  FDCE \prog_cnfg_bits_reg[3][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[3]_12 [152]));
  FDCE \prog_cnfg_bits_reg[3][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[3]_12 [153]));
  FDCE \prog_cnfg_bits_reg[3][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[3]_12 [154]));
  FDCE \prog_cnfg_bits_reg[3][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[3]_12 [155]));
  FDCE \prog_cnfg_bits_reg[3][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[3]_12 [156]));
  FDCE \prog_cnfg_bits_reg[3][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[3]_12 [157]));
  FDCE \prog_cnfg_bits_reg[3][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[3]_12 [158]));
  FDCE \prog_cnfg_bits_reg[3][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[3]_12 [159]));
  FDCE \prog_cnfg_bits_reg[3][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[3]_12 [15]));
  FDCE \prog_cnfg_bits_reg[3][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[3]_12 [16]));
  FDCE \prog_cnfg_bits_reg[3][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[3]_12 [17]));
  FDCE \prog_cnfg_bits_reg[3][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[3]_12 [18]));
  FDCE \prog_cnfg_bits_reg[3][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[3]_12 [19]));
  FDCE \prog_cnfg_bits_reg[3][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[3]_12 [1]));
  FDCE \prog_cnfg_bits_reg[3][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[3]_12 [20]));
  FDCE \prog_cnfg_bits_reg[3][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[3]_12 [21]));
  FDCE \prog_cnfg_bits_reg[3][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[3]_12 [22]));
  FDCE \prog_cnfg_bits_reg[3][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[3]_12 [23]));
  FDCE \prog_cnfg_bits_reg[3][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[3]_12 [24]));
  FDCE \prog_cnfg_bits_reg[3][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[3]_12 [25]));
  FDCE \prog_cnfg_bits_reg[3][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[3]_12 [26]));
  FDCE \prog_cnfg_bits_reg[3][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[3]_12 [27]));
  FDCE \prog_cnfg_bits_reg[3][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[3]_12 [28]));
  FDCE \prog_cnfg_bits_reg[3][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[3]_12 [29]));
  FDCE \prog_cnfg_bits_reg[3][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[3]_12 [2]));
  FDCE \prog_cnfg_bits_reg[3][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[3]_12 [30]));
  FDCE \prog_cnfg_bits_reg[3][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[3]_12 [31]));
  FDCE \prog_cnfg_bits_reg[3][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[3]_12 [32]));
  FDCE \prog_cnfg_bits_reg[3][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[3]_12 [33]));
  FDCE \prog_cnfg_bits_reg[3][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[3]_12 [34]));
  FDCE \prog_cnfg_bits_reg[3][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[3]_12 [35]));
  FDCE \prog_cnfg_bits_reg[3][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[3]_12 [36]));
  FDCE \prog_cnfg_bits_reg[3][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[3]_12 [37]));
  FDCE \prog_cnfg_bits_reg[3][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[3]_12 [38]));
  FDCE \prog_cnfg_bits_reg[3][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[3]_12 [39]));
  FDCE \prog_cnfg_bits_reg[3][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[3]_12 [3]));
  FDCE \prog_cnfg_bits_reg[3][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[3]_12 [40]));
  FDCE \prog_cnfg_bits_reg[3][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[3]_12 [41]));
  FDCE \prog_cnfg_bits_reg[3][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[3]_12 [42]));
  FDCE \prog_cnfg_bits_reg[3][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[3]_12 [43]));
  FDCE \prog_cnfg_bits_reg[3][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[3]_12 [44]));
  FDCE \prog_cnfg_bits_reg[3][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[3]_12 [45]));
  FDCE \prog_cnfg_bits_reg[3][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[3]_12 [46]));
  FDCE \prog_cnfg_bits_reg[3][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[3]_12 [47]));
  FDCE \prog_cnfg_bits_reg[3][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[3]_12 [48]));
  FDCE \prog_cnfg_bits_reg[3][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[3]_12 [49]));
  FDCE \prog_cnfg_bits_reg[3][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[3]_12 [4]));
  FDCE \prog_cnfg_bits_reg[3][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[3]_12 [50]));
  FDCE \prog_cnfg_bits_reg[3][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[3]_12 [51]));
  FDCE \prog_cnfg_bits_reg[3][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[3]_12 [52]));
  FDCE \prog_cnfg_bits_reg[3][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[3]_12 [53]));
  FDCE \prog_cnfg_bits_reg[3][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[3]_12 [54]));
  FDCE \prog_cnfg_bits_reg[3][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[3]_12 [55]));
  FDCE \prog_cnfg_bits_reg[3][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[3]_12 [56]));
  FDCE \prog_cnfg_bits_reg[3][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[3]_12 [57]));
  FDCE \prog_cnfg_bits_reg[3][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[3]_12 [58]));
  FDCE \prog_cnfg_bits_reg[3][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[3]_12 [59]));
  FDCE \prog_cnfg_bits_reg[3][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[3]_12 [5]));
  FDCE \prog_cnfg_bits_reg[3][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[3]_12 [60]));
  FDCE \prog_cnfg_bits_reg[3][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[3]_12 [61]));
  FDCE \prog_cnfg_bits_reg[3][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[3]_12 [62]));
  FDCE \prog_cnfg_bits_reg[3][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[3]_12 [63]));
  FDCE \prog_cnfg_bits_reg[3][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[3]_12 [64]));
  FDCE \prog_cnfg_bits_reg[3][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[3]_12 [65]));
  FDCE \prog_cnfg_bits_reg[3][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[3]_12 [66]));
  FDCE \prog_cnfg_bits_reg[3][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[3]_12 [67]));
  FDCE \prog_cnfg_bits_reg[3][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[3]_12 [68]));
  FDCE \prog_cnfg_bits_reg[3][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[3]_12 [69]));
  FDCE \prog_cnfg_bits_reg[3][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[3]_12 [6]));
  FDCE \prog_cnfg_bits_reg[3][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[3]_12 [70]));
  FDCE \prog_cnfg_bits_reg[3][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[3]_12 [71]));
  FDCE \prog_cnfg_bits_reg[3][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[3]_12 [72]));
  FDCE \prog_cnfg_bits_reg[3][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[3]_12 [73]));
  FDCE \prog_cnfg_bits_reg[3][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[3]_12 [74]));
  FDCE \prog_cnfg_bits_reg[3][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[3]_12 [75]));
  FDCE \prog_cnfg_bits_reg[3][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[3]_12 [76]));
  FDCE \prog_cnfg_bits_reg[3][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[3]_12 [77]));
  FDCE \prog_cnfg_bits_reg[3][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[3]_12 [78]));
  FDCE \prog_cnfg_bits_reg[3][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[3]_12 [79]));
  FDCE \prog_cnfg_bits_reg[3][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[3]_12 [7]));
  FDCE \prog_cnfg_bits_reg[3][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[3]_12 [80]));
  FDCE \prog_cnfg_bits_reg[3][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[3]_12 [81]));
  FDCE \prog_cnfg_bits_reg[3][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[3]_12 [82]));
  FDCE \prog_cnfg_bits_reg[3][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[3]_12 [83]));
  FDCE \prog_cnfg_bits_reg[3][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[3]_12 [84]));
  FDCE \prog_cnfg_bits_reg[3][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[3]_12 [85]));
  FDCE \prog_cnfg_bits_reg[3][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[3]_12 [86]));
  FDCE \prog_cnfg_bits_reg[3][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[3]_12 [87]));
  FDCE \prog_cnfg_bits_reg[3][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[3]_12 [88]));
  FDCE \prog_cnfg_bits_reg[3][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[3]_12 [89]));
  FDCE \prog_cnfg_bits_reg[3][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[3]_12 [8]));
  FDCE \prog_cnfg_bits_reg[3][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[3]_12 [90]));
  FDCE \prog_cnfg_bits_reg[3][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[3]_12 [91]));
  FDCE \prog_cnfg_bits_reg[3][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[3]_12 [92]));
  FDCE \prog_cnfg_bits_reg[3][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[3]_12 [93]));
  FDCE \prog_cnfg_bits_reg[3][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[3]_12 [94]));
  FDCE \prog_cnfg_bits_reg[3][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[3]_12 [95]));
  FDCE \prog_cnfg_bits_reg[3][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[3]_12 [96]));
  FDCE \prog_cnfg_bits_reg[3][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[3]_12 [97]));
  FDCE \prog_cnfg_bits_reg[3][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[3]_12 [98]));
  FDCE \prog_cnfg_bits_reg[3][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[3]_12 [99]));
  FDCE \prog_cnfg_bits_reg[3][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_4),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[3]_12 [9]));
  FDCE \prog_cnfg_bits_reg[4][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[4]_11 [0]));
  FDCE \prog_cnfg_bits_reg[4][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[4]_11 [100]));
  FDCE \prog_cnfg_bits_reg[4][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[4]_11 [101]));
  FDCE \prog_cnfg_bits_reg[4][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[4]_11 [102]));
  FDCE \prog_cnfg_bits_reg[4][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[4]_11 [103]));
  FDCE \prog_cnfg_bits_reg[4][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[4]_11 [104]));
  FDCE \prog_cnfg_bits_reg[4][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[4]_11 [105]));
  FDCE \prog_cnfg_bits_reg[4][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[4]_11 [106]));
  FDCE \prog_cnfg_bits_reg[4][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[4]_11 [107]));
  FDCE \prog_cnfg_bits_reg[4][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[4]_11 [108]));
  FDCE \prog_cnfg_bits_reg[4][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[4]_11 [109]));
  FDCE \prog_cnfg_bits_reg[4][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[4]_11 [10]));
  FDCE \prog_cnfg_bits_reg[4][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[4]_11 [110]));
  FDCE \prog_cnfg_bits_reg[4][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[4]_11 [111]));
  FDCE \prog_cnfg_bits_reg[4][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[4]_11 [112]));
  FDCE \prog_cnfg_bits_reg[4][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[4]_11 [113]));
  FDCE \prog_cnfg_bits_reg[4][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[4]_11 [114]));
  FDCE \prog_cnfg_bits_reg[4][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[4]_11 [115]));
  FDCE \prog_cnfg_bits_reg[4][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[4]_11 [116]));
  FDCE \prog_cnfg_bits_reg[4][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[4]_11 [117]));
  FDCE \prog_cnfg_bits_reg[4][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[4]_11 [118]));
  FDCE \prog_cnfg_bits_reg[4][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[4]_11 [119]));
  FDCE \prog_cnfg_bits_reg[4][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[4]_11 [11]));
  FDCE \prog_cnfg_bits_reg[4][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[4]_11 [120]));
  FDCE \prog_cnfg_bits_reg[4][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[4]_11 [121]));
  FDCE \prog_cnfg_bits_reg[4][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[4]_11 [122]));
  FDCE \prog_cnfg_bits_reg[4][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[4]_11 [123]));
  FDCE \prog_cnfg_bits_reg[4][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[4]_11 [124]));
  FDCE \prog_cnfg_bits_reg[4][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[4]_11 [125]));
  FDCE \prog_cnfg_bits_reg[4][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[4]_11 [126]));
  FDCE \prog_cnfg_bits_reg[4][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[4]_11 [127]));
  FDCE \prog_cnfg_bits_reg[4][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[4]_11 [128]));
  FDCE \prog_cnfg_bits_reg[4][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[4]_11 [129]));
  FDCE \prog_cnfg_bits_reg[4][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[4]_11 [12]));
  FDCE \prog_cnfg_bits_reg[4][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[4]_11 [130]));
  FDCE \prog_cnfg_bits_reg[4][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[4]_11 [131]));
  FDCE \prog_cnfg_bits_reg[4][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[4]_11 [132]));
  FDCE \prog_cnfg_bits_reg[4][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[4]_11 [133]));
  FDCE \prog_cnfg_bits_reg[4][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[4]_11 [134]));
  FDCE \prog_cnfg_bits_reg[4][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[4]_11 [135]));
  FDCE \prog_cnfg_bits_reg[4][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[4]_11 [136]));
  FDCE \prog_cnfg_bits_reg[4][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[4]_11 [137]));
  FDCE \prog_cnfg_bits_reg[4][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[4]_11 [138]));
  FDCE \prog_cnfg_bits_reg[4][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[4]_11 [139]));
  FDCE \prog_cnfg_bits_reg[4][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[4]_11 [13]));
  FDCE \prog_cnfg_bits_reg[4][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[4]_11 [140]));
  FDCE \prog_cnfg_bits_reg[4][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[4]_11 [141]));
  FDCE \prog_cnfg_bits_reg[4][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[4]_11 [142]));
  FDCE \prog_cnfg_bits_reg[4][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[4]_11 [143]));
  FDCE \prog_cnfg_bits_reg[4][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[4]_11 [144]));
  FDCE \prog_cnfg_bits_reg[4][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[4]_11 [145]));
  FDCE \prog_cnfg_bits_reg[4][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[4]_11 [146]));
  FDCE \prog_cnfg_bits_reg[4][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[4]_11 [147]));
  FDCE \prog_cnfg_bits_reg[4][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[4]_11 [148]));
  FDCE \prog_cnfg_bits_reg[4][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[4]_11 [149]));
  FDCE \prog_cnfg_bits_reg[4][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[4]_11 [14]));
  FDCE \prog_cnfg_bits_reg[4][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[4]_11 [150]));
  FDCE \prog_cnfg_bits_reg[4][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[4]_11 [151]));
  FDCE \prog_cnfg_bits_reg[4][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[4]_11 [152]));
  FDCE \prog_cnfg_bits_reg[4][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[4]_11 [153]));
  FDCE \prog_cnfg_bits_reg[4][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[4]_11 [154]));
  FDCE \prog_cnfg_bits_reg[4][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[4]_11 [155]));
  FDCE \prog_cnfg_bits_reg[4][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[4]_11 [156]));
  FDCE \prog_cnfg_bits_reg[4][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[4]_11 [157]));
  FDCE \prog_cnfg_bits_reg[4][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[4]_11 [158]));
  FDCE \prog_cnfg_bits_reg[4][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[4]_11 [159]));
  FDCE \prog_cnfg_bits_reg[4][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[4]_11 [15]));
  FDCE \prog_cnfg_bits_reg[4][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[4]_11 [16]));
  FDCE \prog_cnfg_bits_reg[4][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[4]_11 [17]));
  FDCE \prog_cnfg_bits_reg[4][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[4]_11 [18]));
  FDCE \prog_cnfg_bits_reg[4][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[4]_11 [19]));
  FDCE \prog_cnfg_bits_reg[4][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[4]_11 [1]));
  FDCE \prog_cnfg_bits_reg[4][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[4]_11 [20]));
  FDCE \prog_cnfg_bits_reg[4][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[4]_11 [21]));
  FDCE \prog_cnfg_bits_reg[4][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[4]_11 [22]));
  FDCE \prog_cnfg_bits_reg[4][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[4]_11 [23]));
  FDCE \prog_cnfg_bits_reg[4][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[4]_11 [24]));
  FDCE \prog_cnfg_bits_reg[4][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[4]_11 [25]));
  FDCE \prog_cnfg_bits_reg[4][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[4]_11 [26]));
  FDCE \prog_cnfg_bits_reg[4][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[4]_11 [27]));
  FDCE \prog_cnfg_bits_reg[4][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[4]_11 [28]));
  FDCE \prog_cnfg_bits_reg[4][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[4]_11 [29]));
  FDCE \prog_cnfg_bits_reg[4][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[4]_11 [2]));
  FDCE \prog_cnfg_bits_reg[4][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[4]_11 [30]));
  FDCE \prog_cnfg_bits_reg[4][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[4]_11 [31]));
  FDCE \prog_cnfg_bits_reg[4][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[4]_11 [32]));
  FDCE \prog_cnfg_bits_reg[4][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[4]_11 [33]));
  FDCE \prog_cnfg_bits_reg[4][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[4]_11 [34]));
  FDCE \prog_cnfg_bits_reg[4][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[4]_11 [35]));
  FDCE \prog_cnfg_bits_reg[4][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[4]_11 [36]));
  FDCE \prog_cnfg_bits_reg[4][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[4]_11 [37]));
  FDCE \prog_cnfg_bits_reg[4][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[4]_11 [38]));
  FDCE \prog_cnfg_bits_reg[4][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[4]_11 [39]));
  FDCE \prog_cnfg_bits_reg[4][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[4]_11 [3]));
  FDCE \prog_cnfg_bits_reg[4][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[4]_11 [40]));
  FDCE \prog_cnfg_bits_reg[4][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[4]_11 [41]));
  FDCE \prog_cnfg_bits_reg[4][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[4]_11 [42]));
  FDCE \prog_cnfg_bits_reg[4][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[4]_11 [43]));
  FDCE \prog_cnfg_bits_reg[4][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[4]_11 [44]));
  FDCE \prog_cnfg_bits_reg[4][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[4]_11 [45]));
  FDCE \prog_cnfg_bits_reg[4][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[4]_11 [46]));
  FDCE \prog_cnfg_bits_reg[4][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[4]_11 [47]));
  FDCE \prog_cnfg_bits_reg[4][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[4]_11 [48]));
  FDCE \prog_cnfg_bits_reg[4][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[4]_11 [49]));
  FDCE \prog_cnfg_bits_reg[4][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[4]_11 [4]));
  FDCE \prog_cnfg_bits_reg[4][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[4]_11 [50]));
  FDCE \prog_cnfg_bits_reg[4][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[4]_11 [51]));
  FDCE \prog_cnfg_bits_reg[4][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[4]_11 [52]));
  FDCE \prog_cnfg_bits_reg[4][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[4]_11 [53]));
  FDCE \prog_cnfg_bits_reg[4][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[4]_11 [54]));
  FDCE \prog_cnfg_bits_reg[4][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[4]_11 [55]));
  FDCE \prog_cnfg_bits_reg[4][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[4]_11 [56]));
  FDCE \prog_cnfg_bits_reg[4][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[4]_11 [57]));
  FDCE \prog_cnfg_bits_reg[4][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[4]_11 [58]));
  FDCE \prog_cnfg_bits_reg[4][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[4]_11 [59]));
  FDCE \prog_cnfg_bits_reg[4][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[4]_11 [5]));
  FDCE \prog_cnfg_bits_reg[4][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[4]_11 [60]));
  FDCE \prog_cnfg_bits_reg[4][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[4]_11 [61]));
  FDCE \prog_cnfg_bits_reg[4][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[4]_11 [62]));
  FDCE \prog_cnfg_bits_reg[4][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[4]_11 [63]));
  FDCE \prog_cnfg_bits_reg[4][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[4]_11 [64]));
  FDCE \prog_cnfg_bits_reg[4][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[4]_11 [65]));
  FDCE \prog_cnfg_bits_reg[4][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[4]_11 [66]));
  FDCE \prog_cnfg_bits_reg[4][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[4]_11 [67]));
  FDCE \prog_cnfg_bits_reg[4][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[4]_11 [68]));
  FDCE \prog_cnfg_bits_reg[4][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[4]_11 [69]));
  FDCE \prog_cnfg_bits_reg[4][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[4]_11 [6]));
  FDCE \prog_cnfg_bits_reg[4][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[4]_11 [70]));
  FDCE \prog_cnfg_bits_reg[4][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[4]_11 [71]));
  FDCE \prog_cnfg_bits_reg[4][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[4]_11 [72]));
  FDCE \prog_cnfg_bits_reg[4][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[4]_11 [73]));
  FDCE \prog_cnfg_bits_reg[4][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[4]_11 [74]));
  FDCE \prog_cnfg_bits_reg[4][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[4]_11 [75]));
  FDCE \prog_cnfg_bits_reg[4][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[4]_11 [76]));
  FDCE \prog_cnfg_bits_reg[4][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[4]_11 [77]));
  FDCE \prog_cnfg_bits_reg[4][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[4]_11 [78]));
  FDCE \prog_cnfg_bits_reg[4][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[4]_11 [79]));
  FDCE \prog_cnfg_bits_reg[4][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[4]_11 [7]));
  FDCE \prog_cnfg_bits_reg[4][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[4]_11 [80]));
  FDCE \prog_cnfg_bits_reg[4][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[4]_11 [81]));
  FDCE \prog_cnfg_bits_reg[4][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[4]_11 [82]));
  FDCE \prog_cnfg_bits_reg[4][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[4]_11 [83]));
  FDCE \prog_cnfg_bits_reg[4][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[4]_11 [84]));
  FDCE \prog_cnfg_bits_reg[4][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[4]_11 [85]));
  FDCE \prog_cnfg_bits_reg[4][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[4]_11 [86]));
  FDCE \prog_cnfg_bits_reg[4][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[4]_11 [87]));
  FDCE \prog_cnfg_bits_reg[4][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[4]_11 [88]));
  FDCE \prog_cnfg_bits_reg[4][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[4]_11 [89]));
  FDCE \prog_cnfg_bits_reg[4][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[4]_11 [8]));
  FDCE \prog_cnfg_bits_reg[4][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[4]_11 [90]));
  FDCE \prog_cnfg_bits_reg[4][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[4]_11 [91]));
  FDCE \prog_cnfg_bits_reg[4][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[4]_11 [92]));
  FDCE \prog_cnfg_bits_reg[4][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[4]_11 [93]));
  FDCE \prog_cnfg_bits_reg[4][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[4]_11 [94]));
  FDCE \prog_cnfg_bits_reg[4][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[4]_11 [95]));
  FDCE \prog_cnfg_bits_reg[4][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[4]_11 [96]));
  FDCE \prog_cnfg_bits_reg[4][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[4]_11 [97]));
  FDCE \prog_cnfg_bits_reg[4][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[4]_11 [98]));
  FDCE \prog_cnfg_bits_reg[4][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[4]_11 [99]));
  FDCE \prog_cnfg_bits_reg[4][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_28),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[4]_11 [9]));
  FDCE \prog_cnfg_bits_reg[5][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[5]_10 [0]));
  FDCE \prog_cnfg_bits_reg[5][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[5]_10 [100]));
  FDCE \prog_cnfg_bits_reg[5][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[5]_10 [101]));
  FDCE \prog_cnfg_bits_reg[5][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[5]_10 [102]));
  FDCE \prog_cnfg_bits_reg[5][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[5]_10 [103]));
  FDCE \prog_cnfg_bits_reg[5][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[5]_10 [104]));
  FDCE \prog_cnfg_bits_reg[5][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[5]_10 [105]));
  FDCE \prog_cnfg_bits_reg[5][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[5]_10 [106]));
  FDCE \prog_cnfg_bits_reg[5][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[5]_10 [107]));
  FDCE \prog_cnfg_bits_reg[5][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[5]_10 [108]));
  FDCE \prog_cnfg_bits_reg[5][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[5]_10 [109]));
  FDCE \prog_cnfg_bits_reg[5][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[5]_10 [10]));
  FDCE \prog_cnfg_bits_reg[5][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[5]_10 [110]));
  FDCE \prog_cnfg_bits_reg[5][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[5]_10 [111]));
  FDCE \prog_cnfg_bits_reg[5][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[5]_10 [112]));
  FDCE \prog_cnfg_bits_reg[5][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[5]_10 [113]));
  FDCE \prog_cnfg_bits_reg[5][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[5]_10 [114]));
  FDCE \prog_cnfg_bits_reg[5][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[5]_10 [115]));
  FDCE \prog_cnfg_bits_reg[5][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[5]_10 [116]));
  FDCE \prog_cnfg_bits_reg[5][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[5]_10 [117]));
  FDCE \prog_cnfg_bits_reg[5][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[5]_10 [118]));
  FDCE \prog_cnfg_bits_reg[5][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[5]_10 [119]));
  FDCE \prog_cnfg_bits_reg[5][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[5]_10 [11]));
  FDCE \prog_cnfg_bits_reg[5][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[5]_10 [120]));
  FDCE \prog_cnfg_bits_reg[5][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[5]_10 [121]));
  FDCE \prog_cnfg_bits_reg[5][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[5]_10 [122]));
  FDCE \prog_cnfg_bits_reg[5][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[5]_10 [123]));
  FDCE \prog_cnfg_bits_reg[5][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[5]_10 [124]));
  FDCE \prog_cnfg_bits_reg[5][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[5]_10 [125]));
  FDCE \prog_cnfg_bits_reg[5][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[5]_10 [126]));
  FDCE \prog_cnfg_bits_reg[5][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[5]_10 [127]));
  FDCE \prog_cnfg_bits_reg[5][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[5]_10 [128]));
  FDCE \prog_cnfg_bits_reg[5][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[5]_10 [129]));
  FDCE \prog_cnfg_bits_reg[5][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[5]_10 [12]));
  FDCE \prog_cnfg_bits_reg[5][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[5]_10 [130]));
  FDCE \prog_cnfg_bits_reg[5][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[5]_10 [131]));
  FDCE \prog_cnfg_bits_reg[5][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[5]_10 [132]));
  FDCE \prog_cnfg_bits_reg[5][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[5]_10 [133]));
  FDCE \prog_cnfg_bits_reg[5][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[5]_10 [134]));
  FDCE \prog_cnfg_bits_reg[5][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[5]_10 [135]));
  FDCE \prog_cnfg_bits_reg[5][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[5]_10 [136]));
  FDCE \prog_cnfg_bits_reg[5][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[5]_10 [137]));
  FDCE \prog_cnfg_bits_reg[5][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[5]_10 [138]));
  FDCE \prog_cnfg_bits_reg[5][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[5]_10 [139]));
  FDCE \prog_cnfg_bits_reg[5][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[5]_10 [13]));
  FDCE \prog_cnfg_bits_reg[5][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[5]_10 [140]));
  FDCE \prog_cnfg_bits_reg[5][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[5]_10 [141]));
  FDCE \prog_cnfg_bits_reg[5][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[5]_10 [142]));
  FDCE \prog_cnfg_bits_reg[5][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[5]_10 [143]));
  FDCE \prog_cnfg_bits_reg[5][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[5]_10 [144]));
  FDCE \prog_cnfg_bits_reg[5][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[5]_10 [145]));
  FDCE \prog_cnfg_bits_reg[5][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[5]_10 [146]));
  FDCE \prog_cnfg_bits_reg[5][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[5]_10 [147]));
  FDCE \prog_cnfg_bits_reg[5][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[5]_10 [148]));
  FDCE \prog_cnfg_bits_reg[5][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[5]_10 [149]));
  FDCE \prog_cnfg_bits_reg[5][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[5]_10 [14]));
  FDCE \prog_cnfg_bits_reg[5][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[5]_10 [150]));
  FDCE \prog_cnfg_bits_reg[5][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[5]_10 [151]));
  FDCE \prog_cnfg_bits_reg[5][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[5]_10 [152]));
  FDCE \prog_cnfg_bits_reg[5][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[5]_10 [153]));
  FDCE \prog_cnfg_bits_reg[5][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[5]_10 [154]));
  FDCE \prog_cnfg_bits_reg[5][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[5]_10 [155]));
  FDCE \prog_cnfg_bits_reg[5][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[5]_10 [156]));
  FDCE \prog_cnfg_bits_reg[5][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[5]_10 [157]));
  FDCE \prog_cnfg_bits_reg[5][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[5]_10 [158]));
  FDCE \prog_cnfg_bits_reg[5][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[5]_10 [159]));
  FDCE \prog_cnfg_bits_reg[5][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[5]_10 [15]));
  FDCE \prog_cnfg_bits_reg[5][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[5]_10 [16]));
  FDCE \prog_cnfg_bits_reg[5][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[5]_10 [17]));
  FDCE \prog_cnfg_bits_reg[5][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[5]_10 [18]));
  FDCE \prog_cnfg_bits_reg[5][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[5]_10 [19]));
  FDCE \prog_cnfg_bits_reg[5][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[5]_10 [1]));
  FDCE \prog_cnfg_bits_reg[5][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[5]_10 [20]));
  FDCE \prog_cnfg_bits_reg[5][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[5]_10 [21]));
  FDCE \prog_cnfg_bits_reg[5][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[5]_10 [22]));
  FDCE \prog_cnfg_bits_reg[5][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[5]_10 [23]));
  FDCE \prog_cnfg_bits_reg[5][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[5]_10 [24]));
  FDCE \prog_cnfg_bits_reg[5][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[5]_10 [25]));
  FDCE \prog_cnfg_bits_reg[5][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[5]_10 [26]));
  FDCE \prog_cnfg_bits_reg[5][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[5]_10 [27]));
  FDCE \prog_cnfg_bits_reg[5][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[5]_10 [28]));
  FDCE \prog_cnfg_bits_reg[5][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[5]_10 [29]));
  FDCE \prog_cnfg_bits_reg[5][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[5]_10 [2]));
  FDCE \prog_cnfg_bits_reg[5][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[5]_10 [30]));
  FDCE \prog_cnfg_bits_reg[5][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[5]_10 [31]));
  FDCE \prog_cnfg_bits_reg[5][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[5]_10 [32]));
  FDCE \prog_cnfg_bits_reg[5][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[5]_10 [33]));
  FDCE \prog_cnfg_bits_reg[5][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[5]_10 [34]));
  FDCE \prog_cnfg_bits_reg[5][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[5]_10 [35]));
  FDCE \prog_cnfg_bits_reg[5][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[5]_10 [36]));
  FDCE \prog_cnfg_bits_reg[5][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[5]_10 [37]));
  FDCE \prog_cnfg_bits_reg[5][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[5]_10 [38]));
  FDCE \prog_cnfg_bits_reg[5][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[5]_10 [39]));
  FDCE \prog_cnfg_bits_reg[5][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[5]_10 [3]));
  FDCE \prog_cnfg_bits_reg[5][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[5]_10 [40]));
  FDCE \prog_cnfg_bits_reg[5][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[5]_10 [41]));
  FDCE \prog_cnfg_bits_reg[5][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[5]_10 [42]));
  FDCE \prog_cnfg_bits_reg[5][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[5]_10 [43]));
  FDCE \prog_cnfg_bits_reg[5][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[5]_10 [44]));
  FDCE \prog_cnfg_bits_reg[5][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[5]_10 [45]));
  FDCE \prog_cnfg_bits_reg[5][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[5]_10 [46]));
  FDCE \prog_cnfg_bits_reg[5][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[5]_10 [47]));
  FDCE \prog_cnfg_bits_reg[5][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[5]_10 [48]));
  FDCE \prog_cnfg_bits_reg[5][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[5]_10 [49]));
  FDCE \prog_cnfg_bits_reg[5][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[5]_10 [4]));
  FDCE \prog_cnfg_bits_reg[5][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[5]_10 [50]));
  FDCE \prog_cnfg_bits_reg[5][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[5]_10 [51]));
  FDCE \prog_cnfg_bits_reg[5][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[5]_10 [52]));
  FDCE \prog_cnfg_bits_reg[5][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[5]_10 [53]));
  FDCE \prog_cnfg_bits_reg[5][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[5]_10 [54]));
  FDCE \prog_cnfg_bits_reg[5][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[5]_10 [55]));
  FDCE \prog_cnfg_bits_reg[5][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[5]_10 [56]));
  FDCE \prog_cnfg_bits_reg[5][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[5]_10 [57]));
  FDCE \prog_cnfg_bits_reg[5][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[5]_10 [58]));
  FDCE \prog_cnfg_bits_reg[5][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[5]_10 [59]));
  FDCE \prog_cnfg_bits_reg[5][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[5]_10 [5]));
  FDCE \prog_cnfg_bits_reg[5][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[5]_10 [60]));
  FDCE \prog_cnfg_bits_reg[5][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[5]_10 [61]));
  FDCE \prog_cnfg_bits_reg[5][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[5]_10 [62]));
  FDCE \prog_cnfg_bits_reg[5][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[5]_10 [63]));
  FDCE \prog_cnfg_bits_reg[5][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[5]_10 [64]));
  FDCE \prog_cnfg_bits_reg[5][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[5]_10 [65]));
  FDCE \prog_cnfg_bits_reg[5][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[5]_10 [66]));
  FDCE \prog_cnfg_bits_reg[5][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[5]_10 [67]));
  FDCE \prog_cnfg_bits_reg[5][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[5]_10 [68]));
  FDCE \prog_cnfg_bits_reg[5][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[5]_10 [69]));
  FDCE \prog_cnfg_bits_reg[5][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[5]_10 [6]));
  FDCE \prog_cnfg_bits_reg[5][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[5]_10 [70]));
  FDCE \prog_cnfg_bits_reg[5][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[5]_10 [71]));
  FDCE \prog_cnfg_bits_reg[5][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[5]_10 [72]));
  FDCE \prog_cnfg_bits_reg[5][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[5]_10 [73]));
  FDCE \prog_cnfg_bits_reg[5][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[5]_10 [74]));
  FDCE \prog_cnfg_bits_reg[5][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[5]_10 [75]));
  FDCE \prog_cnfg_bits_reg[5][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[5]_10 [76]));
  FDCE \prog_cnfg_bits_reg[5][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[5]_10 [77]));
  FDCE \prog_cnfg_bits_reg[5][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[5]_10 [78]));
  FDCE \prog_cnfg_bits_reg[5][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[5]_10 [79]));
  FDCE \prog_cnfg_bits_reg[5][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[5]_10 [7]));
  FDCE \prog_cnfg_bits_reg[5][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[5]_10 [80]));
  FDCE \prog_cnfg_bits_reg[5][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[5]_10 [81]));
  FDCE \prog_cnfg_bits_reg[5][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[5]_10 [82]));
  FDCE \prog_cnfg_bits_reg[5][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[5]_10 [83]));
  FDCE \prog_cnfg_bits_reg[5][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[5]_10 [84]));
  FDCE \prog_cnfg_bits_reg[5][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[5]_10 [85]));
  FDCE \prog_cnfg_bits_reg[5][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[5]_10 [86]));
  FDCE \prog_cnfg_bits_reg[5][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[5]_10 [87]));
  FDCE \prog_cnfg_bits_reg[5][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[5]_10 [88]));
  FDCE \prog_cnfg_bits_reg[5][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[5]_10 [89]));
  FDCE \prog_cnfg_bits_reg[5][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[5]_10 [8]));
  FDCE \prog_cnfg_bits_reg[5][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[5]_10 [90]));
  FDCE \prog_cnfg_bits_reg[5][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[5]_10 [91]));
  FDCE \prog_cnfg_bits_reg[5][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[5]_10 [92]));
  FDCE \prog_cnfg_bits_reg[5][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[5]_10 [93]));
  FDCE \prog_cnfg_bits_reg[5][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[5]_10 [94]));
  FDCE \prog_cnfg_bits_reg[5][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[5]_10 [95]));
  FDCE \prog_cnfg_bits_reg[5][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[5]_10 [96]));
  FDCE \prog_cnfg_bits_reg[5][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[5]_10 [97]));
  FDCE \prog_cnfg_bits_reg[5][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[5]_10 [98]));
  FDCE \prog_cnfg_bits_reg[5][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[5]_10 [99]));
  FDCE \prog_cnfg_bits_reg[5][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_0),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[5]_10 [9]));
  FDCE \prog_cnfg_bits_reg[6][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[6]_9 [0]));
  FDCE \prog_cnfg_bits_reg[6][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[6]_9 [100]));
  FDCE \prog_cnfg_bits_reg[6][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[6]_9 [101]));
  FDCE \prog_cnfg_bits_reg[6][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[6]_9 [102]));
  FDCE \prog_cnfg_bits_reg[6][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[6]_9 [103]));
  FDCE \prog_cnfg_bits_reg[6][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[6]_9 [104]));
  FDCE \prog_cnfg_bits_reg[6][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[6]_9 [105]));
  FDCE \prog_cnfg_bits_reg[6][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[6]_9 [106]));
  FDCE \prog_cnfg_bits_reg[6][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[6]_9 [107]));
  FDCE \prog_cnfg_bits_reg[6][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[6]_9 [108]));
  FDCE \prog_cnfg_bits_reg[6][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[6]_9 [109]));
  FDCE \prog_cnfg_bits_reg[6][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[6]_9 [10]));
  FDCE \prog_cnfg_bits_reg[6][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[6]_9 [110]));
  FDCE \prog_cnfg_bits_reg[6][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[6]_9 [111]));
  FDCE \prog_cnfg_bits_reg[6][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[6]_9 [112]));
  FDCE \prog_cnfg_bits_reg[6][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[6]_9 [113]));
  FDCE \prog_cnfg_bits_reg[6][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[6]_9 [114]));
  FDCE \prog_cnfg_bits_reg[6][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[6]_9 [115]));
  FDCE \prog_cnfg_bits_reg[6][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[6]_9 [116]));
  FDCE \prog_cnfg_bits_reg[6][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[6]_9 [117]));
  FDCE \prog_cnfg_bits_reg[6][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[6]_9 [118]));
  FDCE \prog_cnfg_bits_reg[6][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[6]_9 [119]));
  FDCE \prog_cnfg_bits_reg[6][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[6]_9 [11]));
  FDCE \prog_cnfg_bits_reg[6][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[6]_9 [120]));
  FDCE \prog_cnfg_bits_reg[6][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[6]_9 [121]));
  FDCE \prog_cnfg_bits_reg[6][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[6]_9 [122]));
  FDCE \prog_cnfg_bits_reg[6][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[6]_9 [123]));
  FDCE \prog_cnfg_bits_reg[6][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[6]_9 [124]));
  FDCE \prog_cnfg_bits_reg[6][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[6]_9 [125]));
  FDCE \prog_cnfg_bits_reg[6][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[6]_9 [126]));
  FDCE \prog_cnfg_bits_reg[6][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[6]_9 [127]));
  FDCE \prog_cnfg_bits_reg[6][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[6]_9 [128]));
  FDCE \prog_cnfg_bits_reg[6][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[6]_9 [129]));
  FDCE \prog_cnfg_bits_reg[6][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[6]_9 [12]));
  FDCE \prog_cnfg_bits_reg[6][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[6]_9 [130]));
  FDCE \prog_cnfg_bits_reg[6][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[6]_9 [131]));
  FDCE \prog_cnfg_bits_reg[6][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[6]_9 [132]));
  FDCE \prog_cnfg_bits_reg[6][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[6]_9 [133]));
  FDCE \prog_cnfg_bits_reg[6][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[6]_9 [134]));
  FDCE \prog_cnfg_bits_reg[6][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[6]_9 [135]));
  FDCE \prog_cnfg_bits_reg[6][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[6]_9 [136]));
  FDCE \prog_cnfg_bits_reg[6][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[6]_9 [137]));
  FDCE \prog_cnfg_bits_reg[6][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[6]_9 [138]));
  FDCE \prog_cnfg_bits_reg[6][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[6]_9 [139]));
  FDCE \prog_cnfg_bits_reg[6][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[6]_9 [13]));
  FDCE \prog_cnfg_bits_reg[6][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[6]_9 [140]));
  FDCE \prog_cnfg_bits_reg[6][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[6]_9 [141]));
  FDCE \prog_cnfg_bits_reg[6][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[6]_9 [142]));
  FDCE \prog_cnfg_bits_reg[6][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[6]_9 [143]));
  FDCE \prog_cnfg_bits_reg[6][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[6]_9 [144]));
  FDCE \prog_cnfg_bits_reg[6][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[6]_9 [145]));
  FDCE \prog_cnfg_bits_reg[6][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[6]_9 [146]));
  FDCE \prog_cnfg_bits_reg[6][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[6]_9 [147]));
  FDCE \prog_cnfg_bits_reg[6][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[6]_9 [148]));
  FDCE \prog_cnfg_bits_reg[6][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[6]_9 [149]));
  FDCE \prog_cnfg_bits_reg[6][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[6]_9 [14]));
  FDCE \prog_cnfg_bits_reg[6][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[6]_9 [150]));
  FDCE \prog_cnfg_bits_reg[6][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[6]_9 [151]));
  FDCE \prog_cnfg_bits_reg[6][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[6]_9 [152]));
  FDCE \prog_cnfg_bits_reg[6][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[6]_9 [153]));
  FDCE \prog_cnfg_bits_reg[6][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[6]_9 [154]));
  FDCE \prog_cnfg_bits_reg[6][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[6]_9 [155]));
  FDCE \prog_cnfg_bits_reg[6][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[6]_9 [156]));
  FDCE \prog_cnfg_bits_reg[6][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[6]_9 [157]));
  FDCE \prog_cnfg_bits_reg[6][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[6]_9 [158]));
  FDCE \prog_cnfg_bits_reg[6][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[6]_9 [159]));
  FDCE \prog_cnfg_bits_reg[6][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[6]_9 [15]));
  FDCE \prog_cnfg_bits_reg[6][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[6]_9 [16]));
  FDCE \prog_cnfg_bits_reg[6][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[6]_9 [17]));
  FDCE \prog_cnfg_bits_reg[6][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[6]_9 [18]));
  FDCE \prog_cnfg_bits_reg[6][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[6]_9 [19]));
  FDCE \prog_cnfg_bits_reg[6][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[6]_9 [1]));
  FDCE \prog_cnfg_bits_reg[6][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[6]_9 [20]));
  FDCE \prog_cnfg_bits_reg[6][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[6]_9 [21]));
  FDCE \prog_cnfg_bits_reg[6][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[6]_9 [22]));
  FDCE \prog_cnfg_bits_reg[6][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[6]_9 [23]));
  FDCE \prog_cnfg_bits_reg[6][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[6]_9 [24]));
  FDCE \prog_cnfg_bits_reg[6][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[6]_9 [25]));
  FDCE \prog_cnfg_bits_reg[6][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[6]_9 [26]));
  FDCE \prog_cnfg_bits_reg[6][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[6]_9 [27]));
  FDCE \prog_cnfg_bits_reg[6][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[6]_9 [28]));
  FDCE \prog_cnfg_bits_reg[6][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[6]_9 [29]));
  FDCE \prog_cnfg_bits_reg[6][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[6]_9 [2]));
  FDCE \prog_cnfg_bits_reg[6][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[6]_9 [30]));
  FDCE \prog_cnfg_bits_reg[6][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[6]_9 [31]));
  FDCE \prog_cnfg_bits_reg[6][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[6]_9 [32]));
  FDCE \prog_cnfg_bits_reg[6][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[6]_9 [33]));
  FDCE \prog_cnfg_bits_reg[6][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[6]_9 [34]));
  FDCE \prog_cnfg_bits_reg[6][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[6]_9 [35]));
  FDCE \prog_cnfg_bits_reg[6][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[6]_9 [36]));
  FDCE \prog_cnfg_bits_reg[6][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[6]_9 [37]));
  FDCE \prog_cnfg_bits_reg[6][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[6]_9 [38]));
  FDCE \prog_cnfg_bits_reg[6][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[6]_9 [39]));
  FDCE \prog_cnfg_bits_reg[6][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[6]_9 [3]));
  FDCE \prog_cnfg_bits_reg[6][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[6]_9 [40]));
  FDCE \prog_cnfg_bits_reg[6][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[6]_9 [41]));
  FDCE \prog_cnfg_bits_reg[6][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[6]_9 [42]));
  FDCE \prog_cnfg_bits_reg[6][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[6]_9 [43]));
  FDCE \prog_cnfg_bits_reg[6][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[6]_9 [44]));
  FDCE \prog_cnfg_bits_reg[6][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[6]_9 [45]));
  FDCE \prog_cnfg_bits_reg[6][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[6]_9 [46]));
  FDCE \prog_cnfg_bits_reg[6][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[6]_9 [47]));
  FDCE \prog_cnfg_bits_reg[6][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[6]_9 [48]));
  FDCE \prog_cnfg_bits_reg[6][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[6]_9 [49]));
  FDCE \prog_cnfg_bits_reg[6][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[6]_9 [4]));
  FDCE \prog_cnfg_bits_reg[6][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[6]_9 [50]));
  FDCE \prog_cnfg_bits_reg[6][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[6]_9 [51]));
  FDCE \prog_cnfg_bits_reg[6][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[6]_9 [52]));
  FDCE \prog_cnfg_bits_reg[6][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[6]_9 [53]));
  FDCE \prog_cnfg_bits_reg[6][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[6]_9 [54]));
  FDCE \prog_cnfg_bits_reg[6][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[6]_9 [55]));
  FDCE \prog_cnfg_bits_reg[6][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[6]_9 [56]));
  FDCE \prog_cnfg_bits_reg[6][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[6]_9 [57]));
  FDCE \prog_cnfg_bits_reg[6][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[6]_9 [58]));
  FDCE \prog_cnfg_bits_reg[6][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[6]_9 [59]));
  FDCE \prog_cnfg_bits_reg[6][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[6]_9 [5]));
  FDCE \prog_cnfg_bits_reg[6][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[6]_9 [60]));
  FDCE \prog_cnfg_bits_reg[6][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[6]_9 [61]));
  FDCE \prog_cnfg_bits_reg[6][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[6]_9 [62]));
  FDCE \prog_cnfg_bits_reg[6][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[6]_9 [63]));
  FDCE \prog_cnfg_bits_reg[6][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[6]_9 [64]));
  FDCE \prog_cnfg_bits_reg[6][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[6]_9 [65]));
  FDCE \prog_cnfg_bits_reg[6][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[6]_9 [66]));
  FDCE \prog_cnfg_bits_reg[6][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[6]_9 [67]));
  FDCE \prog_cnfg_bits_reg[6][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[6]_9 [68]));
  FDCE \prog_cnfg_bits_reg[6][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[6]_9 [69]));
  FDCE \prog_cnfg_bits_reg[6][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[6]_9 [6]));
  FDCE \prog_cnfg_bits_reg[6][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[6]_9 [70]));
  FDCE \prog_cnfg_bits_reg[6][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[6]_9 [71]));
  FDCE \prog_cnfg_bits_reg[6][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[6]_9 [72]));
  FDCE \prog_cnfg_bits_reg[6][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[6]_9 [73]));
  FDCE \prog_cnfg_bits_reg[6][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[6]_9 [74]));
  FDCE \prog_cnfg_bits_reg[6][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[6]_9 [75]));
  FDCE \prog_cnfg_bits_reg[6][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[6]_9 [76]));
  FDCE \prog_cnfg_bits_reg[6][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[6]_9 [77]));
  FDCE \prog_cnfg_bits_reg[6][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[6]_9 [78]));
  FDCE \prog_cnfg_bits_reg[6][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[6]_9 [79]));
  FDCE \prog_cnfg_bits_reg[6][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[6]_9 [7]));
  FDCE \prog_cnfg_bits_reg[6][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[6]_9 [80]));
  FDCE \prog_cnfg_bits_reg[6][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[6]_9 [81]));
  FDCE \prog_cnfg_bits_reg[6][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[6]_9 [82]));
  FDCE \prog_cnfg_bits_reg[6][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[6]_9 [83]));
  FDCE \prog_cnfg_bits_reg[6][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[6]_9 [84]));
  FDCE \prog_cnfg_bits_reg[6][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[6]_9 [85]));
  FDCE \prog_cnfg_bits_reg[6][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[6]_9 [86]));
  FDCE \prog_cnfg_bits_reg[6][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[6]_9 [87]));
  FDCE \prog_cnfg_bits_reg[6][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[6]_9 [88]));
  FDCE \prog_cnfg_bits_reg[6][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[6]_9 [89]));
  FDCE \prog_cnfg_bits_reg[6][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[6]_9 [8]));
  FDCE \prog_cnfg_bits_reg[6][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[6]_9 [90]));
  FDCE \prog_cnfg_bits_reg[6][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[6]_9 [91]));
  FDCE \prog_cnfg_bits_reg[6][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[6]_9 [92]));
  FDCE \prog_cnfg_bits_reg[6][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[6]_9 [93]));
  FDCE \prog_cnfg_bits_reg[6][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[6]_9 [94]));
  FDCE \prog_cnfg_bits_reg[6][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[6]_9 [95]));
  FDCE \prog_cnfg_bits_reg[6][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[6]_9 [96]));
  FDCE \prog_cnfg_bits_reg[6][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[6]_9 [97]));
  FDCE \prog_cnfg_bits_reg[6][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[6]_9 [98]));
  FDCE \prog_cnfg_bits_reg[6][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[6]_9 [99]));
  FDCE \prog_cnfg_bits_reg[6][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_20),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[6]_9 [9]));
  FDCE \prog_cnfg_bits_reg[7][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[7]_8 [0]));
  FDCE \prog_cnfg_bits_reg[7][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[7]_8 [100]));
  FDCE \prog_cnfg_bits_reg[7][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[7]_8 [101]));
  FDCE \prog_cnfg_bits_reg[7][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[7]_8 [102]));
  FDCE \prog_cnfg_bits_reg[7][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[7]_8 [103]));
  FDCE \prog_cnfg_bits_reg[7][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[7]_8 [104]));
  FDCE \prog_cnfg_bits_reg[7][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[7]_8 [105]));
  FDCE \prog_cnfg_bits_reg[7][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[7]_8 [106]));
  FDCE \prog_cnfg_bits_reg[7][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[7]_8 [107]));
  FDCE \prog_cnfg_bits_reg[7][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[7]_8 [108]));
  FDCE \prog_cnfg_bits_reg[7][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[7]_8 [109]));
  FDCE \prog_cnfg_bits_reg[7][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[7]_8 [10]));
  FDCE \prog_cnfg_bits_reg[7][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[7]_8 [110]));
  FDCE \prog_cnfg_bits_reg[7][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[7]_8 [111]));
  FDCE \prog_cnfg_bits_reg[7][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[7]_8 [112]));
  FDCE \prog_cnfg_bits_reg[7][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[7]_8 [113]));
  FDCE \prog_cnfg_bits_reg[7][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[7]_8 [114]));
  FDCE \prog_cnfg_bits_reg[7][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[7]_8 [115]));
  FDCE \prog_cnfg_bits_reg[7][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[7]_8 [116]));
  FDCE \prog_cnfg_bits_reg[7][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[7]_8 [117]));
  FDCE \prog_cnfg_bits_reg[7][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[7]_8 [118]));
  FDCE \prog_cnfg_bits_reg[7][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[7]_8 [119]));
  FDCE \prog_cnfg_bits_reg[7][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[7]_8 [11]));
  FDCE \prog_cnfg_bits_reg[7][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[7]_8 [120]));
  FDCE \prog_cnfg_bits_reg[7][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[7]_8 [121]));
  FDCE \prog_cnfg_bits_reg[7][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[7]_8 [122]));
  FDCE \prog_cnfg_bits_reg[7][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[7]_8 [123]));
  FDCE \prog_cnfg_bits_reg[7][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[7]_8 [124]));
  FDCE \prog_cnfg_bits_reg[7][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[7]_8 [125]));
  FDCE \prog_cnfg_bits_reg[7][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[7]_8 [126]));
  FDCE \prog_cnfg_bits_reg[7][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[7]_8 [127]));
  FDCE \prog_cnfg_bits_reg[7][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[7]_8 [128]));
  FDCE \prog_cnfg_bits_reg[7][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[7]_8 [129]));
  FDCE \prog_cnfg_bits_reg[7][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[7]_8 [12]));
  FDCE \prog_cnfg_bits_reg[7][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[7]_8 [130]));
  FDCE \prog_cnfg_bits_reg[7][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[7]_8 [131]));
  FDCE \prog_cnfg_bits_reg[7][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[7]_8 [132]));
  FDCE \prog_cnfg_bits_reg[7][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[7]_8 [133]));
  FDCE \prog_cnfg_bits_reg[7][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[7]_8 [134]));
  FDCE \prog_cnfg_bits_reg[7][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[7]_8 [135]));
  FDCE \prog_cnfg_bits_reg[7][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[7]_8 [136]));
  FDCE \prog_cnfg_bits_reg[7][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[7]_8 [137]));
  FDCE \prog_cnfg_bits_reg[7][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[7]_8 [138]));
  FDCE \prog_cnfg_bits_reg[7][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[7]_8 [139]));
  FDCE \prog_cnfg_bits_reg[7][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[7]_8 [13]));
  FDCE \prog_cnfg_bits_reg[7][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[7]_8 [140]));
  FDCE \prog_cnfg_bits_reg[7][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[7]_8 [141]));
  FDCE \prog_cnfg_bits_reg[7][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[7]_8 [142]));
  FDCE \prog_cnfg_bits_reg[7][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[7]_8 [143]));
  FDCE \prog_cnfg_bits_reg[7][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[7]_8 [144]));
  FDCE \prog_cnfg_bits_reg[7][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[7]_8 [145]));
  FDCE \prog_cnfg_bits_reg[7][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[7]_8 [146]));
  FDCE \prog_cnfg_bits_reg[7][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[7]_8 [147]));
  FDCE \prog_cnfg_bits_reg[7][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[7]_8 [148]));
  FDCE \prog_cnfg_bits_reg[7][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[7]_8 [149]));
  FDCE \prog_cnfg_bits_reg[7][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[7]_8 [14]));
  FDCE \prog_cnfg_bits_reg[7][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[7]_8 [150]));
  FDCE \prog_cnfg_bits_reg[7][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[7]_8 [151]));
  FDCE \prog_cnfg_bits_reg[7][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[7]_8 [152]));
  FDCE \prog_cnfg_bits_reg[7][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[7]_8 [153]));
  FDCE \prog_cnfg_bits_reg[7][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[7]_8 [154]));
  FDCE \prog_cnfg_bits_reg[7][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[7]_8 [155]));
  FDCE \prog_cnfg_bits_reg[7][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[7]_8 [156]));
  FDCE \prog_cnfg_bits_reg[7][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[7]_8 [157]));
  FDCE \prog_cnfg_bits_reg[7][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[7]_8 [158]));
  FDCE \prog_cnfg_bits_reg[7][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[7]_8 [159]));
  FDCE \prog_cnfg_bits_reg[7][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[7]_8 [15]));
  FDCE \prog_cnfg_bits_reg[7][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[7]_8 [16]));
  FDCE \prog_cnfg_bits_reg[7][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[7]_8 [17]));
  FDCE \prog_cnfg_bits_reg[7][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[7]_8 [18]));
  FDCE \prog_cnfg_bits_reg[7][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[7]_8 [19]));
  FDCE \prog_cnfg_bits_reg[7][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[7]_8 [1]));
  FDCE \prog_cnfg_bits_reg[7][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[7]_8 [20]));
  FDCE \prog_cnfg_bits_reg[7][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[7]_8 [21]));
  FDCE \prog_cnfg_bits_reg[7][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[7]_8 [22]));
  FDCE \prog_cnfg_bits_reg[7][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[7]_8 [23]));
  FDCE \prog_cnfg_bits_reg[7][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[7]_8 [24]));
  FDCE \prog_cnfg_bits_reg[7][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[7]_8 [25]));
  FDCE \prog_cnfg_bits_reg[7][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[7]_8 [26]));
  FDCE \prog_cnfg_bits_reg[7][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[7]_8 [27]));
  FDCE \prog_cnfg_bits_reg[7][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[7]_8 [28]));
  FDCE \prog_cnfg_bits_reg[7][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[7]_8 [29]));
  FDCE \prog_cnfg_bits_reg[7][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[7]_8 [2]));
  FDCE \prog_cnfg_bits_reg[7][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[7]_8 [30]));
  FDCE \prog_cnfg_bits_reg[7][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[7]_8 [31]));
  FDCE \prog_cnfg_bits_reg[7][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[7]_8 [32]));
  FDCE \prog_cnfg_bits_reg[7][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[7]_8 [33]));
  FDCE \prog_cnfg_bits_reg[7][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[7]_8 [34]));
  FDCE \prog_cnfg_bits_reg[7][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[7]_8 [35]));
  FDCE \prog_cnfg_bits_reg[7][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[7]_8 [36]));
  FDCE \prog_cnfg_bits_reg[7][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[7]_8 [37]));
  FDCE \prog_cnfg_bits_reg[7][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[7]_8 [38]));
  FDCE \prog_cnfg_bits_reg[7][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[7]_8 [39]));
  FDCE \prog_cnfg_bits_reg[7][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[7]_8 [3]));
  FDCE \prog_cnfg_bits_reg[7][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[7]_8 [40]));
  FDCE \prog_cnfg_bits_reg[7][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[7]_8 [41]));
  FDCE \prog_cnfg_bits_reg[7][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[7]_8 [42]));
  FDCE \prog_cnfg_bits_reg[7][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[7]_8 [43]));
  FDCE \prog_cnfg_bits_reg[7][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[7]_8 [44]));
  FDCE \prog_cnfg_bits_reg[7][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[7]_8 [45]));
  FDCE \prog_cnfg_bits_reg[7][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[7]_8 [46]));
  FDCE \prog_cnfg_bits_reg[7][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[7]_8 [47]));
  FDCE \prog_cnfg_bits_reg[7][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[7]_8 [48]));
  FDCE \prog_cnfg_bits_reg[7][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[7]_8 [49]));
  FDCE \prog_cnfg_bits_reg[7][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[7]_8 [4]));
  FDCE \prog_cnfg_bits_reg[7][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[7]_8 [50]));
  FDCE \prog_cnfg_bits_reg[7][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[7]_8 [51]));
  FDCE \prog_cnfg_bits_reg[7][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[7]_8 [52]));
  FDCE \prog_cnfg_bits_reg[7][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[7]_8 [53]));
  FDCE \prog_cnfg_bits_reg[7][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[7]_8 [54]));
  FDCE \prog_cnfg_bits_reg[7][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[7]_8 [55]));
  FDCE \prog_cnfg_bits_reg[7][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[7]_8 [56]));
  FDCE \prog_cnfg_bits_reg[7][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[7]_8 [57]));
  FDCE \prog_cnfg_bits_reg[7][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[7]_8 [58]));
  FDCE \prog_cnfg_bits_reg[7][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[7]_8 [59]));
  FDCE \prog_cnfg_bits_reg[7][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[7]_8 [5]));
  FDCE \prog_cnfg_bits_reg[7][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[7]_8 [60]));
  FDCE \prog_cnfg_bits_reg[7][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[7]_8 [61]));
  FDCE \prog_cnfg_bits_reg[7][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[7]_8 [62]));
  FDCE \prog_cnfg_bits_reg[7][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[7]_8 [63]));
  FDCE \prog_cnfg_bits_reg[7][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[7]_8 [64]));
  FDCE \prog_cnfg_bits_reg[7][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[7]_8 [65]));
  FDCE \prog_cnfg_bits_reg[7][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[7]_8 [66]));
  FDCE \prog_cnfg_bits_reg[7][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[7]_8 [67]));
  FDCE \prog_cnfg_bits_reg[7][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[7]_8 [68]));
  FDCE \prog_cnfg_bits_reg[7][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[7]_8 [69]));
  FDCE \prog_cnfg_bits_reg[7][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[7]_8 [6]));
  FDCE \prog_cnfg_bits_reg[7][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[7]_8 [70]));
  FDCE \prog_cnfg_bits_reg[7][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[7]_8 [71]));
  FDCE \prog_cnfg_bits_reg[7][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[7]_8 [72]));
  FDCE \prog_cnfg_bits_reg[7][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[7]_8 [73]));
  FDCE \prog_cnfg_bits_reg[7][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[7]_8 [74]));
  FDCE \prog_cnfg_bits_reg[7][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[7]_8 [75]));
  FDCE \prog_cnfg_bits_reg[7][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[7]_8 [76]));
  FDCE \prog_cnfg_bits_reg[7][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[7]_8 [77]));
  FDCE \prog_cnfg_bits_reg[7][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[7]_8 [78]));
  FDCE \prog_cnfg_bits_reg[7][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[7]_8 [79]));
  FDCE \prog_cnfg_bits_reg[7][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[7]_8 [7]));
  FDCE \prog_cnfg_bits_reg[7][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[7]_8 [80]));
  FDCE \prog_cnfg_bits_reg[7][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[7]_8 [81]));
  FDCE \prog_cnfg_bits_reg[7][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[7]_8 [82]));
  FDCE \prog_cnfg_bits_reg[7][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[7]_8 [83]));
  FDCE \prog_cnfg_bits_reg[7][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[7]_8 [84]));
  FDCE \prog_cnfg_bits_reg[7][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[7]_8 [85]));
  FDCE \prog_cnfg_bits_reg[7][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[7]_8 [86]));
  FDCE \prog_cnfg_bits_reg[7][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[7]_8 [87]));
  FDCE \prog_cnfg_bits_reg[7][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[7]_8 [88]));
  FDCE \prog_cnfg_bits_reg[7][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[7]_8 [89]));
  FDCE \prog_cnfg_bits_reg[7][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[7]_8 [8]));
  FDCE \prog_cnfg_bits_reg[7][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[7]_8 [90]));
  FDCE \prog_cnfg_bits_reg[7][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[7]_8 [91]));
  FDCE \prog_cnfg_bits_reg[7][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[7]_8 [92]));
  FDCE \prog_cnfg_bits_reg[7][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[7]_8 [93]));
  FDCE \prog_cnfg_bits_reg[7][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[7]_8 [94]));
  FDCE \prog_cnfg_bits_reg[7][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[7]_8 [95]));
  FDCE \prog_cnfg_bits_reg[7][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[7]_8 [96]));
  FDCE \prog_cnfg_bits_reg[7][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[7]_8 [97]));
  FDCE \prog_cnfg_bits_reg[7][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[7]_8 [98]));
  FDCE \prog_cnfg_bits_reg[7][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[7]_8 [99]));
  FDCE \prog_cnfg_bits_reg[7][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_37),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[7]_8 [9]));
  FDCE \prog_cnfg_bits_reg[8][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[8]_7 [0]));
  FDCE \prog_cnfg_bits_reg[8][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[8]_7 [100]));
  FDCE \prog_cnfg_bits_reg[8][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[8]_7 [101]));
  FDCE \prog_cnfg_bits_reg[8][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[8]_7 [102]));
  FDCE \prog_cnfg_bits_reg[8][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[8]_7 [103]));
  FDCE \prog_cnfg_bits_reg[8][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[8]_7 [104]));
  FDCE \prog_cnfg_bits_reg[8][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[8]_7 [105]));
  FDCE \prog_cnfg_bits_reg[8][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[8]_7 [106]));
  FDCE \prog_cnfg_bits_reg[8][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[8]_7 [107]));
  FDCE \prog_cnfg_bits_reg[8][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[8]_7 [108]));
  FDCE \prog_cnfg_bits_reg[8][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[8]_7 [109]));
  FDCE \prog_cnfg_bits_reg[8][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[8]_7 [10]));
  FDCE \prog_cnfg_bits_reg[8][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[8]_7 [110]));
  FDCE \prog_cnfg_bits_reg[8][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[8]_7 [111]));
  FDCE \prog_cnfg_bits_reg[8][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[8]_7 [112]));
  FDCE \prog_cnfg_bits_reg[8][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[8]_7 [113]));
  FDCE \prog_cnfg_bits_reg[8][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[8]_7 [114]));
  FDCE \prog_cnfg_bits_reg[8][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[8]_7 [115]));
  FDCE \prog_cnfg_bits_reg[8][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[8]_7 [116]));
  FDCE \prog_cnfg_bits_reg[8][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[8]_7 [117]));
  FDCE \prog_cnfg_bits_reg[8][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[8]_7 [118]));
  FDCE \prog_cnfg_bits_reg[8][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[8]_7 [119]));
  FDCE \prog_cnfg_bits_reg[8][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[8]_7 [11]));
  FDCE \prog_cnfg_bits_reg[8][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[8]_7 [120]));
  FDCE \prog_cnfg_bits_reg[8][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[8]_7 [121]));
  FDCE \prog_cnfg_bits_reg[8][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[8]_7 [122]));
  FDCE \prog_cnfg_bits_reg[8][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[8]_7 [123]));
  FDCE \prog_cnfg_bits_reg[8][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[8]_7 [124]));
  FDCE \prog_cnfg_bits_reg[8][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[8]_7 [125]));
  FDCE \prog_cnfg_bits_reg[8][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[8]_7 [126]));
  FDCE \prog_cnfg_bits_reg[8][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[8]_7 [127]));
  FDCE \prog_cnfg_bits_reg[8][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[8]_7 [128]));
  FDCE \prog_cnfg_bits_reg[8][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[8]_7 [129]));
  FDCE \prog_cnfg_bits_reg[8][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[8]_7 [12]));
  FDCE \prog_cnfg_bits_reg[8][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[8]_7 [130]));
  FDCE \prog_cnfg_bits_reg[8][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[8]_7 [131]));
  FDCE \prog_cnfg_bits_reg[8][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[8]_7 [132]));
  FDCE \prog_cnfg_bits_reg[8][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[8]_7 [133]));
  FDCE \prog_cnfg_bits_reg[8][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[8]_7 [134]));
  FDCE \prog_cnfg_bits_reg[8][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[8]_7 [135]));
  FDCE \prog_cnfg_bits_reg[8][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[8]_7 [136]));
  FDCE \prog_cnfg_bits_reg[8][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[8]_7 [137]));
  FDCE \prog_cnfg_bits_reg[8][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[8]_7 [138]));
  FDCE \prog_cnfg_bits_reg[8][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[8]_7 [139]));
  FDCE \prog_cnfg_bits_reg[8][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[8]_7 [13]));
  FDCE \prog_cnfg_bits_reg[8][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[8]_7 [140]));
  FDCE \prog_cnfg_bits_reg[8][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[8]_7 [141]));
  FDCE \prog_cnfg_bits_reg[8][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[8]_7 [142]));
  FDCE \prog_cnfg_bits_reg[8][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[8]_7 [143]));
  FDCE \prog_cnfg_bits_reg[8][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[8]_7 [144]));
  FDCE \prog_cnfg_bits_reg[8][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[8]_7 [145]));
  FDCE \prog_cnfg_bits_reg[8][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[8]_7 [146]));
  FDCE \prog_cnfg_bits_reg[8][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[8]_7 [147]));
  FDCE \prog_cnfg_bits_reg[8][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[8]_7 [148]));
  FDCE \prog_cnfg_bits_reg[8][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[8]_7 [149]));
  FDCE \prog_cnfg_bits_reg[8][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[8]_7 [14]));
  FDCE \prog_cnfg_bits_reg[8][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[8]_7 [150]));
  FDCE \prog_cnfg_bits_reg[8][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[8]_7 [151]));
  FDCE \prog_cnfg_bits_reg[8][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[8]_7 [152]));
  FDCE \prog_cnfg_bits_reg[8][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[8]_7 [153]));
  FDCE \prog_cnfg_bits_reg[8][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[8]_7 [154]));
  FDCE \prog_cnfg_bits_reg[8][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[8]_7 [155]));
  FDCE \prog_cnfg_bits_reg[8][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[8]_7 [156]));
  FDCE \prog_cnfg_bits_reg[8][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[8]_7 [157]));
  FDCE \prog_cnfg_bits_reg[8][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[8]_7 [158]));
  FDCE \prog_cnfg_bits_reg[8][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[8]_7 [159]));
  FDCE \prog_cnfg_bits_reg[8][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[8]_7 [15]));
  FDCE \prog_cnfg_bits_reg[8][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[8]_7 [16]));
  FDCE \prog_cnfg_bits_reg[8][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[8]_7 [17]));
  FDCE \prog_cnfg_bits_reg[8][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[8]_7 [18]));
  FDCE \prog_cnfg_bits_reg[8][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[8]_7 [19]));
  FDCE \prog_cnfg_bits_reg[8][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[8]_7 [1]));
  FDCE \prog_cnfg_bits_reg[8][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[8]_7 [20]));
  FDCE \prog_cnfg_bits_reg[8][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[8]_7 [21]));
  FDCE \prog_cnfg_bits_reg[8][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[8]_7 [22]));
  FDCE \prog_cnfg_bits_reg[8][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[8]_7 [23]));
  FDCE \prog_cnfg_bits_reg[8][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[8]_7 [24]));
  FDCE \prog_cnfg_bits_reg[8][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[8]_7 [25]));
  FDCE \prog_cnfg_bits_reg[8][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[8]_7 [26]));
  FDCE \prog_cnfg_bits_reg[8][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[8]_7 [27]));
  FDCE \prog_cnfg_bits_reg[8][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[8]_7 [28]));
  FDCE \prog_cnfg_bits_reg[8][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[8]_7 [29]));
  FDCE \prog_cnfg_bits_reg[8][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[8]_7 [2]));
  FDCE \prog_cnfg_bits_reg[8][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[8]_7 [30]));
  FDCE \prog_cnfg_bits_reg[8][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[8]_7 [31]));
  FDCE \prog_cnfg_bits_reg[8][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[8]_7 [32]));
  FDCE \prog_cnfg_bits_reg[8][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[8]_7 [33]));
  FDCE \prog_cnfg_bits_reg[8][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[8]_7 [34]));
  FDCE \prog_cnfg_bits_reg[8][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[8]_7 [35]));
  FDCE \prog_cnfg_bits_reg[8][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[8]_7 [36]));
  FDCE \prog_cnfg_bits_reg[8][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[8]_7 [37]));
  FDCE \prog_cnfg_bits_reg[8][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[8]_7 [38]));
  FDCE \prog_cnfg_bits_reg[8][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[8]_7 [39]));
  FDCE \prog_cnfg_bits_reg[8][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[8]_7 [3]));
  FDCE \prog_cnfg_bits_reg[8][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[8]_7 [40]));
  FDCE \prog_cnfg_bits_reg[8][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[8]_7 [41]));
  FDCE \prog_cnfg_bits_reg[8][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[8]_7 [42]));
  FDCE \prog_cnfg_bits_reg[8][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[8]_7 [43]));
  FDCE \prog_cnfg_bits_reg[8][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[8]_7 [44]));
  FDCE \prog_cnfg_bits_reg[8][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[8]_7 [45]));
  FDCE \prog_cnfg_bits_reg[8][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[8]_7 [46]));
  FDCE \prog_cnfg_bits_reg[8][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[8]_7 [47]));
  FDCE \prog_cnfg_bits_reg[8][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[8]_7 [48]));
  FDCE \prog_cnfg_bits_reg[8][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[8]_7 [49]));
  FDCE \prog_cnfg_bits_reg[8][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[8]_7 [4]));
  FDCE \prog_cnfg_bits_reg[8][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[8]_7 [50]));
  FDCE \prog_cnfg_bits_reg[8][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[8]_7 [51]));
  FDCE \prog_cnfg_bits_reg[8][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[8]_7 [52]));
  FDCE \prog_cnfg_bits_reg[8][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[8]_7 [53]));
  FDCE \prog_cnfg_bits_reg[8][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[8]_7 [54]));
  FDCE \prog_cnfg_bits_reg[8][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[8]_7 [55]));
  FDCE \prog_cnfg_bits_reg[8][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[8]_7 [56]));
  FDCE \prog_cnfg_bits_reg[8][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[8]_7 [57]));
  FDCE \prog_cnfg_bits_reg[8][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[8]_7 [58]));
  FDCE \prog_cnfg_bits_reg[8][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[8]_7 [59]));
  FDCE \prog_cnfg_bits_reg[8][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[8]_7 [5]));
  FDCE \prog_cnfg_bits_reg[8][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[8]_7 [60]));
  FDCE \prog_cnfg_bits_reg[8][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[8]_7 [61]));
  FDCE \prog_cnfg_bits_reg[8][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[8]_7 [62]));
  FDCE \prog_cnfg_bits_reg[8][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[8]_7 [63]));
  FDCE \prog_cnfg_bits_reg[8][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[8]_7 [64]));
  FDCE \prog_cnfg_bits_reg[8][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[8]_7 [65]));
  FDCE \prog_cnfg_bits_reg[8][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[8]_7 [66]));
  FDCE \prog_cnfg_bits_reg[8][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[8]_7 [67]));
  FDCE \prog_cnfg_bits_reg[8][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[8]_7 [68]));
  FDCE \prog_cnfg_bits_reg[8][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[8]_7 [69]));
  FDCE \prog_cnfg_bits_reg[8][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[8]_7 [6]));
  FDCE \prog_cnfg_bits_reg[8][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[8]_7 [70]));
  FDCE \prog_cnfg_bits_reg[8][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[8]_7 [71]));
  FDCE \prog_cnfg_bits_reg[8][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[8]_7 [72]));
  FDCE \prog_cnfg_bits_reg[8][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[8]_7 [73]));
  FDCE \prog_cnfg_bits_reg[8][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[8]_7 [74]));
  FDCE \prog_cnfg_bits_reg[8][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[8]_7 [75]));
  FDCE \prog_cnfg_bits_reg[8][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[8]_7 [76]));
  FDCE \prog_cnfg_bits_reg[8][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[8]_7 [77]));
  FDCE \prog_cnfg_bits_reg[8][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[8]_7 [78]));
  FDCE \prog_cnfg_bits_reg[8][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[8]_7 [79]));
  FDCE \prog_cnfg_bits_reg[8][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[8]_7 [7]));
  FDCE \prog_cnfg_bits_reg[8][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[8]_7 [80]));
  FDCE \prog_cnfg_bits_reg[8][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[8]_7 [81]));
  FDCE \prog_cnfg_bits_reg[8][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[8]_7 [82]));
  FDCE \prog_cnfg_bits_reg[8][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[8]_7 [83]));
  FDCE \prog_cnfg_bits_reg[8][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[8]_7 [84]));
  FDCE \prog_cnfg_bits_reg[8][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[8]_7 [85]));
  FDCE \prog_cnfg_bits_reg[8][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[8]_7 [86]));
  FDCE \prog_cnfg_bits_reg[8][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[8]_7 [87]));
  FDCE \prog_cnfg_bits_reg[8][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[8]_7 [88]));
  FDCE \prog_cnfg_bits_reg[8][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[8]_7 [89]));
  FDCE \prog_cnfg_bits_reg[8][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[8]_7 [8]));
  FDCE \prog_cnfg_bits_reg[8][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[8]_7 [90]));
  FDCE \prog_cnfg_bits_reg[8][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[8]_7 [91]));
  FDCE \prog_cnfg_bits_reg[8][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[8]_7 [92]));
  FDCE \prog_cnfg_bits_reg[8][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[8]_7 [93]));
  FDCE \prog_cnfg_bits_reg[8][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[8]_7 [94]));
  FDCE \prog_cnfg_bits_reg[8][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[8]_7 [95]));
  FDCE \prog_cnfg_bits_reg[8][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[8]_7 [96]));
  FDCE \prog_cnfg_bits_reg[8][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[8]_7 [97]));
  FDCE \prog_cnfg_bits_reg[8][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[8]_7 [98]));
  FDCE \prog_cnfg_bits_reg[8][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[8]_7 [99]));
  FDCE \prog_cnfg_bits_reg[8][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_36),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[8]_7 [9]));
  FDCE \prog_cnfg_bits_reg[9][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\prog_cnfg_bits_reg[9]_6 [0]));
  FDCE \prog_cnfg_bits_reg[9][100] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[100]),
        .Q(\prog_cnfg_bits_reg[9]_6 [100]));
  FDCE \prog_cnfg_bits_reg[9][101] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[101]),
        .Q(\prog_cnfg_bits_reg[9]_6 [101]));
  FDCE \prog_cnfg_bits_reg[9][102] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[102]),
        .Q(\prog_cnfg_bits_reg[9]_6 [102]));
  FDCE \prog_cnfg_bits_reg[9][103] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[103]),
        .Q(\prog_cnfg_bits_reg[9]_6 [103]));
  FDCE \prog_cnfg_bits_reg[9][104] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[104]),
        .Q(\prog_cnfg_bits_reg[9]_6 [104]));
  FDCE \prog_cnfg_bits_reg[9][105] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[105]),
        .Q(\prog_cnfg_bits_reg[9]_6 [105]));
  FDCE \prog_cnfg_bits_reg[9][106] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[106]),
        .Q(\prog_cnfg_bits_reg[9]_6 [106]));
  FDCE \prog_cnfg_bits_reg[9][107] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[107]),
        .Q(\prog_cnfg_bits_reg[9]_6 [107]));
  FDCE \prog_cnfg_bits_reg[9][108] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[108]),
        .Q(\prog_cnfg_bits_reg[9]_6 [108]));
  FDCE \prog_cnfg_bits_reg[9][109] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[109]),
        .Q(\prog_cnfg_bits_reg[9]_6 [109]));
  FDCE \prog_cnfg_bits_reg[9][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\prog_cnfg_bits_reg[9]_6 [10]));
  FDCE \prog_cnfg_bits_reg[9][110] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[110]),
        .Q(\prog_cnfg_bits_reg[9]_6 [110]));
  FDCE \prog_cnfg_bits_reg[9][111] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[111]),
        .Q(\prog_cnfg_bits_reg[9]_6 [111]));
  FDCE \prog_cnfg_bits_reg[9][112] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[112]),
        .Q(\prog_cnfg_bits_reg[9]_6 [112]));
  FDCE \prog_cnfg_bits_reg[9][113] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[113]),
        .Q(\prog_cnfg_bits_reg[9]_6 [113]));
  FDCE \prog_cnfg_bits_reg[9][114] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[114]),
        .Q(\prog_cnfg_bits_reg[9]_6 [114]));
  FDCE \prog_cnfg_bits_reg[9][115] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[115]),
        .Q(\prog_cnfg_bits_reg[9]_6 [115]));
  FDCE \prog_cnfg_bits_reg[9][116] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[116]),
        .Q(\prog_cnfg_bits_reg[9]_6 [116]));
  FDCE \prog_cnfg_bits_reg[9][117] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[117]),
        .Q(\prog_cnfg_bits_reg[9]_6 [117]));
  FDCE \prog_cnfg_bits_reg[9][118] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[118]),
        .Q(\prog_cnfg_bits_reg[9]_6 [118]));
  FDCE \prog_cnfg_bits_reg[9][119] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[119]),
        .Q(\prog_cnfg_bits_reg[9]_6 [119]));
  FDCE \prog_cnfg_bits_reg[9][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\prog_cnfg_bits_reg[9]_6 [11]));
  FDCE \prog_cnfg_bits_reg[9][120] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[120]),
        .Q(\prog_cnfg_bits_reg[9]_6 [120]));
  FDCE \prog_cnfg_bits_reg[9][121] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[121]),
        .Q(\prog_cnfg_bits_reg[9]_6 [121]));
  FDCE \prog_cnfg_bits_reg[9][122] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[122]),
        .Q(\prog_cnfg_bits_reg[9]_6 [122]));
  FDCE \prog_cnfg_bits_reg[9][123] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[123]),
        .Q(\prog_cnfg_bits_reg[9]_6 [123]));
  FDCE \prog_cnfg_bits_reg[9][124] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[124]),
        .Q(\prog_cnfg_bits_reg[9]_6 [124]));
  FDCE \prog_cnfg_bits_reg[9][125] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[125]),
        .Q(\prog_cnfg_bits_reg[9]_6 [125]));
  FDCE \prog_cnfg_bits_reg[9][126] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[126]),
        .Q(\prog_cnfg_bits_reg[9]_6 [126]));
  FDCE \prog_cnfg_bits_reg[9][127] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[127]),
        .Q(\prog_cnfg_bits_reg[9]_6 [127]));
  FDCE \prog_cnfg_bits_reg[9][128] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[128]),
        .Q(\prog_cnfg_bits_reg[9]_6 [128]));
  FDCE \prog_cnfg_bits_reg[9][129] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[129]),
        .Q(\prog_cnfg_bits_reg[9]_6 [129]));
  FDCE \prog_cnfg_bits_reg[9][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\prog_cnfg_bits_reg[9]_6 [12]));
  FDCE \prog_cnfg_bits_reg[9][130] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[130]),
        .Q(\prog_cnfg_bits_reg[9]_6 [130]));
  FDCE \prog_cnfg_bits_reg[9][131] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[131]),
        .Q(\prog_cnfg_bits_reg[9]_6 [131]));
  FDCE \prog_cnfg_bits_reg[9][132] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[132]),
        .Q(\prog_cnfg_bits_reg[9]_6 [132]));
  FDCE \prog_cnfg_bits_reg[9][133] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[133]),
        .Q(\prog_cnfg_bits_reg[9]_6 [133]));
  FDCE \prog_cnfg_bits_reg[9][134] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[134]),
        .Q(\prog_cnfg_bits_reg[9]_6 [134]));
  FDCE \prog_cnfg_bits_reg[9][135] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[135]),
        .Q(\prog_cnfg_bits_reg[9]_6 [135]));
  FDCE \prog_cnfg_bits_reg[9][136] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[136]),
        .Q(\prog_cnfg_bits_reg[9]_6 [136]));
  FDCE \prog_cnfg_bits_reg[9][137] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[137]),
        .Q(\prog_cnfg_bits_reg[9]_6 [137]));
  FDCE \prog_cnfg_bits_reg[9][138] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[138]),
        .Q(\prog_cnfg_bits_reg[9]_6 [138]));
  FDCE \prog_cnfg_bits_reg[9][139] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[139]),
        .Q(\prog_cnfg_bits_reg[9]_6 [139]));
  FDCE \prog_cnfg_bits_reg[9][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\prog_cnfg_bits_reg[9]_6 [13]));
  FDCE \prog_cnfg_bits_reg[9][140] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[140]),
        .Q(\prog_cnfg_bits_reg[9]_6 [140]));
  FDCE \prog_cnfg_bits_reg[9][141] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[141]),
        .Q(\prog_cnfg_bits_reg[9]_6 [141]));
  FDCE \prog_cnfg_bits_reg[9][142] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[142]),
        .Q(\prog_cnfg_bits_reg[9]_6 [142]));
  FDCE \prog_cnfg_bits_reg[9][143] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[143]),
        .Q(\prog_cnfg_bits_reg[9]_6 [143]));
  FDCE \prog_cnfg_bits_reg[9][144] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[144]),
        .Q(\prog_cnfg_bits_reg[9]_6 [144]));
  FDCE \prog_cnfg_bits_reg[9][145] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[145]),
        .Q(\prog_cnfg_bits_reg[9]_6 [145]));
  FDCE \prog_cnfg_bits_reg[9][146] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[146]),
        .Q(\prog_cnfg_bits_reg[9]_6 [146]));
  FDCE \prog_cnfg_bits_reg[9][147] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[147]),
        .Q(\prog_cnfg_bits_reg[9]_6 [147]));
  FDCE \prog_cnfg_bits_reg[9][148] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[148]),
        .Q(\prog_cnfg_bits_reg[9]_6 [148]));
  FDCE \prog_cnfg_bits_reg[9][149] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[149]),
        .Q(\prog_cnfg_bits_reg[9]_6 [149]));
  FDCE \prog_cnfg_bits_reg[9][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\prog_cnfg_bits_reg[9]_6 [14]));
  FDCE \prog_cnfg_bits_reg[9][150] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[150]),
        .Q(\prog_cnfg_bits_reg[9]_6 [150]));
  FDCE \prog_cnfg_bits_reg[9][151] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[151]),
        .Q(\prog_cnfg_bits_reg[9]_6 [151]));
  FDCE \prog_cnfg_bits_reg[9][152] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[152]),
        .Q(\prog_cnfg_bits_reg[9]_6 [152]));
  FDCE \prog_cnfg_bits_reg[9][153] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[153]),
        .Q(\prog_cnfg_bits_reg[9]_6 [153]));
  FDCE \prog_cnfg_bits_reg[9][154] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[154]),
        .Q(\prog_cnfg_bits_reg[9]_6 [154]));
  FDCE \prog_cnfg_bits_reg[9][155] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[155]),
        .Q(\prog_cnfg_bits_reg[9]_6 [155]));
  FDCE \prog_cnfg_bits_reg[9][156] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[156]),
        .Q(\prog_cnfg_bits_reg[9]_6 [156]));
  FDCE \prog_cnfg_bits_reg[9][157] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[157]),
        .Q(\prog_cnfg_bits_reg[9]_6 [157]));
  FDCE \prog_cnfg_bits_reg[9][158] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[158]),
        .Q(\prog_cnfg_bits_reg[9]_6 [158]));
  FDCE \prog_cnfg_bits_reg[9][159] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[159]),
        .Q(\prog_cnfg_bits_reg[9]_6 [159]));
  FDCE \prog_cnfg_bits_reg[9][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\prog_cnfg_bits_reg[9]_6 [15]));
  FDCE \prog_cnfg_bits_reg[9][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\prog_cnfg_bits_reg[9]_6 [16]));
  FDCE \prog_cnfg_bits_reg[9][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\prog_cnfg_bits_reg[9]_6 [17]));
  FDCE \prog_cnfg_bits_reg[9][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\prog_cnfg_bits_reg[9]_6 [18]));
  FDCE \prog_cnfg_bits_reg[9][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\prog_cnfg_bits_reg[9]_6 [19]));
  FDCE \prog_cnfg_bits_reg[9][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\prog_cnfg_bits_reg[9]_6 [1]));
  FDCE \prog_cnfg_bits_reg[9][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\prog_cnfg_bits_reg[9]_6 [20]));
  FDCE \prog_cnfg_bits_reg[9][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\prog_cnfg_bits_reg[9]_6 [21]));
  FDCE \prog_cnfg_bits_reg[9][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\prog_cnfg_bits_reg[9]_6 [22]));
  FDCE \prog_cnfg_bits_reg[9][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\prog_cnfg_bits_reg[9]_6 [23]));
  FDCE \prog_cnfg_bits_reg[9][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\prog_cnfg_bits_reg[9]_6 [24]));
  FDCE \prog_cnfg_bits_reg[9][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\prog_cnfg_bits_reg[9]_6 [25]));
  FDCE \prog_cnfg_bits_reg[9][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\prog_cnfg_bits_reg[9]_6 [26]));
  FDCE \prog_cnfg_bits_reg[9][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\prog_cnfg_bits_reg[9]_6 [27]));
  FDCE \prog_cnfg_bits_reg[9][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\prog_cnfg_bits_reg[9]_6 [28]));
  FDCE \prog_cnfg_bits_reg[9][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\prog_cnfg_bits_reg[9]_6 [29]));
  FDCE \prog_cnfg_bits_reg[9][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\prog_cnfg_bits_reg[9]_6 [2]));
  FDCE \prog_cnfg_bits_reg[9][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\prog_cnfg_bits_reg[9]_6 [30]));
  FDCE \prog_cnfg_bits_reg[9][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\prog_cnfg_bits_reg[9]_6 [31]));
  FDCE \prog_cnfg_bits_reg[9][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\prog_cnfg_bits_reg[9]_6 [32]));
  FDCE \prog_cnfg_bits_reg[9][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\prog_cnfg_bits_reg[9]_6 [33]));
  FDCE \prog_cnfg_bits_reg[9][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\prog_cnfg_bits_reg[9]_6 [34]));
  FDCE \prog_cnfg_bits_reg[9][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\prog_cnfg_bits_reg[9]_6 [35]));
  FDCE \prog_cnfg_bits_reg[9][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\prog_cnfg_bits_reg[9]_6 [36]));
  FDCE \prog_cnfg_bits_reg[9][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\prog_cnfg_bits_reg[9]_6 [37]));
  FDCE \prog_cnfg_bits_reg[9][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\prog_cnfg_bits_reg[9]_6 [38]));
  FDCE \prog_cnfg_bits_reg[9][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\prog_cnfg_bits_reg[9]_6 [39]));
  FDCE \prog_cnfg_bits_reg[9][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\prog_cnfg_bits_reg[9]_6 [3]));
  FDCE \prog_cnfg_bits_reg[9][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\prog_cnfg_bits_reg[9]_6 [40]));
  FDCE \prog_cnfg_bits_reg[9][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\prog_cnfg_bits_reg[9]_6 [41]));
  FDCE \prog_cnfg_bits_reg[9][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\prog_cnfg_bits_reg[9]_6 [42]));
  FDCE \prog_cnfg_bits_reg[9][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\prog_cnfg_bits_reg[9]_6 [43]));
  FDCE \prog_cnfg_bits_reg[9][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\prog_cnfg_bits_reg[9]_6 [44]));
  FDCE \prog_cnfg_bits_reg[9][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\prog_cnfg_bits_reg[9]_6 [45]));
  FDCE \prog_cnfg_bits_reg[9][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\prog_cnfg_bits_reg[9]_6 [46]));
  FDCE \prog_cnfg_bits_reg[9][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\prog_cnfg_bits_reg[9]_6 [47]));
  FDCE \prog_cnfg_bits_reg[9][48] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[48]),
        .Q(\prog_cnfg_bits_reg[9]_6 [48]));
  FDCE \prog_cnfg_bits_reg[9][49] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[49]),
        .Q(\prog_cnfg_bits_reg[9]_6 [49]));
  FDCE \prog_cnfg_bits_reg[9][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\prog_cnfg_bits_reg[9]_6 [4]));
  FDCE \prog_cnfg_bits_reg[9][50] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[50]),
        .Q(\prog_cnfg_bits_reg[9]_6 [50]));
  FDCE \prog_cnfg_bits_reg[9][51] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[51]),
        .Q(\prog_cnfg_bits_reg[9]_6 [51]));
  FDCE \prog_cnfg_bits_reg[9][52] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[52]),
        .Q(\prog_cnfg_bits_reg[9]_6 [52]));
  FDCE \prog_cnfg_bits_reg[9][53] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[53]),
        .Q(\prog_cnfg_bits_reg[9]_6 [53]));
  FDCE \prog_cnfg_bits_reg[9][54] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[54]),
        .Q(\prog_cnfg_bits_reg[9]_6 [54]));
  FDCE \prog_cnfg_bits_reg[9][55] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[55]),
        .Q(\prog_cnfg_bits_reg[9]_6 [55]));
  FDCE \prog_cnfg_bits_reg[9][56] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[56]),
        .Q(\prog_cnfg_bits_reg[9]_6 [56]));
  FDCE \prog_cnfg_bits_reg[9][57] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[57]),
        .Q(\prog_cnfg_bits_reg[9]_6 [57]));
  FDCE \prog_cnfg_bits_reg[9][58] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[58]),
        .Q(\prog_cnfg_bits_reg[9]_6 [58]));
  FDCE \prog_cnfg_bits_reg[9][59] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[59]),
        .Q(\prog_cnfg_bits_reg[9]_6 [59]));
  FDCE \prog_cnfg_bits_reg[9][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\prog_cnfg_bits_reg[9]_6 [5]));
  FDCE \prog_cnfg_bits_reg[9][60] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[60]),
        .Q(\prog_cnfg_bits_reg[9]_6 [60]));
  FDCE \prog_cnfg_bits_reg[9][61] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[61]),
        .Q(\prog_cnfg_bits_reg[9]_6 [61]));
  FDCE \prog_cnfg_bits_reg[9][62] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[62]),
        .Q(\prog_cnfg_bits_reg[9]_6 [62]));
  FDCE \prog_cnfg_bits_reg[9][63] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[63]),
        .Q(\prog_cnfg_bits_reg[9]_6 [63]));
  FDCE \prog_cnfg_bits_reg[9][64] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[64]),
        .Q(\prog_cnfg_bits_reg[9]_6 [64]));
  FDCE \prog_cnfg_bits_reg[9][65] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[65]),
        .Q(\prog_cnfg_bits_reg[9]_6 [65]));
  FDCE \prog_cnfg_bits_reg[9][66] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[66]),
        .Q(\prog_cnfg_bits_reg[9]_6 [66]));
  FDCE \prog_cnfg_bits_reg[9][67] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[67]),
        .Q(\prog_cnfg_bits_reg[9]_6 [67]));
  FDCE \prog_cnfg_bits_reg[9][68] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[68]),
        .Q(\prog_cnfg_bits_reg[9]_6 [68]));
  FDCE \prog_cnfg_bits_reg[9][69] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[69]),
        .Q(\prog_cnfg_bits_reg[9]_6 [69]));
  FDCE \prog_cnfg_bits_reg[9][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\prog_cnfg_bits_reg[9]_6 [6]));
  FDCE \prog_cnfg_bits_reg[9][70] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[70]),
        .Q(\prog_cnfg_bits_reg[9]_6 [70]));
  FDCE \prog_cnfg_bits_reg[9][71] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[71]),
        .Q(\prog_cnfg_bits_reg[9]_6 [71]));
  FDCE \prog_cnfg_bits_reg[9][72] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[72]),
        .Q(\prog_cnfg_bits_reg[9]_6 [72]));
  FDCE \prog_cnfg_bits_reg[9][73] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[73]),
        .Q(\prog_cnfg_bits_reg[9]_6 [73]));
  FDCE \prog_cnfg_bits_reg[9][74] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[74]),
        .Q(\prog_cnfg_bits_reg[9]_6 [74]));
  FDCE \prog_cnfg_bits_reg[9][75] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[75]),
        .Q(\prog_cnfg_bits_reg[9]_6 [75]));
  FDCE \prog_cnfg_bits_reg[9][76] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[76]),
        .Q(\prog_cnfg_bits_reg[9]_6 [76]));
  FDCE \prog_cnfg_bits_reg[9][77] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[77]),
        .Q(\prog_cnfg_bits_reg[9]_6 [77]));
  FDCE \prog_cnfg_bits_reg[9][78] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[78]),
        .Q(\prog_cnfg_bits_reg[9]_6 [78]));
  FDCE \prog_cnfg_bits_reg[9][79] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[79]),
        .Q(\prog_cnfg_bits_reg[9]_6 [79]));
  FDCE \prog_cnfg_bits_reg[9][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\prog_cnfg_bits_reg[9]_6 [7]));
  FDCE \prog_cnfg_bits_reg[9][80] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[80]),
        .Q(\prog_cnfg_bits_reg[9]_6 [80]));
  FDCE \prog_cnfg_bits_reg[9][81] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[81]),
        .Q(\prog_cnfg_bits_reg[9]_6 [81]));
  FDCE \prog_cnfg_bits_reg[9][82] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[82]),
        .Q(\prog_cnfg_bits_reg[9]_6 [82]));
  FDCE \prog_cnfg_bits_reg[9][83] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[83]),
        .Q(\prog_cnfg_bits_reg[9]_6 [83]));
  FDCE \prog_cnfg_bits_reg[9][84] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[84]),
        .Q(\prog_cnfg_bits_reg[9]_6 [84]));
  FDCE \prog_cnfg_bits_reg[9][85] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[85]),
        .Q(\prog_cnfg_bits_reg[9]_6 [85]));
  FDCE \prog_cnfg_bits_reg[9][86] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[86]),
        .Q(\prog_cnfg_bits_reg[9]_6 [86]));
  FDCE \prog_cnfg_bits_reg[9][87] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[87]),
        .Q(\prog_cnfg_bits_reg[9]_6 [87]));
  FDCE \prog_cnfg_bits_reg[9][88] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[88]),
        .Q(\prog_cnfg_bits_reg[9]_6 [88]));
  FDCE \prog_cnfg_bits_reg[9][89] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[89]),
        .Q(\prog_cnfg_bits_reg[9]_6 [89]));
  FDCE \prog_cnfg_bits_reg[9][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\prog_cnfg_bits_reg[9]_6 [8]));
  FDCE \prog_cnfg_bits_reg[9][90] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[90]),
        .Q(\prog_cnfg_bits_reg[9]_6 [90]));
  FDCE \prog_cnfg_bits_reg[9][91] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[91]),
        .Q(\prog_cnfg_bits_reg[9]_6 [91]));
  FDCE \prog_cnfg_bits_reg[9][92] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[92]),
        .Q(\prog_cnfg_bits_reg[9]_6 [92]));
  FDCE \prog_cnfg_bits_reg[9][93] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[93]),
        .Q(\prog_cnfg_bits_reg[9]_6 [93]));
  FDCE \prog_cnfg_bits_reg[9][94] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[94]),
        .Q(\prog_cnfg_bits_reg[9]_6 [94]));
  FDCE \prog_cnfg_bits_reg[9][95] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[95]),
        .Q(\prog_cnfg_bits_reg[9]_6 [95]));
  FDCE \prog_cnfg_bits_reg[9][96] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[96]),
        .Q(\prog_cnfg_bits_reg[9]_6 [96]));
  FDCE \prog_cnfg_bits_reg[9][97] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[97]),
        .Q(\prog_cnfg_bits_reg[9]_6 [97]));
  FDCE \prog_cnfg_bits_reg[9][98] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[98]),
        .Q(\prog_cnfg_bits_reg[9]_6 [98]));
  FDCE \prog_cnfg_bits_reg[9][99] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[99]),
        .Q(\prog_cnfg_bits_reg[9]_6 [99]));
  FDCE \prog_cnfg_bits_reg[9][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_30),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\prog_cnfg_bits_reg[9]_6 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[0]_i_1 
       (.I0(\pw_loop_reg[0]_2 ),
        .I1(\pw_loop[0]_i_3_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[0]_i_4_n_0 ),
        .I4(\pw_loop[0]_i_5_n_0 ),
        .I5(\pw_loop[0]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[0]_i_10 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[0]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(set_rst_loop_reg_29),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[0]_i_11 
       (.I0(pw_set_start[0]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[0]),
        .O(set_rst_loop_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[0]_i_12 
       (.I0(next_pw_loop0[0]),
        .I1(\wl_loop_reg[5] ),
        .I2(\pw_loop[7]_i_26_0 [0]),
        .O(\pw_loop[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h470047000000FF00)) 
    \pw_loop[0]_i_13 
       (.I0(set_rst_loop_reg_29),
        .I1(\pw_loop_reg[0] ),
        .I2(\pw_loop[0]_i_19_n_0 ),
        .I3(\bsl_loop[4]_i_22_n_0 ),
        .I4(\pw_loop[0]_i_14_n_0 ),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[0]_i_14 
       (.I0(next_pw_loop0[0]),
        .I1(\pw_loop_reg[3] ),
        .I2(set_rst_loop_reg_29),
        .O(\pw_loop[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[0]_i_19 
       (.I0(next_pw_loop0[0]),
        .I1(set_rst_loop_reg_7),
        .I2(\pw_loop[7]_i_26_0 [0]),
        .O(\pw_loop[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [67]),
        .I1(\prog_cnfg_bits_reg[2]_13 [67]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [67]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [67]),
        .O(\pw_loop[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [67]),
        .I1(\prog_cnfg_bits_reg[6]_9 [67]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [67]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [67]),
        .O(\pw_loop[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [67]),
        .I1(\prog_cnfg_bits_reg[10]_5 [67]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [67]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [67]),
        .O(\pw_loop[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [67]),
        .I1(\prog_cnfg_bits_reg[14]_1 [67]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [67]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [67]),
        .O(\pw_loop[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [133]),
        .I1(\prog_cnfg_bits_reg[2]_13 [133]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [133]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [133]),
        .O(\pw_loop[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [133]),
        .I1(\prog_cnfg_bits_reg[6]_9 [133]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [133]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [133]),
        .O(\pw_loop[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [133]),
        .I1(\prog_cnfg_bits_reg[10]_5 [133]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [133]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [133]),
        .O(\pw_loop[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[0]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [133]),
        .I1(\prog_cnfg_bits_reg[14]_1 [133]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [133]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [133]),
        .O(\pw_loop[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[0]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop_reg[0]_3 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \pw_loop[0]_i_4 
       (.I0(\pw_loop[0]_i_10_n_0 ),
        .I1(set_rst_loop_reg_29),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop[0]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[0]_i_13_n_0 ),
        .O(\pw_loop[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[0]_i_5 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[0]_i_14_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop_reg[0]_3 ),
        .O(\pw_loop[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[0]_i_6 
       (.I0(pw_rst_start[0]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[0]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[1]_i_1 
       (.I0(\pw_loop_reg[1] ),
        .I1(\pw_loop[1]_i_3_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[1]_i_4_n_0 ),
        .I4(\pw_loop[1]_i_5_n_0 ),
        .I5(\pw_loop[1]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[1]_i_10 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[1]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(\pw_loop[1]_i_11_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[1]_i_11 
       (.I0(pw_set_start[1]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[1]),
        .O(\pw_loop[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \pw_loop[1]_i_12 
       (.I0(next_pw_loop0[1]),
        .I1(\wl_loop_reg[5] ),
        .I2(\pw_loop[7]_i_26_0 [1]),
        .O(\pw_loop[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44444444000CCC0C)) 
    \pw_loop[1]_i_13 
       (.I0(\pw_loop[1]_i_19_n_0 ),
        .I1(\bsl_loop[4]_i_22_n_0 ),
        .I2(\pw_loop[1]_i_11_n_0 ),
        .I3(\pw_loop_reg[3] ),
        .I4(next_pw_loop0[1]),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[1]_i_14 
       (.I0(next_pw_loop0[1]),
        .I1(\pw_loop_reg[3] ),
        .I2(\pw_loop[1]_i_11_n_0 ),
        .O(\pw_loop[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pw_loop[1]_i_19 
       (.I0(\pw_loop[1]_i_11_n_0 ),
        .I1(\pw_loop_reg[0] ),
        .I2(next_pw_loop0[1]),
        .I3(set_rst_loop_reg_7),
        .I4(\pw_loop[7]_i_26_0 [1]),
        .O(\pw_loop[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [68]),
        .I1(\prog_cnfg_bits_reg[2]_13 [68]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [68]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [68]),
        .O(\pw_loop[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [68]),
        .I1(\prog_cnfg_bits_reg[6]_9 [68]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [68]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [68]),
        .O(\pw_loop[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [68]),
        .I1(\prog_cnfg_bits_reg[10]_5 [68]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [68]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [68]),
        .O(\pw_loop[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [68]),
        .I1(\prog_cnfg_bits_reg[14]_1 [68]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [68]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [68]),
        .O(\pw_loop[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [134]),
        .I1(\prog_cnfg_bits_reg[2]_13 [134]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [134]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [134]),
        .O(\pw_loop[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [134]),
        .I1(\prog_cnfg_bits_reg[6]_9 [134]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [134]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [134]),
        .O(\pw_loop[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [134]),
        .I1(\prog_cnfg_bits_reg[10]_5 [134]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [134]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [134]),
        .O(\pw_loop[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[1]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [134]),
        .I1(\prog_cnfg_bits_reg[14]_1 [134]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [134]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [134]),
        .O(\pw_loop[1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[1]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop[1]_i_9_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAEFE)) 
    \pw_loop[1]_i_4 
       (.I0(\pw_loop[1]_i_10_n_0 ),
        .I1(\pw_loop[1]_i_11_n_0 ),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop[1]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[1]_i_13_n_0 ),
        .O(\pw_loop[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[1]_i_5 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[1]_i_14_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop[1]_i_9_n_0 ),
        .O(\pw_loop[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[1]_i_6 
       (.I0(pw_rst_start[1]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[1]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \pw_loop[1]_i_9 
       (.I0(\pw_loop[1]_i_11_n_0 ),
        .I1(\pw_loop[7]_i_26_0 [1]),
        .I2(\wl_loop_reg[3] ),
        .I3(next_pw_loop0[1]),
        .I4(\bsl_loop[4]_i_26_2 ),
        .O(\pw_loop[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[2]_i_1 
       (.I0(\pw_loop_reg[2] ),
        .I1(\pw_loop[2]_i_3_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[2]_i_4_n_0 ),
        .I4(\pw_loop[2]_i_5_n_0 ),
        .I5(\pw_loop[2]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[2]_i_10 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[2]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(set_rst_loop_reg_30),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[2]_i_11 
       (.I0(pw_set_start[2]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[2]),
        .O(set_rst_loop_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[2]_i_12 
       (.I0(next_pw_loop0[2]),
        .I1(\wl_loop_reg[5] ),
        .I2(\pw_loop[7]_i_26_0 [2]),
        .O(\pw_loop[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h470047000000FF00)) 
    \pw_loop[2]_i_13 
       (.I0(set_rst_loop_reg_30),
        .I1(\pw_loop_reg[0] ),
        .I2(\pw_loop[2]_i_19_n_0 ),
        .I3(\bsl_loop[4]_i_22_n_0 ),
        .I4(\pw_loop[2]_i_14_n_0 ),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[2]_i_14 
       (.I0(next_pw_loop0[2]),
        .I1(\pw_loop_reg[3] ),
        .I2(set_rst_loop_reg_30),
        .O(\pw_loop[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[2]_i_19 
       (.I0(next_pw_loop0[2]),
        .I1(set_rst_loop_reg_7),
        .I2(\pw_loop[7]_i_26_0 [2]),
        .O(\pw_loop[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [69]),
        .I1(\prog_cnfg_bits_reg[2]_13 [69]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [69]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [69]),
        .O(\pw_loop[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [69]),
        .I1(\prog_cnfg_bits_reg[6]_9 [69]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [69]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [69]),
        .O(\pw_loop[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [69]),
        .I1(\prog_cnfg_bits_reg[10]_5 [69]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [69]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [69]),
        .O(\pw_loop[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [69]),
        .I1(\prog_cnfg_bits_reg[14]_1 [69]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [69]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [69]),
        .O(\pw_loop[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [135]),
        .I1(\prog_cnfg_bits_reg[2]_13 [135]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [135]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [135]),
        .O(\pw_loop[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [135]),
        .I1(\prog_cnfg_bits_reg[6]_9 [135]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [135]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [135]),
        .O(\pw_loop[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [135]),
        .I1(\prog_cnfg_bits_reg[10]_5 [135]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [135]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [135]),
        .O(\pw_loop[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[2]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [135]),
        .I1(\prog_cnfg_bits_reg[14]_1 [135]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [135]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [135]),
        .O(\pw_loop[2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[2]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop_reg[2]_0 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \pw_loop[2]_i_4 
       (.I0(\pw_loop[2]_i_10_n_0 ),
        .I1(set_rst_loop_reg_30),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop[2]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[2]_i_13_n_0 ),
        .O(\pw_loop[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[2]_i_5 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[2]_i_14_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop_reg[2]_0 ),
        .O(\pw_loop[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[2]_i_6 
       (.I0(pw_rst_start[2]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[2]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[3]_i_1 
       (.I0(\pw_loop_reg[3]_0 ),
        .I1(\pw_loop[3]_i_3_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[3]_i_4_n_0 ),
        .I4(\pw_loop[3]_i_5_n_0 ),
        .I5(\pw_loop[3]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[3]_i_10 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[3]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(set_rst_loop_reg_31),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[3]_i_11 
       (.I0(pw_set_start[3]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[3]),
        .O(set_rst_loop_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[3]_i_12 
       (.I0(next_pw_loop0[3]),
        .I1(\wl_loop_reg[5] ),
        .I2(\pw_loop[7]_i_26_0 [3]),
        .O(\pw_loop[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44444444000CCC0C)) 
    \pw_loop[3]_i_13 
       (.I0(\pw_loop[3]_i_19_n_0 ),
        .I1(\bsl_loop[4]_i_22_n_0 ),
        .I2(set_rst_loop_reg_31),
        .I3(\pw_loop_reg[3] ),
        .I4(next_pw_loop0[3]),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[3]_i_14 
       (.I0(next_pw_loop0[3]),
        .I1(\pw_loop_reg[3] ),
        .I2(set_rst_loop_reg_31),
        .O(\pw_loop[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pw_loop[3]_i_19 
       (.I0(set_rst_loop_reg_31),
        .I1(\pw_loop_reg[0] ),
        .I2(next_pw_loop0[3]),
        .I3(set_rst_loop_reg_7),
        .I4(\pw_loop[7]_i_26_0 [3]),
        .O(\pw_loop[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [70]),
        .I1(\prog_cnfg_bits_reg[2]_13 [70]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [70]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [70]),
        .O(\pw_loop[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [70]),
        .I1(\prog_cnfg_bits_reg[6]_9 [70]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [70]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [70]),
        .O(\pw_loop[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [70]),
        .I1(\prog_cnfg_bits_reg[10]_5 [70]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [70]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [70]),
        .O(\pw_loop[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [70]),
        .I1(\prog_cnfg_bits_reg[14]_1 [70]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [70]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [70]),
        .O(\pw_loop[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [136]),
        .I1(\prog_cnfg_bits_reg[2]_13 [136]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [136]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [136]),
        .O(\pw_loop[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [136]),
        .I1(\prog_cnfg_bits_reg[6]_9 [136]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [136]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [136]),
        .O(\pw_loop[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [136]),
        .I1(\prog_cnfg_bits_reg[10]_5 [136]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [136]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [136]),
        .O(\pw_loop[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[3]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [136]),
        .I1(\prog_cnfg_bits_reg[14]_1 [136]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [136]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [136]),
        .O(\pw_loop[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[3]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop_reg[3]_1 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \pw_loop[3]_i_4 
       (.I0(\pw_loop[3]_i_10_n_0 ),
        .I1(set_rst_loop_reg_31),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop[3]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[3]_i_13_n_0 ),
        .O(\pw_loop[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[3]_i_5 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[3]_i_14_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop_reg[3]_1 ),
        .O(\pw_loop[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[3]_i_6 
       (.I0(pw_rst_start[3]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[3]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[4]_i_1 
       (.I0(\pw_loop_reg[4]_0 ),
        .I1(\pw_loop[4]_i_3_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[4]_i_4_n_0 ),
        .I4(\pw_loop[4]_i_5_n_0 ),
        .I5(\pw_loop[4]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[4]_i_10 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[4]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(set_rst_loop_reg_32),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[4]_i_11 
       (.I0(pw_set_start[4]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[4]),
        .O(set_rst_loop_reg_32));
  LUT6 #(
    .INIT(64'h44444444000CCC0C)) 
    \pw_loop[4]_i_13 
       (.I0(\pw_loop[4]_i_19_n_0 ),
        .I1(\bsl_loop[4]_i_22_n_0 ),
        .I2(set_rst_loop_reg_32),
        .I3(\pw_loop_reg[3] ),
        .I4(next_pw_loop0[4]),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[4]_i_14 
       (.I0(next_pw_loop0[4]),
        .I1(\pw_loop_reg[3] ),
        .I2(set_rst_loop_reg_32),
        .O(\pw_loop[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pw_loop[4]_i_19 
       (.I0(set_rst_loop_reg_32),
        .I1(\pw_loop_reg[0] ),
        .I2(next_pw_loop0[4]),
        .I3(set_rst_loop_reg_7),
        .I4(\pw_loop[7]_i_26_0 [4]),
        .O(\pw_loop[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [71]),
        .I1(\prog_cnfg_bits_reg[2]_13 [71]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [71]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [71]),
        .O(\pw_loop[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [71]),
        .I1(\prog_cnfg_bits_reg[6]_9 [71]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [71]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [71]),
        .O(\pw_loop[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [71]),
        .I1(\prog_cnfg_bits_reg[10]_5 [71]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [71]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [71]),
        .O(\pw_loop[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [71]),
        .I1(\prog_cnfg_bits_reg[14]_1 [71]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [71]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [71]),
        .O(\pw_loop[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [137]),
        .I1(\prog_cnfg_bits_reg[2]_13 [137]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [137]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [137]),
        .O(\pw_loop[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [137]),
        .I1(\prog_cnfg_bits_reg[6]_9 [137]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [137]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [137]),
        .O(\pw_loop[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [137]),
        .I1(\prog_cnfg_bits_reg[10]_5 [137]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [137]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [137]),
        .O(\pw_loop[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[4]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [137]),
        .I1(\prog_cnfg_bits_reg[14]_1 [137]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [137]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [137]),
        .O(\pw_loop[4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[4]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop_reg[4]_1 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \pw_loop[4]_i_4 
       (.I0(\pw_loop[4]_i_10_n_0 ),
        .I1(set_rst_loop_reg_32),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop_reg[4]_2 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[4]_i_13_n_0 ),
        .O(\pw_loop[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[4]_i_5 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[4]_i_14_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop_reg[4]_1 ),
        .O(\pw_loop[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[4]_i_6 
       (.I0(pw_rst_start[4]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[4]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[5]_i_1 
       (.I0(\pw_loop_reg[5]_0 ),
        .I1(\pw_loop[5]_i_3_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[5]_i_4_n_0 ),
        .I4(\pw_loop[5]_i_5_n_0 ),
        .I5(\pw_loop[5]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [5]));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[5]_i_10 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[5]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(\pw_loop[5]_i_11_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[5]_i_11 
       (.I0(pw_set_start[5]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[5]),
        .O(\pw_loop[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[5]_i_12 
       (.I0(next_pw_loop0[5]),
        .I1(\wl_loop_reg[5] ),
        .I2(\pw_loop[7]_i_26_0 [5]),
        .O(\pw_loop[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3A003A000000FF00)) 
    \pw_loop[5]_i_13 
       (.I0(\pw_loop[5]_i_19_n_0 ),
        .I1(\pw_loop[5]_i_11_n_0 ),
        .I2(\pw_loop_reg[0] ),
        .I3(\bsl_loop[4]_i_22_n_0 ),
        .I4(\pw_loop[5]_i_14_n_0 ),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[5]_i_14 
       (.I0(next_pw_loop0[5]),
        .I1(\pw_loop_reg[3] ),
        .I2(\pw_loop[5]_i_11_n_0 ),
        .O(\pw_loop[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \pw_loop[5]_i_19 
       (.I0(next_pw_loop0[5]),
        .I1(set_rst_loop_reg_7),
        .I2(\pw_loop[7]_i_26_0 [5]),
        .O(\pw_loop[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [72]),
        .I1(\prog_cnfg_bits_reg[2]_13 [72]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [72]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [72]),
        .O(\pw_loop[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [72]),
        .I1(\prog_cnfg_bits_reg[6]_9 [72]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [72]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [72]),
        .O(\pw_loop[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [72]),
        .I1(\prog_cnfg_bits_reg[10]_5 [72]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [72]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [72]),
        .O(\pw_loop[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [72]),
        .I1(\prog_cnfg_bits_reg[14]_1 [72]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [72]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [72]),
        .O(\pw_loop[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [138]),
        .I1(\prog_cnfg_bits_reg[2]_13 [138]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [138]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [138]),
        .O(\pw_loop[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [138]),
        .I1(\prog_cnfg_bits_reg[6]_9 [138]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [138]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [138]),
        .O(\pw_loop[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [138]),
        .I1(\prog_cnfg_bits_reg[10]_5 [138]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [138]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [138]),
        .O(\pw_loop[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[5]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [138]),
        .I1(\prog_cnfg_bits_reg[14]_1 [138]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [138]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [138]),
        .O(\pw_loop[5]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[5]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop[5]_i_9_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \pw_loop[5]_i_4 
       (.I0(\pw_loop[5]_i_10_n_0 ),
        .I1(\pw_loop[5]_i_11_n_0 ),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop[5]_i_12_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[5]_i_13_n_0 ),
        .O(\pw_loop[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[5]_i_5 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[5]_i_14_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop[5]_i_9_n_0 ),
        .O(\pw_loop[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[5]_i_6 
       (.I0(pw_rst_start[5]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[5]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \pw_loop[5]_i_9 
       (.I0(\pw_loop[5]_i_11_n_0 ),
        .I1(\pw_loop[7]_i_26_0 [5]),
        .I2(\wl_loop_reg[3] ),
        .I3(next_pw_loop0[5]),
        .I4(\bsl_loop[4]_i_26_2 ),
        .O(\pw_loop[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555510)) 
    \pw_loop[6]_i_1 
       (.I0(\pw_loop_reg[6]_1 ),
        .I1(\pw_loop[6]_i_3_n_0 ),
        .I2(\pw_loop[6]_i_4_n_0 ),
        .I3(\pw_loop[6]_i_5_n_0 ),
        .I4(\wl_loop_reg[1]_0 ),
        .I5(\pw_loop[6]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[6]_i_11 
       (.I0(next_pw_loop0[6]),
        .I1(\wl_loop[7]_i_16_0 ),
        .I2(set_rst_loop_reg_6),
        .O(\pw_loop[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \pw_loop[6]_i_12 
       (.I0(\pw_loop_reg[0] ),
        .I1(\pw_loop[6]_i_20_n_0 ),
        .I2(\bsl_loop[4]_i_23_n_0 ),
        .I3(next_pw_loop0[6]),
        .I4(\pw_loop_reg[3] ),
        .I5(set_rst_loop_reg_6),
        .O(\pw_loop[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[6]_i_13 
       (.I0(pw_set_start[6]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[6]),
        .O(set_rst_loop_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[6]_i_20 
       (.I0(next_pw_loop0[6]),
        .I1(set_rst_loop_reg_7),
        .I2(\pw_loop[7]_i_26_0 [6]),
        .O(\pw_loop[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_25 
       (.I0(\prog_cnfg_bits_reg[3]_12 [73]),
        .I1(\prog_cnfg_bits_reg[2]_13 [73]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [73]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [73]),
        .O(\pw_loop[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_26 
       (.I0(\prog_cnfg_bits_reg[7]_8 [73]),
        .I1(\prog_cnfg_bits_reg[6]_9 [73]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [73]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [73]),
        .O(\pw_loop[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_27 
       (.I0(\prog_cnfg_bits_reg[11]_4 [73]),
        .I1(\prog_cnfg_bits_reg[10]_5 [73]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [73]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [73]),
        .O(\pw_loop[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_28 
       (.I0(\prog_cnfg_bits_reg[15]_0 [73]),
        .I1(\prog_cnfg_bits_reg[14]_1 [73]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [73]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [73]),
        .O(\pw_loop[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_29 
       (.I0(\prog_cnfg_bits_reg[3]_12 [139]),
        .I1(\prog_cnfg_bits_reg[2]_13 [139]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [139]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [139]),
        .O(\pw_loop[6]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[6]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop_reg[6]_0 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_30 
       (.I0(\prog_cnfg_bits_reg[7]_8 [139]),
        .I1(\prog_cnfg_bits_reg[6]_9 [139]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [139]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [139]),
        .O(\pw_loop[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_31 
       (.I0(\prog_cnfg_bits_reg[11]_4 [139]),
        .I1(\prog_cnfg_bits_reg[10]_5 [139]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [139]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [139]),
        .O(\pw_loop[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_32 
       (.I0(\prog_cnfg_bits_reg[15]_0 [139]),
        .I1(\prog_cnfg_bits_reg[14]_1 [139]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [139]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [139]),
        .O(\pw_loop[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \pw_loop[6]_i_4 
       (.I0(set_rst_loop_reg),
        .I1(\pw_loop_reg[6]_2 ),
        .I2(\bsl_loop[4]_i_23_n_0 ),
        .I3(\pw_loop[6]_i_11_n_0 ),
        .I4(\bsl_loop[4]_i_22_n_0 ),
        .I5(\pw_loop[6]_i_12_n_0 ),
        .O(\pw_loop[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_47 
       (.I0(\prog_cnfg_bits_reg[3]_12 [90]),
        .I1(\prog_cnfg_bits_reg[2]_13 [90]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [90]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [90]),
        .O(\pw_loop[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_48 
       (.I0(\prog_cnfg_bits_reg[7]_8 [90]),
        .I1(\prog_cnfg_bits_reg[6]_9 [90]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [90]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [90]),
        .O(\pw_loop[6]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_49 
       (.I0(\prog_cnfg_bits_reg[11]_4 [90]),
        .I1(\prog_cnfg_bits_reg[10]_5 [90]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [90]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [90]),
        .O(\pw_loop[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \pw_loop[6]_i_5 
       (.I0(\pw_loop_reg[6]_0 ),
        .I1(set_rst_loop_reg),
        .I2(set_rst_loop_reg_6),
        .I3(\pw_loop_reg[3] ),
        .I4(next_pw_loop0[6]),
        .I5(set_rst_loop_reg_1),
        .O(\pw_loop[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_50 
       (.I0(\prog_cnfg_bits_reg[15]_0 [90]),
        .I1(\prog_cnfg_bits_reg[14]_1 [90]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [90]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [90]),
        .O(\pw_loop[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_53 
       (.I0(\prog_cnfg_bits_reg[3]_12 [89]),
        .I1(\prog_cnfg_bits_reg[2]_13 [89]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [89]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [89]),
        .O(\pw_loop[6]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_54 
       (.I0(\prog_cnfg_bits_reg[7]_8 [89]),
        .I1(\prog_cnfg_bits_reg[6]_9 [89]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [89]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [89]),
        .O(\pw_loop[6]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_55 
       (.I0(\prog_cnfg_bits_reg[11]_4 [89]),
        .I1(\prog_cnfg_bits_reg[10]_5 [89]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [89]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [89]),
        .O(\pw_loop[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_56 
       (.I0(\prog_cnfg_bits_reg[15]_0 [89]),
        .I1(\prog_cnfg_bits_reg[14]_1 [89]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [89]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [89]),
        .O(\pw_loop[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_59 
       (.I0(\prog_cnfg_bits_reg[3]_12 [88]),
        .I1(\prog_cnfg_bits_reg[2]_13 [88]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [88]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [88]),
        .O(\pw_loop[6]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[6]_i_6 
       (.I0(pw_rst_start[6]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[6]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_60 
       (.I0(\prog_cnfg_bits_reg[7]_8 [88]),
        .I1(\prog_cnfg_bits_reg[6]_9 [88]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [88]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [88]),
        .O(\pw_loop[6]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_61 
       (.I0(\prog_cnfg_bits_reg[11]_4 [88]),
        .I1(\prog_cnfg_bits_reg[10]_5 [88]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [88]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [88]),
        .O(\pw_loop[6]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_62 
       (.I0(\prog_cnfg_bits_reg[15]_0 [88]),
        .I1(\prog_cnfg_bits_reg[14]_1 [88]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [88]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [88]),
        .O(\pw_loop[6]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_65 
       (.I0(\prog_cnfg_bits_reg[3]_12 [87]),
        .I1(\prog_cnfg_bits_reg[2]_13 [87]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [87]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [87]),
        .O(\pw_loop[6]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_66 
       (.I0(\prog_cnfg_bits_reg[7]_8 [87]),
        .I1(\prog_cnfg_bits_reg[6]_9 [87]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [87]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [87]),
        .O(\pw_loop[6]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_67 
       (.I0(\prog_cnfg_bits_reg[11]_4 [87]),
        .I1(\prog_cnfg_bits_reg[10]_5 [87]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [87]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [87]),
        .O(\pw_loop[6]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_68 
       (.I0(\prog_cnfg_bits_reg[15]_0 [87]),
        .I1(\prog_cnfg_bits_reg[14]_1 [87]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [87]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [87]),
        .O(\pw_loop[6]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_69 
       (.I0(\prog_cnfg_bits_reg[3]_12 [156]),
        .I1(\prog_cnfg_bits_reg[2]_13 [156]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [156]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [156]),
        .O(\pw_loop[6]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_70 
       (.I0(\prog_cnfg_bits_reg[7]_8 [156]),
        .I1(\prog_cnfg_bits_reg[6]_9 [156]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [156]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [156]),
        .O(\pw_loop[6]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_71 
       (.I0(\prog_cnfg_bits_reg[11]_4 [156]),
        .I1(\prog_cnfg_bits_reg[10]_5 [156]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [156]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [156]),
        .O(\pw_loop[6]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_72 
       (.I0(\prog_cnfg_bits_reg[15]_0 [156]),
        .I1(\prog_cnfg_bits_reg[14]_1 [156]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [156]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [156]),
        .O(\pw_loop[6]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_73 
       (.I0(\prog_cnfg_bits_reg[3]_12 [155]),
        .I1(\prog_cnfg_bits_reg[2]_13 [155]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [155]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [155]),
        .O(\pw_loop[6]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_74 
       (.I0(\prog_cnfg_bits_reg[7]_8 [155]),
        .I1(\prog_cnfg_bits_reg[6]_9 [155]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [155]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [155]),
        .O(\pw_loop[6]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_75 
       (.I0(\prog_cnfg_bits_reg[11]_4 [155]),
        .I1(\prog_cnfg_bits_reg[10]_5 [155]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [155]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [155]),
        .O(\pw_loop[6]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_76 
       (.I0(\prog_cnfg_bits_reg[15]_0 [155]),
        .I1(\prog_cnfg_bits_reg[14]_1 [155]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [155]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [155]),
        .O(\pw_loop[6]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_77 
       (.I0(\prog_cnfg_bits_reg[3]_12 [154]),
        .I1(\prog_cnfg_bits_reg[2]_13 [154]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [154]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [154]),
        .O(\pw_loop[6]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_78 
       (.I0(\prog_cnfg_bits_reg[7]_8 [154]),
        .I1(\prog_cnfg_bits_reg[6]_9 [154]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [154]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [154]),
        .O(\pw_loop[6]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_79 
       (.I0(\prog_cnfg_bits_reg[11]_4 [154]),
        .I1(\prog_cnfg_bits_reg[10]_5 [154]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [154]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [154]),
        .O(\pw_loop[6]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_80 
       (.I0(\prog_cnfg_bits_reg[15]_0 [154]),
        .I1(\prog_cnfg_bits_reg[14]_1 [154]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [154]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [154]),
        .O(\pw_loop[6]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_81 
       (.I0(\prog_cnfg_bits_reg[3]_12 [153]),
        .I1(\prog_cnfg_bits_reg[2]_13 [153]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [153]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [153]),
        .O(\pw_loop[6]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_82 
       (.I0(\prog_cnfg_bits_reg[7]_8 [153]),
        .I1(\prog_cnfg_bits_reg[6]_9 [153]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [153]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [153]),
        .O(\pw_loop[6]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_83 
       (.I0(\prog_cnfg_bits_reg[11]_4 [153]),
        .I1(\prog_cnfg_bits_reg[10]_5 [153]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [153]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [153]),
        .O(\pw_loop[6]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[6]_i_84 
       (.I0(\prog_cnfg_bits_reg[15]_0 [153]),
        .I1(\prog_cnfg_bits_reg[14]_1 [153]),
        .I2(\bsl_loop_reg[4]_i_226_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [153]),
        .I4(\bsl_loop_reg[4]_i_226_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [153]),
        .O(\pw_loop[6]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \pw_loop[7]_i_10 
       (.I0(\pw_loop[7]_i_22_n_0 ),
        .I1(\pw_loop[7]_i_23_n_0 ),
        .I2(\pw_loop[7]_i_24_n_0 ),
        .I3(\pw_loop_reg[7]_1 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .I5(\pw_loop[7]_i_26_n_0 ),
        .O(\pw_loop[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \pw_loop[7]_i_11 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\pw_loop[7]_i_27_n_0 ),
        .I3(set_rst_loop_reg),
        .I4(\pw_loop[7]_i_21_n_0 ),
        .O(\pw_loop[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pw_loop[7]_i_12 
       (.I0(pw_rst_start[7]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(pw_set_start[7]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\pw_loop[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \pw_loop[7]_i_14 
       (.I0(next_wl_loop0[2]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_14),
        .I3(\wl_loop[6]_i_12_n_0 ),
        .I4(\wl_loop[5]_i_12_n_0 ),
        .I5(\wl_loop[0]_i_10_n_0 ),
        .O(\pw_loop[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \pw_loop[7]_i_15 
       (.I0(\pw_loop[7]_i_58_0 ),
        .I1(\bsl_loop[4]_i_152 ),
        .I2(next_wl_loop0[3]),
        .I3(next_wl_loop0[0]),
        .I4(next_wl_loop0[2]),
        .I5(next_wl_loop0[1]),
        .O(\wl_loop_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \pw_loop[7]_i_16 
       (.I0(\pw_loop[7]_i_38_n_0 ),
        .I1(\pw_loop_reg[0]_1 [3]),
        .I2(set_rst_loop_reg_35),
        .I3(\pw_loop[7]_i_40_n_0 ),
        .I4(\pw_loop_reg[0]_1 [4]),
        .O(\bsl_loop_reg[3] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \pw_loop[7]_i_17 
       (.I0(\bsl_loop[3]_i_8_n_0 ),
        .I1(\bsl_loop[1]_i_16_n_0 ),
        .I2(\pw_loop[7]_i_18_0 ),
        .I3(\bsl_loop[2]_i_14_n_0 ),
        .O(\pw_loop[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \pw_loop[7]_i_18 
       (.I0(\pw_loop[7]_i_41_n_0 ),
        .I1(set_rst_loop_reg_19),
        .I2(\bsl_loop[3]_i_8_n_0 ),
        .O(\pw_loop[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \pw_loop[7]_i_2 
       (.I0(\pw_loop_reg[7]_0 ),
        .I1(\pw_loop[7]_i_8_n_0 ),
        .I2(set_rst_loop_reg),
        .I3(\pw_loop[7]_i_10_n_0 ),
        .I4(\pw_loop[7]_i_11_n_0 ),
        .I5(\pw_loop[7]_i_12_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep_0 [7]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \pw_loop[7]_i_21 
       (.I0(\pw_loop[7]_i_23_n_0 ),
        .I1(\pw_loop[7]_i_26_0 [7]),
        .I2(\wl_loop_reg[3] ),
        .I3(next_pw_loop0[7]),
        .I4(\bsl_loop[4]_i_26_2 ),
        .O(\pw_loop[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \pw_loop[7]_i_22 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(next_pw_loop0[7]),
        .I2(\wl_loop[7]_i_16_0 ),
        .I3(\pw_loop[7]_i_23_n_0 ),
        .I4(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[7]_i_23 
       (.I0(pw_set_start[7]),
        .I1(set_rst_loop),
        .I2(pw_rst_start[7]),
        .O(\pw_loop[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555545555)) 
    \pw_loop[7]_i_24 
       (.I0(\pw_loop_reg[7] ),
        .I1(\attempts_counter[7]_i_4_2 ),
        .I2(\attempts_counter[7]_i_4_3 ),
        .I3(\pw_loop[0]_i_12_n_0 ),
        .I4(\pw_loop[1]_i_12_n_0 ),
        .I5(\attempts_counter[7]_i_4_0 ),
        .O(\pw_loop[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h470047000000FF00)) 
    \pw_loop[7]_i_26 
       (.I0(\pw_loop[7]_i_23_n_0 ),
        .I1(\pw_loop_reg[0] ),
        .I2(\pw_loop[7]_i_50_n_0 ),
        .I3(\bsl_loop[4]_i_22_n_0 ),
        .I4(\pw_loop[7]_i_27_n_0 ),
        .I5(\bsl_loop[4]_i_23_n_0 ),
        .O(\pw_loop[7]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[7]_i_27 
       (.I0(next_pw_loop0[7]),
        .I1(\pw_loop_reg[3] ),
        .I2(\pw_loop[7]_i_23_n_0 ),
        .O(\pw_loop[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_28 
       (.I0(\wl_loop[7]_i_16_n_0 ),
        .I1(set_rst_loop_reg_11),
        .I2(\wl_loop[6]_i_12_n_0 ),
        .I3(set_rst_loop_reg_33),
        .O(\pw_loop[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_29 
       (.I0(\wl_loop[5]_i_12_n_0 ),
        .I1(set_rst_loop_reg_20),
        .I2(\wl_loop[4]_i_10_n_0 ),
        .I3(set_rst_loop_reg_21),
        .O(\pw_loop[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \pw_loop[7]_i_3 
       (.I0(\u_fsm/attempts_counter_incr_en126_in ),
        .I1(\pw_loop[7]_i_14_n_0 ),
        .I2(\wl_loop[1]_i_12_n_0 ),
        .I3(\wl_loop[4]_i_10_n_0 ),
        .I4(\wl_loop[3]_i_8_n_0 ),
        .I5(\wl_loop[7]_i_16_n_0 ),
        .O(\wl_loop[7]_i_16_0 ));
  LUT6 #(
    .INIT(64'h0000FF00B800FFB8)) 
    \pw_loop[7]_i_30 
       (.I0(next_wl_loop0[2]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_14),
        .I3(\wl_loop[3]_i_8_n_0 ),
        .I4(set_rst_loop_reg_15),
        .I5(set_rst_loop_reg_16),
        .O(\pw_loop[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_31 
       (.I0(\wl_loop[1]_i_12_n_0 ),
        .I1(set_rst_loop_reg_12),
        .I2(\wl_loop[0]_i_10_n_0 ),
        .I3(set_rst_loop_reg_13),
        .O(\pw_loop[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_32 
       (.I0(set_rst_loop_reg_11),
        .I1(\wl_loop[7]_i_16_n_0 ),
        .I2(set_rst_loop_reg_33),
        .I3(\wl_loop[6]_i_12_n_0 ),
        .O(\pw_loop[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_33 
       (.I0(set_rst_loop_reg_20),
        .I1(\wl_loop[5]_i_12_n_0 ),
        .I2(set_rst_loop_reg_21),
        .I3(\wl_loop[4]_i_10_n_0 ),
        .O(\pw_loop[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \pw_loop[7]_i_34 
       (.I0(next_wl_loop0[2]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_14),
        .I3(set_rst_loop_reg_15),
        .I4(\wl_loop[3]_i_8_n_0 ),
        .I5(set_rst_loop_reg_16),
        .O(\pw_loop[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_35 
       (.I0(set_rst_loop_reg_12),
        .I1(\wl_loop[1]_i_12_n_0 ),
        .I2(set_rst_loop_reg_13),
        .I3(\wl_loop[0]_i_10_n_0 ),
        .O(\pw_loop[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00151555557F7FFF)) 
    \pw_loop[7]_i_38 
       (.I0(set_rst_loop_reg_37),
        .I1(set_rst_loop_reg_36),
        .I2(\pw_loop_reg[0]_1 [0]),
        .I3(\pw_loop_reg[0]_1 [1]),
        .I4(\bsl_loop[2]_i_20_n_0 ),
        .I5(\pw_loop_reg[0]_1 [2]),
        .O(\pw_loop[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_39 
       (.I0(\pw_loop_reg[7]_i_59_n_0 ),
        .I1(\pw_loop_reg[7]_i_60_n_0 ),
        .I2(set_rst_loop),
        .I3(\pw_loop_reg[7]_i_61_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\pw_loop_reg[7]_i_62_n_0 ),
        .O(set_rst_loop_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pw_loop[7]_i_4 
       (.I0(\bsl_loop[4]_i_23_n_0 ),
        .I1(\bsl_loop[4]_i_22_n_0 ),
        .O(set_rst_loop_reg_10));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \pw_loop[7]_i_40 
       (.I0(\pw_loop_reg[7]_i_63_n_0 ),
        .I1(\pw_loop_reg[7]_i_64_n_0 ),
        .I2(set_rst_loop),
        .I3(\pw_loop_reg[7]_i_65_n_0 ),
        .I4(\bsl_loop_reg[1]_0 ),
        .I5(\pw_loop_reg[7]_i_66_n_0 ),
        .O(\pw_loop[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h4D44DD4DDD4DDD4D)) 
    \pw_loop[7]_i_41 
       (.I0(\bsl_loop[4]_i_147_n_0 ),
        .I1(\bsl_loop[2]_i_14_n_0 ),
        .I2(\bsl_loop[4]_i_150_n_0 ),
        .I3(\bsl_loop[1]_i_16_n_0 ),
        .I4(\bsl_loop[4]_i_148_n_0 ),
        .I5(\pw_loop[7]_i_18_0 ),
        .O(\pw_loop[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \pw_loop[7]_i_48 
       (.I0(\pw_loop[7]_i_75_n_0 ),
        .I1(next_wl_loop0[5]),
        .I2(set_rst_loop_reg_7),
        .I3(Q[5]),
        .I4(\pw_loop[7]_i_76_n_0 ),
        .I5(\pw_loop[7]_i_77_n_0 ),
        .O(\wl_loop_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pw_loop[7]_i_50 
       (.I0(next_pw_loop0[7]),
        .I1(set_rst_loop_reg_7),
        .I2(\pw_loop[7]_i_26_0 [7]),
        .O(\pw_loop[7]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_51 
       (.I0(next_wl_loop0[7]),
        .I1(set_rst_loop_reg_11),
        .I2(next_wl_loop0[6]),
        .I3(set_rst_loop_reg_33),
        .O(\pw_loop[7]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_52 
       (.I0(next_wl_loop0[5]),
        .I1(set_rst_loop_reg_20),
        .I2(next_wl_loop0[4]),
        .I3(set_rst_loop_reg_21),
        .O(\pw_loop[7]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_53 
       (.I0(next_wl_loop0[3]),
        .I1(set_rst_loop_reg_15),
        .I2(next_wl_loop0[2]),
        .I3(set_rst_loop_reg_16),
        .O(\pw_loop[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \pw_loop[7]_i_54 
       (.I0(next_wl_loop0[1]),
        .I1(set_rst_loop_reg_12),
        .I2(next_wl_loop0[0]),
        .I3(set_rst_loop_reg_13),
        .O(\pw_loop[7]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_55 
       (.I0(set_rst_loop_reg_11),
        .I1(next_wl_loop0[7]),
        .I2(set_rst_loop_reg_33),
        .I3(next_wl_loop0[6]),
        .O(\pw_loop[7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_56 
       (.I0(set_rst_loop_reg_20),
        .I1(next_wl_loop0[5]),
        .I2(set_rst_loop_reg_21),
        .I3(next_wl_loop0[4]),
        .O(\pw_loop[7]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_57 
       (.I0(set_rst_loop_reg_15),
        .I1(next_wl_loop0[3]),
        .I2(set_rst_loop_reg_16),
        .I3(next_wl_loop0[2]),
        .O(\pw_loop[7]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pw_loop[7]_i_58 
       (.I0(set_rst_loop_reg_12),
        .I1(next_wl_loop0[1]),
        .I2(set_rst_loop_reg_13),
        .I3(next_wl_loop0[0]),
        .O(\pw_loop[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h00470000B8FF0047)) 
    \pw_loop[7]_i_6 
       (.I0(\pw_loop_reg[0]_1 [4]),
        .I1(\wl_loop_reg[3] ),
        .I2(\bsl_loop_reg[3] ),
        .I3(\pw_loop[7]_i_17_n_0 ),
        .I4(set_rst_loop_reg_18),
        .I5(\pw_loop[7]_i_18_n_0 ),
        .O(\bsl_loop_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_67 
       (.I0(\prog_cnfg_bits_reg[3]_12 [74]),
        .I1(\prog_cnfg_bits_reg[2]_13 [74]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [74]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [74]),
        .O(\pw_loop[7]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_68 
       (.I0(\prog_cnfg_bits_reg[7]_8 [74]),
        .I1(\prog_cnfg_bits_reg[6]_9 [74]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [74]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [74]),
        .O(\pw_loop[7]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_69 
       (.I0(\prog_cnfg_bits_reg[11]_4 [74]),
        .I1(\prog_cnfg_bits_reg[10]_5 [74]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [74]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [74]),
        .O(\pw_loop[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_70 
       (.I0(\prog_cnfg_bits_reg[15]_0 [74]),
        .I1(\prog_cnfg_bits_reg[14]_1 [74]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [74]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [74]),
        .O(\pw_loop[7]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_71 
       (.I0(\prog_cnfg_bits_reg[3]_12 [140]),
        .I1(\prog_cnfg_bits_reg[2]_13 [140]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [140]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [140]),
        .O(\pw_loop[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_72 
       (.I0(\prog_cnfg_bits_reg[7]_8 [140]),
        .I1(\prog_cnfg_bits_reg[6]_9 [140]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [140]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [140]),
        .O(\pw_loop[7]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_73 
       (.I0(\prog_cnfg_bits_reg[11]_4 [140]),
        .I1(\prog_cnfg_bits_reg[10]_5 [140]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [140]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [140]),
        .O(\pw_loop[7]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_74 
       (.I0(\prog_cnfg_bits_reg[15]_0 [140]),
        .I1(\prog_cnfg_bits_reg[14]_1 [140]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [140]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [140]),
        .O(\pw_loop[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAAEA220AAA2A)) 
    \pw_loop[7]_i_75 
       (.I0(next_wl_loop0[4]),
        .I1(\wl_loop[7]_i_82_n_0 ),
        .I2(\pw_loop[7]_i_48_0 ),
        .I3(\bsl_loop_reg[3] ),
        .I4(set_rst_loop_reg_18),
        .I5(Q[4]),
        .O(\pw_loop[7]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAAEA220AAA2A)) 
    \pw_loop[7]_i_76 
       (.I0(next_wl_loop0[6]),
        .I1(\wl_loop[7]_i_82_n_0 ),
        .I2(\pw_loop[7]_i_48_0 ),
        .I3(\bsl_loop_reg[3] ),
        .I4(set_rst_loop_reg_18),
        .I5(Q[6]),
        .O(\pw_loop[7]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAAEA220AAA2A)) 
    \pw_loop[7]_i_77 
       (.I0(next_wl_loop0[7]),
        .I1(\wl_loop[7]_i_82_n_0 ),
        .I2(\pw_loop[7]_i_48_0 ),
        .I3(\bsl_loop_reg[3] ),
        .I4(set_rst_loop_reg_18),
        .I5(Q[7]),
        .O(\pw_loop[7]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_78 
       (.I0(\prog_cnfg_bits_reg[11]_4 [41]),
        .I1(\prog_cnfg_bits_reg[10]_5 [41]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [41]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [41]),
        .O(\pw_loop[7]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_79 
       (.I0(\prog_cnfg_bits_reg[15]_0 [41]),
        .I1(\prog_cnfg_bits_reg[14]_1 [41]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [41]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [41]),
        .O(\pw_loop[7]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \pw_loop[7]_i_8 
       (.I0(set_rst_loop_reg_1),
        .I1(\pw_loop[7]_i_21_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\pw_loop[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_80 
       (.I0(\prog_cnfg_bits_reg[3]_12 [41]),
        .I1(\prog_cnfg_bits_reg[2]_13 [41]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [41]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [41]),
        .O(\pw_loop[7]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_81 
       (.I0(\prog_cnfg_bits_reg[7]_8 [41]),
        .I1(\prog_cnfg_bits_reg[6]_9 [41]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [41]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [41]),
        .O(\pw_loop[7]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_82 
       (.I0(\prog_cnfg_bits_reg[11]_4 [107]),
        .I1(\prog_cnfg_bits_reg[10]_5 [107]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [107]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [107]),
        .O(\pw_loop[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_83 
       (.I0(\prog_cnfg_bits_reg[15]_0 [107]),
        .I1(\prog_cnfg_bits_reg[14]_1 [107]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [107]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [107]),
        .O(\pw_loop[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_84 
       (.I0(\prog_cnfg_bits_reg[3]_12 [107]),
        .I1(\prog_cnfg_bits_reg[2]_13 [107]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [107]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [107]),
        .O(\pw_loop[7]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_85 
       (.I0(\prog_cnfg_bits_reg[7]_8 [107]),
        .I1(\prog_cnfg_bits_reg[6]_9 [107]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [107]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [107]),
        .O(\pw_loop[7]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_86 
       (.I0(\prog_cnfg_bits_reg[11]_4 [42]),
        .I1(\prog_cnfg_bits_reg[10]_5 [42]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [42]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [42]),
        .O(\pw_loop[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_87 
       (.I0(\prog_cnfg_bits_reg[15]_0 [42]),
        .I1(\prog_cnfg_bits_reg[14]_1 [42]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [42]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [42]),
        .O(\pw_loop[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_88 
       (.I0(\prog_cnfg_bits_reg[3]_12 [42]),
        .I1(\prog_cnfg_bits_reg[2]_13 [42]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [42]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [42]),
        .O(\pw_loop[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_89 
       (.I0(\prog_cnfg_bits_reg[7]_8 [42]),
        .I1(\prog_cnfg_bits_reg[6]_9 [42]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [42]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [42]),
        .O(\pw_loop[7]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pw_loop[7]_i_9 
       (.I0(set_rst_loop_reg_17),
        .I1(set_rst_loop_reg_10),
        .O(set_rst_loop_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_90 
       (.I0(\prog_cnfg_bits_reg[11]_4 [108]),
        .I1(\prog_cnfg_bits_reg[10]_5 [108]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [108]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [108]),
        .O(\pw_loop[7]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_91 
       (.I0(\prog_cnfg_bits_reg[15]_0 [108]),
        .I1(\prog_cnfg_bits_reg[14]_1 [108]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [108]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [108]),
        .O(\pw_loop[7]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_92 
       (.I0(\prog_cnfg_bits_reg[3]_12 [108]),
        .I1(\prog_cnfg_bits_reg[2]_13 [108]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [108]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [108]),
        .O(\pw_loop[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pw_loop[7]_i_93 
       (.I0(\prog_cnfg_bits_reg[7]_8 [108]),
        .I1(\prog_cnfg_bits_reg[6]_9 [108]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [108]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [108]),
        .O(\pw_loop[7]_i_93_n_0 ));
  MUXF7 \pw_loop_reg[0]_i_15 
       (.I0(\pw_loop[0]_i_20_n_0 ),
        .I1(\pw_loop[0]_i_21_n_0 ),
        .O(\pw_loop_reg[0]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[0]_i_16 
       (.I0(\pw_loop[0]_i_22_n_0 ),
        .I1(\pw_loop[0]_i_23_n_0 ),
        .O(\pw_loop_reg[0]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[0]_i_17 
       (.I0(\pw_loop[0]_i_24_n_0 ),
        .I1(\pw_loop[0]_i_25_n_0 ),
        .O(\pw_loop_reg[0]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[0]_i_18 
       (.I0(\pw_loop[0]_i_26_n_0 ),
        .I1(\pw_loop[0]_i_27_n_0 ),
        .O(\pw_loop_reg[0]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \pw_loop_reg[0]_i_7 
       (.I0(\pw_loop_reg[0]_i_15_n_0 ),
        .I1(\pw_loop_reg[0]_i_16_n_0 ),
        .O(pw_set_start[0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[0]_i_8 
       (.I0(\pw_loop_reg[0]_i_17_n_0 ),
        .I1(\pw_loop_reg[0]_i_18_n_0 ),
        .O(pw_rst_start[0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[1]_i_15 
       (.I0(\pw_loop[1]_i_20_n_0 ),
        .I1(\pw_loop[1]_i_21_n_0 ),
        .O(\pw_loop_reg[1]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[1]_i_16 
       (.I0(\pw_loop[1]_i_22_n_0 ),
        .I1(\pw_loop[1]_i_23_n_0 ),
        .O(\pw_loop_reg[1]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[1]_i_17 
       (.I0(\pw_loop[1]_i_24_n_0 ),
        .I1(\pw_loop[1]_i_25_n_0 ),
        .O(\pw_loop_reg[1]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[1]_i_18 
       (.I0(\pw_loop[1]_i_26_n_0 ),
        .I1(\pw_loop[1]_i_27_n_0 ),
        .O(\pw_loop_reg[1]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \pw_loop_reg[1]_i_7 
       (.I0(\pw_loop_reg[1]_i_15_n_0 ),
        .I1(\pw_loop_reg[1]_i_16_n_0 ),
        .O(pw_set_start[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[1]_i_8 
       (.I0(\pw_loop_reg[1]_i_17_n_0 ),
        .I1(\pw_loop_reg[1]_i_18_n_0 ),
        .O(pw_rst_start[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[2]_i_15 
       (.I0(\pw_loop[2]_i_20_n_0 ),
        .I1(\pw_loop[2]_i_21_n_0 ),
        .O(\pw_loop_reg[2]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[2]_i_16 
       (.I0(\pw_loop[2]_i_22_n_0 ),
        .I1(\pw_loop[2]_i_23_n_0 ),
        .O(\pw_loop_reg[2]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[2]_i_17 
       (.I0(\pw_loop[2]_i_24_n_0 ),
        .I1(\pw_loop[2]_i_25_n_0 ),
        .O(\pw_loop_reg[2]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[2]_i_18 
       (.I0(\pw_loop[2]_i_26_n_0 ),
        .I1(\pw_loop[2]_i_27_n_0 ),
        .O(\pw_loop_reg[2]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \pw_loop_reg[2]_i_7 
       (.I0(\pw_loop_reg[2]_i_15_n_0 ),
        .I1(\pw_loop_reg[2]_i_16_n_0 ),
        .O(pw_set_start[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[2]_i_8 
       (.I0(\pw_loop_reg[2]_i_17_n_0 ),
        .I1(\pw_loop_reg[2]_i_18_n_0 ),
        .O(pw_rst_start[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[3]_i_15 
       (.I0(\pw_loop[3]_i_20_n_0 ),
        .I1(\pw_loop[3]_i_21_n_0 ),
        .O(\pw_loop_reg[3]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[3]_i_16 
       (.I0(\pw_loop[3]_i_22_n_0 ),
        .I1(\pw_loop[3]_i_23_n_0 ),
        .O(\pw_loop_reg[3]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[3]_i_17 
       (.I0(\pw_loop[3]_i_24_n_0 ),
        .I1(\pw_loop[3]_i_25_n_0 ),
        .O(\pw_loop_reg[3]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[3]_i_18 
       (.I0(\pw_loop[3]_i_26_n_0 ),
        .I1(\pw_loop[3]_i_27_n_0 ),
        .O(\pw_loop_reg[3]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \pw_loop_reg[3]_i_7 
       (.I0(\pw_loop_reg[3]_i_15_n_0 ),
        .I1(\pw_loop_reg[3]_i_16_n_0 ),
        .O(pw_set_start[3]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[3]_i_8 
       (.I0(\pw_loop_reg[3]_i_17_n_0 ),
        .I1(\pw_loop_reg[3]_i_18_n_0 ),
        .O(pw_rst_start[3]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[4]_i_15 
       (.I0(\pw_loop[4]_i_20_n_0 ),
        .I1(\pw_loop[4]_i_21_n_0 ),
        .O(\pw_loop_reg[4]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[4]_i_16 
       (.I0(\pw_loop[4]_i_22_n_0 ),
        .I1(\pw_loop[4]_i_23_n_0 ),
        .O(\pw_loop_reg[4]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[4]_i_17 
       (.I0(\pw_loop[4]_i_24_n_0 ),
        .I1(\pw_loop[4]_i_25_n_0 ),
        .O(\pw_loop_reg[4]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[4]_i_18 
       (.I0(\pw_loop[4]_i_26_n_0 ),
        .I1(\pw_loop[4]_i_27_n_0 ),
        .O(\pw_loop_reg[4]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \pw_loop_reg[4]_i_7 
       (.I0(\pw_loop_reg[4]_i_15_n_0 ),
        .I1(\pw_loop_reg[4]_i_16_n_0 ),
        .O(pw_set_start[4]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[4]_i_8 
       (.I0(\pw_loop_reg[4]_i_17_n_0 ),
        .I1(\pw_loop_reg[4]_i_18_n_0 ),
        .O(pw_rst_start[4]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[5]_i_15 
       (.I0(\pw_loop[5]_i_20_n_0 ),
        .I1(\pw_loop[5]_i_21_n_0 ),
        .O(\pw_loop_reg[5]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[5]_i_16 
       (.I0(\pw_loop[5]_i_22_n_0 ),
        .I1(\pw_loop[5]_i_23_n_0 ),
        .O(\pw_loop_reg[5]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[5]_i_17 
       (.I0(\pw_loop[5]_i_24_n_0 ),
        .I1(\pw_loop[5]_i_25_n_0 ),
        .O(\pw_loop_reg[5]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[5]_i_18 
       (.I0(\pw_loop[5]_i_26_n_0 ),
        .I1(\pw_loop[5]_i_27_n_0 ),
        .O(\pw_loop_reg[5]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \pw_loop_reg[5]_i_7 
       (.I0(\pw_loop_reg[5]_i_15_n_0 ),
        .I1(\pw_loop_reg[5]_i_16_n_0 ),
        .O(pw_set_start[5]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[5]_i_8 
       (.I0(\pw_loop_reg[5]_i_17_n_0 ),
        .I1(\pw_loop_reg[5]_i_18_n_0 ),
        .O(pw_rst_start[5]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[6]_i_15 
       (.I0(\pw_loop[6]_i_25_n_0 ),
        .I1(\pw_loop[6]_i_26_n_0 ),
        .O(\pw_loop_reg[6]_i_15_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[6]_i_16 
       (.I0(\pw_loop[6]_i_27_n_0 ),
        .I1(\pw_loop[6]_i_28_n_0 ),
        .O(\pw_loop_reg[6]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[6]_i_17 
       (.I0(\pw_loop[6]_i_29_n_0 ),
        .I1(\pw_loop[6]_i_30_n_0 ),
        .O(\pw_loop_reg[6]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[6]_i_18 
       (.I0(\pw_loop[6]_i_31_n_0 ),
        .I1(\pw_loop[6]_i_32_n_0 ),
        .O(\pw_loop_reg[6]_i_18_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \pw_loop_reg[6]_i_33 
       (.I0(\pw_loop_reg[6]_i_45_n_0 ),
        .I1(\pw_loop_reg[6]_i_46_n_0 ),
        .O(pw_rst_step[7]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[6]_i_34 
       (.I0(\pw_loop[6]_i_47_n_0 ),
        .I1(\pw_loop[6]_i_48_n_0 ),
        .O(\rangei_reg[2]_rep__0_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_35 
       (.I0(\pw_loop[6]_i_49_n_0 ),
        .I1(\pw_loop[6]_i_50_n_0 ),
        .O(\rangei_reg[2]_rep__0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \pw_loop_reg[6]_i_36 
       (.I0(\pw_loop_reg[6]_i_51_n_0 ),
        .I1(\pw_loop_reg[6]_i_52_n_0 ),
        .O(pw_rst_step[6]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[6]_i_37 
       (.I0(\pw_loop[6]_i_53_n_0 ),
        .I1(\pw_loop[6]_i_54_n_0 ),
        .O(\rangei_reg[2]_rep__0_2 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_38 
       (.I0(\pw_loop[6]_i_55_n_0 ),
        .I1(\pw_loop[6]_i_56_n_0 ),
        .O(\rangei_reg[2]_rep__0_1 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \pw_loop_reg[6]_i_39 
       (.I0(\pw_loop_reg[6]_i_57_n_0 ),
        .I1(\pw_loop_reg[6]_i_58_n_0 ),
        .O(pw_rst_step[5]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[6]_i_40 
       (.I0(\pw_loop[6]_i_59_n_0 ),
        .I1(\pw_loop[6]_i_60_n_0 ),
        .O(\rangei_reg[2]_rep__0_3 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_41 
       (.I0(\pw_loop[6]_i_61_n_0 ),
        .I1(\pw_loop[6]_i_62_n_0 ),
        .O(\rangei_reg[2]_rep__0_4 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \pw_loop_reg[6]_i_42 
       (.I0(\pw_loop_reg[6]_i_63_n_0 ),
        .I1(\pw_loop_reg[6]_i_64_n_0 ),
        .O(pw_rst_step[4]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \pw_loop_reg[6]_i_43 
       (.I0(\pw_loop[6]_i_65_n_0 ),
        .I1(\pw_loop[6]_i_66_n_0 ),
        .O(\rangei_reg[2]_rep__0_6 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_44 
       (.I0(\pw_loop[6]_i_67_n_0 ),
        .I1(\pw_loop[6]_i_68_n_0 ),
        .O(\rangei_reg[2]_rep__0_5 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_45 
       (.I0(\pw_loop[6]_i_69_n_0 ),
        .I1(\pw_loop[6]_i_70_n_0 ),
        .O(\pw_loop_reg[6]_i_45_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_46 
       (.I0(\pw_loop[6]_i_71_n_0 ),
        .I1(\pw_loop[6]_i_72_n_0 ),
        .O(\pw_loop_reg[6]_i_46_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_51 
       (.I0(\pw_loop[6]_i_73_n_0 ),
        .I1(\pw_loop[6]_i_74_n_0 ),
        .O(\pw_loop_reg[6]_i_51_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_52 
       (.I0(\pw_loop[6]_i_75_n_0 ),
        .I1(\pw_loop[6]_i_76_n_0 ),
        .O(\pw_loop_reg[6]_i_52_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_57 
       (.I0(\pw_loop[6]_i_77_n_0 ),
        .I1(\pw_loop[6]_i_78_n_0 ),
        .O(\pw_loop_reg[6]_i_57_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_58 
       (.I0(\pw_loop[6]_i_79_n_0 ),
        .I1(\pw_loop[6]_i_80_n_0 ),
        .O(\pw_loop_reg[6]_i_58_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_63 
       (.I0(\pw_loop[6]_i_81_n_0 ),
        .I1(\pw_loop[6]_i_82_n_0 ),
        .O(\pw_loop_reg[6]_i_63_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \pw_loop_reg[6]_i_64 
       (.I0(\pw_loop[6]_i_83_n_0 ),
        .I1(\pw_loop[6]_i_84_n_0 ),
        .O(\pw_loop_reg[6]_i_64_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \pw_loop_reg[6]_i_7 
       (.I0(\pw_loop_reg[6]_i_15_n_0 ),
        .I1(\pw_loop_reg[6]_i_16_n_0 ),
        .O(pw_set_start[6]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[6]_i_8 
       (.I0(\pw_loop_reg[6]_i_17_n_0 ),
        .I1(\pw_loop_reg[6]_i_18_n_0 ),
        .O(pw_rst_start[6]),
        .S(\bsl_loop_reg[1]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pw_loop_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\u_fsm/attempts_counter_incr_en126_in ,\pw_loop_reg[7]_i_13_n_1 ,\pw_loop_reg[7]_i_13_n_2 ,\pw_loop_reg[7]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\pw_loop[7]_i_28_n_0 ,\pw_loop[7]_i_29_n_0 ,\pw_loop[7]_i_30_n_0 ,\pw_loop[7]_i_31_n_0 }),
        .O(\NLW_pw_loop_reg[7]_i_13_O_UNCONNECTED [3:0]),
        .S({\pw_loop[7]_i_32_n_0 ,\pw_loop[7]_i_33_n_0 ,\pw_loop[7]_i_34_n_0 ,\pw_loop[7]_i_35_n_0 }));
  MUXF8 \pw_loop_reg[7]_i_19 
       (.I0(\pw_loop_reg[7]_i_42_n_0 ),
        .I1(\pw_loop_reg[7]_i_43_n_0 ),
        .O(pw_set_start[7]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \pw_loop_reg[7]_i_20 
       (.I0(\pw_loop_reg[7]_i_44_n_0 ),
        .I1(\pw_loop_reg[7]_i_45_n_0 ),
        .O(pw_rst_start[7]),
        .S(\bsl_loop_reg[1]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pw_loop_reg[7]_i_36 
       (.CI(1'b0),
        .CO({\pw_loop[7]_i_58_0 ,\pw_loop_reg[7]_i_36_n_1 ,\pw_loop_reg[7]_i_36_n_2 ,\pw_loop_reg[7]_i_36_n_3 }),
        .CYINIT(1'b1),
        .DI({\pw_loop[7]_i_51_n_0 ,\pw_loop[7]_i_52_n_0 ,\pw_loop[7]_i_53_n_0 ,\pw_loop[7]_i_54_n_0 }),
        .O(\NLW_pw_loop_reg[7]_i_36_O_UNCONNECTED [3:0]),
        .S({\pw_loop[7]_i_55_n_0 ,\pw_loop[7]_i_56_n_0 ,\pw_loop[7]_i_57_n_0 ,\pw_loop[7]_i_58_n_0 }));
  MUXF7 \pw_loop_reg[7]_i_42 
       (.I0(\pw_loop[7]_i_67_n_0 ),
        .I1(\pw_loop[7]_i_68_n_0 ),
        .O(\pw_loop_reg[7]_i_42_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[7]_i_43 
       (.I0(\pw_loop[7]_i_69_n_0 ),
        .I1(\pw_loop[7]_i_70_n_0 ),
        .O(\pw_loop_reg[7]_i_43_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[7]_i_44 
       (.I0(\pw_loop[7]_i_71_n_0 ),
        .I1(\pw_loop[7]_i_72_n_0 ),
        .O(\pw_loop_reg[7]_i_44_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[7]_i_45 
       (.I0(\pw_loop[7]_i_73_n_0 ),
        .I1(\pw_loop[7]_i_74_n_0 ),
        .O(\pw_loop_reg[7]_i_45_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \pw_loop_reg[7]_i_59 
       (.I0(\pw_loop[7]_i_78_n_0 ),
        .I1(\pw_loop[7]_i_79_n_0 ),
        .O(\pw_loop_reg[7]_i_59_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_60 
       (.I0(\pw_loop[7]_i_80_n_0 ),
        .I1(\pw_loop[7]_i_81_n_0 ),
        .O(\pw_loop_reg[7]_i_60_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_61 
       (.I0(\pw_loop[7]_i_82_n_0 ),
        .I1(\pw_loop[7]_i_83_n_0 ),
        .O(\pw_loop_reg[7]_i_61_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_62 
       (.I0(\pw_loop[7]_i_84_n_0 ),
        .I1(\pw_loop[7]_i_85_n_0 ),
        .O(\pw_loop_reg[7]_i_62_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_63 
       (.I0(\pw_loop[7]_i_86_n_0 ),
        .I1(\pw_loop[7]_i_87_n_0 ),
        .O(\pw_loop_reg[7]_i_63_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_64 
       (.I0(\pw_loop[7]_i_88_n_0 ),
        .I1(\pw_loop[7]_i_89_n_0 ),
        .O(\pw_loop_reg[7]_i_64_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_65 
       (.I0(\pw_loop[7]_i_90_n_0 ),
        .I1(\pw_loop[7]_i_91_n_0 ),
        .O(\pw_loop_reg[7]_i_65_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \pw_loop_reg[7]_i_66 
       (.I0(\pw_loop[7]_i_92_n_0 ),
        .I1(\pw_loop[7]_i_93_n_0 ),
        .O(\pw_loop_reg[7]_i_66_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \rangei[0]_i_10 
       (.I0(\misc_cnfg_bits_reg[147]_0 [9]),
        .I1(\misc_cnfg_bits_reg[147]_0 [10]),
        .I2(\misc_cnfg_bits_reg[147]_0 [11]),
        .O(\rangei[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \rangei[0]_i_11 
       (.I0(\misc_cnfg_bits_reg[147]_0 [10]),
        .I1(\misc_cnfg_bits_reg[147]_0 [9]),
        .I2(\misc_cnfg_bits_reg[147]_0 [11]),
        .O(\rangei[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \rangei[0]_i_12 
       (.I0(\rangei_reg[0]_i_7_0 ),
        .I1(\misc_cnfg_bits_reg[147]_0 [9]),
        .I2(\misc_cnfg_bits_reg[147]_0 [10]),
        .I3(\misc_cnfg_bits_reg[147]_0 [11]),
        .O(\rangei[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDD55555545)) 
    \rangei[0]_i_14 
       (.I0(\rangei_reg[0]_i_7_1 ),
        .I1(\misc_cnfg_bits_reg[147]_0 [9]),
        .I2(\misc_cnfg_bits_reg[147]_0 [8]),
        .I3(\misc_cnfg_bits_reg[147]_0 [10]),
        .I4(\misc_cnfg_bits_reg[147]_0 [11]),
        .I5(\rangei_reg[0]_i_7_2 ),
        .O(\rangei[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \rangei[0]_i_15 
       (.I0(\misc_cnfg_bits_reg[147]_0 [11]),
        .I1(\misc_cnfg_bits_reg[147]_0 [10]),
        .I2(\misc_cnfg_bits_reg[147]_0 [9]),
        .O(\rangei[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0010FFAF)) 
    \rangei[0]_i_16 
       (.I0(\misc_cnfg_bits_reg[147]_0 [9]),
        .I1(\misc_cnfg_bits_reg[147]_0 [8]),
        .I2(\misc_cnfg_bits_reg[147]_0 [10]),
        .I3(\misc_cnfg_bits_reg[147]_0 [11]),
        .I4(\rangei_reg[0]_i_7_0 ),
        .O(\rangei[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000002AAA9AAA8)) 
    \rangei[0]_i_18 
       (.I0(\rangei_reg[0]_i_7_1 ),
        .I1(\misc_cnfg_bits_reg[147]_0 [11]),
        .I2(\misc_cnfg_bits_reg[147]_0 [10]),
        .I3(\misc_cnfg_bits_reg[147]_0 [9]),
        .I4(\misc_cnfg_bits_reg[147]_0 [8]),
        .I5(\rangei_reg[0]_i_7_2 ),
        .O(\rangei[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rangei[0]_i_20 
       (.I0(\misc_cnfg_bits_reg[147]_0 [10]),
        .I1(\misc_cnfg_bits_reg[147]_0 [11]),
        .O(\misc_cnfg_bits_reg[11]_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \rangei[0]_i_8 
       (.I0(\misc_cnfg_bits_reg[147]_0 [10]),
        .I1(\misc_cnfg_bits_reg[147]_0 [9]),
        .I2(\misc_cnfg_bits_reg[147]_0 [11]),
        .O(\rangei[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \rangei[0]_i_9 
       (.I0(\misc_cnfg_bits_reg[147]_0 [10]),
        .I1(\misc_cnfg_bits_reg[147]_0 [9]),
        .I2(\misc_cnfg_bits_reg[147]_0 [11]),
        .O(\rangei[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rangei_reg[0]_i_5 
       (.CI(\rangei_reg[0]_i_7_n_0 ),
        .CO({\misc_cnfg_bits_reg[11]_0 ,\rangei_reg[0]_i_5_n_1 ,\rangei_reg[0]_i_5_n_2 ,\rangei_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rangei_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\rangei[0]_i_8_n_0 ,\rangei[0]_i_9_n_0 ,\rangei[0]_i_10_n_0 ,\rangei[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rangei_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\rangei_reg[0]_i_7_n_0 ,\rangei_reg[0]_i_7_n_1 ,\rangei_reg[0]_i_7_n_2 ,\rangei_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,\rangei[0]_i_12_n_0 ,DI,\rangei[0]_i_14_n_0 }),
        .O(\NLW_rangei_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\rangei[0]_i_15_n_0 ,\rangei[0]_i_16_n_0 ,S,\rangei[0]_i_18_n_0 }));
  LUT6 #(
    .INIT(64'h0000099090090000)) 
    \read_data_bits[3][47]_i_4 
       (.I0(\misc_cnfg_bits_reg[147]_0 [8]),
        .I1(\read_data_bits[3][47]_i_2 ),
        .I2(\misc_cnfg_bits_reg[147]_0 [10]),
        .I3(\prdata_sr_reg[118] [2]),
        .I4(\misc_cnfg_bits_reg[147]_0 [9]),
        .I5(\read_data_bits[3][47]_i_2_0 ),
        .O(\misc_cnfg_bits_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_15 
       (.I0(in97[15]),
        .I1(address_stop[15]),
        .I2(in97[14]),
        .I3(address_stop[14]),
        .O(\rram_addr[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rram_addr[15]_i_16 
       (.I0(in97[13]),
        .I1(address_stop[13]),
        .I2(in97[12]),
        .I3(address_stop[12]),
        .O(\rram_addr[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_19 
       (.I0(address_stop[15]),
        .I1(in97[15]),
        .I2(address_stop[14]),
        .I3(in97[14]),
        .O(\rram_addr[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_20 
       (.I0(address_stop[13]),
        .I1(in97[13]),
        .I2(address_stop[12]),
        .I3(in97[12]),
        .O(\rram_addr[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_21 
       (.I0(\addr_bits_reg[46]_0 [27]),
        .I1(in97[11]),
        .I2(\addr_bits_reg[46]_0 [26]),
        .I3(in97[10]),
        .O(\rram_addr[15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_22 
       (.I0(\addr_bits_reg[46]_0 [25]),
        .I1(in97[9]),
        .I2(\addr_bits_reg[46]_0 [24]),
        .I3(in97[8]),
        .O(\rram_addr[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rram_addr[15]_i_23 
       (.I0(address_step),
        .I1(rram_addr[15]),
        .O(\addr_bits_reg[47]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_38 
       (.I0(\addr_bits_reg[46]_0 [23]),
        .I1(in97[7]),
        .I2(\addr_bits_reg[46]_0 [22]),
        .I3(in97[6]),
        .O(\addr_bits_reg[23]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_39 
       (.I0(\addr_bits_reg[46]_0 [21]),
        .I1(in97[5]),
        .I2(\addr_bits_reg[46]_0 [20]),
        .I3(in97[4]),
        .O(\addr_bits_reg[23]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_40 
       (.I0(\addr_bits_reg[46]_0 [19]),
        .I1(in97[3]),
        .I2(\addr_bits_reg[46]_0 [18]),
        .I3(in97[2]),
        .O(\addr_bits_reg[23]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \rram_addr[15]_i_41 
       (.I0(\addr_bits_reg[46]_0 [17]),
        .I1(in97[1]),
        .I2(\addr_bits_reg[46]_0 [16]),
        .I3(in97[0]),
        .O(\addr_bits_reg[23]_1 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rram_addr_reg[15]_i_7 
       (.CI(\rram_addr_reg[0] ),
        .CO({\addr_bits_reg[31]_1 ,\rram_addr_reg[15]_i_7_n_1 ,\rram_addr_reg[15]_i_7_n_2 ,\rram_addr_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\rram_addr[15]_i_15_n_0 ,\rram_addr[15]_i_16_n_0 ,\rram_addr_reg[0]_0 }),
        .O(\NLW_rram_addr_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\rram_addr[15]_i_19_n_0 ,\rram_addr[15]_i_20_n_0 ,\rram_addr[15]_i_21_n_0 ,\rram_addr[15]_i_22_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_itrx_apbm_spi u_itrx_apbm_spi
       (.E(u_itrx_apbm_spi_n_0),
        .\FSM_sequential_state_reg[2]_i_16 (\FSM_sequential_state_reg[2]_i_16 ),
        .Q(paddr),
        .adc_upper_read_ref_lvl(adc_upper_read_ref_lvl),
        .\attempts_counter[7]_i_4 (\wl_loop[7]_i_16_0 ),
        .\attempts_counter[7]_i_4_0 (set_rst_loop_reg_10),
        .\attempts_counter[7]_i_4_1 (set_rst_loop_reg_24),
        .\attempts_counter[7]_i_4_2 (\attempts_counter[7]_i_4_1 ),
        .\attempts_counter[7]_i_4_3 (set_rst_loop_reg),
        .\attempts_counter_reg[0] (\wl_loop_reg[1]_0 ),
        .\attempts_counter_reg[0]_0 (\bsl_loop_reg[0] ),
        .\attempts_counter_reg[0]_1 (\bsl_loop[4]_i_23_n_0 ),
        .\attempts_counter_reg[0]_2 (set_rst_loop_reg_1),
        .\attempts_counter_reg[0]_3 (\attempts_counter_reg[0] ),
        .\counter_reg[11] (\counter_reg[11] ),
        .\counter_reg[11]_0 (\counter_reg[11]_0 ),
        .\counter_reg[11]_1 (\counter_reg[11]_1 ),
        .\counter_reg[11]_2 (\counter_reg[11]_2 ),
        .\counter_reg[1] (\counter_reg[1] ),
        .\counter_reg[1]_0 (\counter_reg[1]_0 ),
        .\counter_reg[1]_1 (\counter_reg[1]_1 ),
        .di(di),
        .\fsm_cmd_bits_reg[0] (\fsm_cmd_bits_reg[0]_0 ),
        .\fsm_cmd_bits_reg[0]_0 (\fsm_cmd_bits_reg[0]_1 ),
        .\fsm_cmd_bits_reg[1] (\fsm_cmd_bits_reg[1]_4 ),
        .\fsm_cmd_bits_reg[1]_0 (\fsm_cmd_bits_reg[1]_5 ),
        .\fsm_cmd_bits_reg[1]_1 (\fsm_cmd_bits_reg[1]_6 ),
        .\fsm_cmd_bits_reg[1]_2 (\fsm_cmd_bits_reg[1]_3 ),
        .fsm_go_reg(fsm_go),
        .fsm_go_reg_0(fsm_go_reg_0),
        .\mask[0]_i_2 (\mask[0]_i_2 ),
        .\mask[10]_i_2 (\mask[10]_i_2 ),
        .\mask[11]_i_2 (\mask[11]_i_2 ),
        .\mask[12]_i_2 (\mask[12]_i_2 ),
        .\mask[13]_i_2 (\mask[13]_i_2 ),
        .\mask[14]_i_2 (\mask[14]_i_2 ),
        .\mask[15]_i_2 (\mask[15]_i_2 ),
        .\mask[16]_i_2 (\mask[16]_i_2 ),
        .\mask[17]_i_2 (\mask[17]_i_2 ),
        .\mask[18]_i_2 (\mask[18]_i_2 ),
        .\mask[19]_i_2 (\mask[19]_i_2 ),
        .\mask[1]_i_2 (\mask[1]_i_2 ),
        .\mask[20]_i_2 (\mask[20]_i_2 ),
        .\mask[21]_i_2 (\mask[21]_i_2 ),
        .\mask[22]_i_2 (\mask[22]_i_2 ),
        .\mask[23]_i_2 (\mask[23]_i_2 ),
        .\mask[24]_i_2 (\mask[24]_i_2 ),
        .\mask[25]_i_2 (\mask[25]_i_2 ),
        .\mask[26]_i_2 (\mask[26]_i_2 ),
        .\mask[27]_i_2 (\mask[27]_i_2 ),
        .\mask[28]_i_2 (\mask[28]_i_2 ),
        .\mask[29]_i_2 (\mask[29]_i_2 ),
        .\mask[2]_i_2 (\mask[2]_i_2 ),
        .\mask[30]_i_2 (\mask[30]_i_2 ),
        .\mask[31]_i_2 (\mask[31]_i_2 ),
        .\mask[32]_i_3 (\mask[32]_i_3 ),
        .\mask[33]_i_3 (\mask[33]_i_3 ),
        .\mask[34]_i_3 (\mask[34]_i_3 ),
        .\mask[35]_i_3 (\mask[35]_i_3 ),
        .\mask[36]_i_3 (\mask[36]_i_3 ),
        .\mask[37]_i_3 (\mask[37]_i_3 ),
        .\mask[38]_i_3 (\mask[38]_i_3 ),
        .\mask[39]_i_3 (\mask[39]_i_3 ),
        .\mask[3]_i_2 (\mask[3]_i_2 ),
        .\mask[40]_i_3 (\mask[40]_i_3 ),
        .\mask[41]_i_3 (\mask[41]_i_3 ),
        .\mask[42]_i_3 (\mask[42]_i_3 ),
        .\mask[43]_i_3 (\mask[43]_i_3 ),
        .\mask[44]_i_3 (\mask[44]_i_3 ),
        .\mask[45]_i_3 (\mask[45]_i_3 ),
        .\mask[46]_i_3 (\mask[42]_i_13 ),
        .\mask[46]_i_3_0 (\mask[46]_i_3 ),
        .\mask[47]_i_9 (\mask[47]_i_9 ),
        .\mask[4]_i_2 (\mask[4]_i_2 ),
        .\mask[5]_i_2 (\mask[5]_i_2 ),
        .\mask[6]_i_2 (\mask[6]_i_2 ),
        .\mask[7]_i_2 (\mask[7]_i_2 ),
        .\mask[8]_i_2 (\mask[8]_i_2 ),
        .\mask[9]_i_2 (\mask[9]_i_2 ),
        .mclk(mclk),
        .\misc_cnfg_bits_reg[100] (\misc_cnfg_bits_reg[100]_0 ),
        .\misc_cnfg_bits_reg[100]_0 (\misc_cnfg_bits_reg[100]_1 ),
        .\misc_cnfg_bits_reg[101] (\misc_cnfg_bits_reg[101]_0 ),
        .\misc_cnfg_bits_reg[102] (\misc_cnfg_bits_reg[102]_0 ),
        .\misc_cnfg_bits_reg[103] (\misc_cnfg_bits_reg[103]_0 ),
        .\misc_cnfg_bits_reg[111] (\misc_cnfg_bits_reg[111]_0 ),
        .\misc_cnfg_bits_reg[123] (\misc_cnfg_bits_reg[123]_0 ),
        .\misc_cnfg_bits_reg[135] (\misc_cnfg_bits_reg[135]_0 ),
        .\misc_cnfg_bits_reg[26] (\misc_cnfg_bits_reg[26]_0 ),
        .\misc_cnfg_bits_reg[32] (\misc_cnfg_bits_reg[32]_0 ),
        .\misc_cnfg_bits_reg[32]_0 (\misc_cnfg_bits_reg[32]_1 ),
        .\misc_cnfg_bits_reg[33] (\misc_cnfg_bits_reg[33]_0 ),
        .\misc_cnfg_bits_reg[33]_0 (\misc_cnfg_bits_reg[33]_1 ),
        .\misc_cnfg_bits_reg[33]_1 (\misc_cnfg_bits_reg[33]_2 ),
        .\misc_cnfg_bits_reg[33]_2 (\misc_cnfg_bits_reg[33]_3 ),
        .\misc_cnfg_bits_reg[33]_3 (\misc_cnfg_bits_reg[33]_4 ),
        .\misc_cnfg_bits_reg[33]_4 (\misc_cnfg_bits_reg[33]_5 ),
        .\misc_cnfg_bits_reg[53] (\misc_cnfg_bits_reg[53]_0 ),
        .\misc_cnfg_bits_reg[53]_0 (\misc_cnfg_bits_reg[53]_1 ),
        .\misc_cnfg_bits_reg[54] (\misc_cnfg_bits_reg[54]_0 ),
        .\misc_cnfg_bits_reg[54]_0 (\misc_cnfg_bits_reg[54]_1 ),
        .\misc_cnfg_bits_reg[54]_1 (\misc_cnfg_bits_reg[54]_2 ),
        .\misc_cnfg_bits_reg[54]_2 (\misc_cnfg_bits_reg[54]_3 ),
        .\misc_cnfg_bits_reg[54]_3 (\misc_cnfg_bits_reg[54]_4 ),
        .\misc_cnfg_bits_reg[54]_4 (\misc_cnfg_bits_reg[54]_5 ),
        .\misc_cnfg_bits_reg[54]_5 (\misc_cnfg_bits_reg[54]_6 ),
        .\misc_cnfg_bits_reg[55] (\misc_cnfg_bits_reg[55]_0 ),
        .\misc_cnfg_bits_reg[55]_0 (\misc_cnfg_bits_reg[55]_1 ),
        .\misc_cnfg_bits_reg[56] (\misc_cnfg_bits_reg[56]_0 ),
        .\misc_cnfg_bits_reg[57] (\misc_cnfg_bits_reg[57]_0 ),
        .\misc_cnfg_bits_reg[58] (\misc_cnfg_bits_reg[58]_0 ),
        .\misc_cnfg_bits_reg[59] (\misc_cnfg_bits_reg[59]_0 ),
        .\misc_cnfg_bits_reg[60] (\misc_cnfg_bits_reg[60]_0 ),
        .\misc_cnfg_bits_reg[61] (\misc_cnfg_bits_reg[61]_0 ),
        .\misc_cnfg_bits_reg[62] (\misc_cnfg_bits_reg[62]_0 ),
        .\misc_cnfg_bits_reg[63] (\misc_cnfg_bits_reg[63]_0 ),
        .\misc_cnfg_bits_reg[64] (\misc_cnfg_bits_reg[64]_0 ),
        .\misc_cnfg_bits_reg[65] (\misc_cnfg_bits_reg[65]_0 ),
        .\misc_cnfg_bits_reg[66] (\misc_cnfg_bits_reg[66]_0 ),
        .\misc_cnfg_bits_reg[67] (\misc_cnfg_bits_reg[67]_0 ),
        .\misc_cnfg_bits_reg[68] (\misc_cnfg_bits_reg[68]_0 ),
        .\misc_cnfg_bits_reg[69] (\misc_cnfg_bits_reg[69]_0 ),
        .\misc_cnfg_bits_reg[70] (\misc_cnfg_bits_reg[70]_0 ),
        .\misc_cnfg_bits_reg[71] (\misc_cnfg_bits_reg[71]_0 ),
        .\misc_cnfg_bits_reg[72] (\misc_cnfg_bits_reg[72]_0 ),
        .\misc_cnfg_bits_reg[73] (\misc_cnfg_bits_reg[73]_0 ),
        .\misc_cnfg_bits_reg[74] (\misc_cnfg_bits_reg[74]_0 ),
        .\misc_cnfg_bits_reg[75] (\misc_cnfg_bits_reg[75]_0 ),
        .\misc_cnfg_bits_reg[76] (\misc_cnfg_bits_reg[76]_0 ),
        .\misc_cnfg_bits_reg[77] (\misc_cnfg_bits_reg[77]_0 ),
        .\misc_cnfg_bits_reg[78] (\misc_cnfg_bits_reg[78]_0 ),
        .\misc_cnfg_bits_reg[79] (\misc_cnfg_bits_reg[79]_0 ),
        .\misc_cnfg_bits_reg[80] (\misc_cnfg_bits_reg[80]_0 ),
        .\misc_cnfg_bits_reg[81] (\misc_cnfg_bits_reg[81]_0 ),
        .\misc_cnfg_bits_reg[82] (\misc_cnfg_bits_reg[82]_0 ),
        .\misc_cnfg_bits_reg[83] (\misc_cnfg_bits_reg[83]_0 ),
        .\misc_cnfg_bits_reg[84] (\misc_cnfg_bits_reg[84]_0 ),
        .\misc_cnfg_bits_reg[85] (\misc_cnfg_bits_reg[85]_0 ),
        .\misc_cnfg_bits_reg[86] (\misc_cnfg_bits_reg[86]_0 ),
        .\misc_cnfg_bits_reg[87] (\misc_cnfg_bits_reg[87]_0 ),
        .\misc_cnfg_bits_reg[88] (\misc_cnfg_bits_reg[88]_0 ),
        .\misc_cnfg_bits_reg[89] (\misc_cnfg_bits_reg[89]_0 ),
        .\misc_cnfg_bits_reg[90] (\misc_cnfg_bits_reg[90]_0 ),
        .\misc_cnfg_bits_reg[91] (\misc_cnfg_bits_reg[91]_0 ),
        .\misc_cnfg_bits_reg[92] (\misc_cnfg_bits_reg[92]_0 ),
        .\misc_cnfg_bits_reg[92]_0 (\misc_cnfg_bits_reg[92]_1 ),
        .\misc_cnfg_bits_reg[93] (\misc_cnfg_bits_reg[93]_0 ),
        .\misc_cnfg_bits_reg[94] (\misc_cnfg_bits_reg[94]_0 ),
        .\misc_cnfg_bits_reg[95] (\misc_cnfg_bits_reg[95]_0 ),
        .\misc_cnfg_bits_reg[96] (\misc_cnfg_bits_reg[96]_0 ),
        .\misc_cnfg_bits_reg[96]_0 (\misc_cnfg_bits_reg[96]_1 ),
        .\misc_cnfg_bits_reg[97] (\misc_cnfg_bits_reg[97]_0 ),
        .\misc_cnfg_bits_reg[98] (\misc_cnfg_bits_reg[98]_0 ),
        .\misc_cnfg_bits_reg[99] (\misc_cnfg_bits_reg[99]_0 ),
        .\misc_cnfg_bits_reg[9] (\misc_cnfg_bits_reg[9]_2 ),
        .miso(miso),
        .mosi(mosi),
        .\paddr_reg[0]_rep__3 (\paddr_reg[0]_rep__3 ),
        .\paddr_reg[0]_rep__4 (\paddr_reg[0]_rep__4 ),
        .\paddr_reg[0]_rep__4_0 (\paddr_reg[0]_rep__4_0 ),
        .\paddr_reg[1] (u_itrx_apbm_spi_n_3),
        .\paddr_reg[1]_0 (u_itrx_apbm_spi_n_21),
        .\paddr_reg[1]_1 (u_itrx_apbm_spi_n_28),
        .\paddr_reg[1]_2 (u_itrx_apbm_spi_n_29),
        .\paddr_reg[1]_3 (u_itrx_apbm_spi_n_30),
        .\paddr_reg[1]_rep__4 (\paddr_reg[1]_rep__4 ),
        .\paddr_reg[2] (u_itrx_apbm_spi_n_4),
        .\paddr_reg[2]_0 (u_itrx_apbm_spi_n_5),
        .\paddr_reg[2]_1 (\paddr_reg[2] ),
        .\paddr_reg[2]_10 (u_itrx_apbm_spi_n_34),
        .\paddr_reg[2]_11 (u_itrx_apbm_spi_n_35),
        .\paddr_reg[2]_2 (\paddr_reg[2]_0 ),
        .\paddr_reg[2]_3 (\paddr_reg[2]_1 ),
        .\paddr_reg[2]_4 (u_itrx_apbm_spi_n_19),
        .\paddr_reg[2]_5 (u_itrx_apbm_spi_n_20),
        .\paddr_reg[2]_6 (u_itrx_apbm_spi_n_23),
        .\paddr_reg[2]_7 (addr_bits),
        .\paddr_reg[2]_8 (u_itrx_apbm_spi_n_32),
        .\paddr_reg[2]_9 (u_itrx_apbm_spi_n_33),
        .\paddr_reg[3]_rep (\paddr_reg[3]_rep ),
        .\paddr_reg[3]_rep_0 (\paddr_reg[3]_rep_0 ),
        .\paddr_reg[4]_rep__0 (fsm_cmd_bits),
        .\paddr_reg[4]_rep__0_0 (write_data_bits),
        .\paddr_reg[4]_rep__0_1 (u_itrx_apbm_spi_n_27),
        .\paddr_reg[4]_rep__0_2 (u_itrx_apbm_spi_n_31),
        .\paddr_reg[4]_rep__0_3 (u_itrx_apbm_spi_n_36),
        .\paddr_reg[4]_rep__0_4 (u_itrx_apbm_spi_n_37),
        .penable_reg(misc_cnfg_bits),
        .\prdata_sr[0]_i_5 (\prdata_sr[0]_i_5 ),
        .\prdata_sr[0]_i_5_0 (\prdata_sr[0]_i_5_0 ),
        .\prdata_sr[10]_i_2 (\prdata_sr[10]_i_2 ),
        .\prdata_sr[10]_i_2_0 (\prdata_sr[10]_i_2_0 ),
        .\prdata_sr[119]_i_2 (\prdata_sr[119]_i_2 ),
        .\prdata_sr[119]_i_2_0 (\prdata_sr[119]_i_2_0 ),
        .\prdata_sr[11]_i_2 (\prdata_sr[11]_i_2 ),
        .\prdata_sr[11]_i_2_0 (\prdata_sr[11]_i_2_0 ),
        .\prdata_sr[126]_i_2 (\pw_loop[7]_i_26_0 ),
        .\prdata_sr[12]_i_2 (\prdata_sr[12]_i_2 ),
        .\prdata_sr[13]_i_2 (\prdata_sr[13]_i_2 ),
        .\prdata_sr[13]_i_2_0 (\prdata_sr[13]_i_2_0 ),
        .\prdata_sr[14]_i_2 (\prdata_sr[14]_i_2 ),
        .\prdata_sr[14]_i_5 (\prdata_sr[14]_i_5 ),
        .\prdata_sr[152]_i_3 (\pw_loop_reg[7] ),
        .\prdata_sr[152]_i_3_0 (\prdata_sr[152]_i_3 ),
        .\prdata_sr[152]_i_3_1 (\prdata_sr[152]_i_3_0 ),
        .\prdata_sr[152]_i_3_2 (\attempts_counter[7]_i_4_0 ),
        .\prdata_sr[152]_i_3_3 (set_rst_loop_reg_8),
        .\prdata_sr[15]_i_2 (\prdata_sr[15]_i_2 ),
        .\prdata_sr[15]_i_2_0 (\prdata_sr[15]_i_2_0 ),
        .\prdata_sr[16]_i_2 (\prdata_sr[16]_i_2 ),
        .\prdata_sr[16]_i_2_0 (\prdata_sr[16]_i_2_0 ),
        .\prdata_sr[17]_i_2 (\prdata_sr[17]_i_2 ),
        .\prdata_sr[17]_i_5 (\prdata_sr[17]_i_5 ),
        .\prdata_sr[18]_i_2 (\prdata_sr[18]_i_2 ),
        .\prdata_sr[18]_i_2_0 (\prdata_sr[18]_i_2_0 ),
        .\prdata_sr[19]_i_2 (\prdata_sr[19]_i_2 ),
        .\prdata_sr[1]_i_2 (\prdata_sr[1]_i_2 ),
        .\prdata_sr[1]_i_4 (\prdata_sr[1]_i_4 ),
        .\prdata_sr[20]_i_5 (\prdata_sr[20]_i_5 ),
        .\prdata_sr[21]_i_2 (\prdata_sr[21]_i_2 ),
        .\prdata_sr[22]_i_6 (\prdata_sr[22]_i_6 ),
        .\prdata_sr[23]_i_2 (\prdata_sr[23]_i_2 ),
        .\prdata_sr[24]_i_2 (\prdata_sr[24]_i_2 ),
        .\prdata_sr[25]_i_2 (\prdata_sr[25]_i_2 ),
        .\prdata_sr[25]_i_2_0 (\prdata_sr[25]_i_2_0 ),
        .\prdata_sr[26]_i_2 (\prdata_sr[26]_i_2 ),
        .\prdata_sr[26]_i_2_0 (\prdata_sr[26]_i_2_0 ),
        .\prdata_sr[27]_i_4 (\prdata_sr[27]_i_4 ),
        .\prdata_sr[28]_i_2 (\prdata_sr[28]_i_2 ),
        .\prdata_sr[28]_i_2_0 (\prdata_sr[28]_i_2_0 ),
        .\prdata_sr[29]_i_4 (\prdata_sr[29]_i_4 ),
        .\prdata_sr[29]_i_4_0 (\prdata_sr[29]_i_4_0 ),
        .\prdata_sr[2]_i_6 (\prdata_sr[2]_i_6 ),
        .\prdata_sr[30]_i_2 (\prdata_sr[30]_i_2 ),
        .\prdata_sr[30]_i_2_0 (\prdata_sr[30]_i_2_0 ),
        .\prdata_sr[31]_i_2 (\prdata_sr[31]_i_2 ),
        .\prdata_sr[31]_i_2_0 (\prdata_sr[31]_i_2_0 ),
        .\prdata_sr[32]_i_2 (\prdata_sr[32]_i_2 ),
        .\prdata_sr[33]_i_2 (\prdata_sr[33]_i_2 ),
        .\prdata_sr[34]_i_2 (\prdata_sr[34]_i_2 ),
        .\prdata_sr[35]_i_2 (\prdata_sr[35]_i_2 ),
        .\prdata_sr[36]_i_2 (\prdata_sr[36]_i_2 ),
        .\prdata_sr[37]_i_2 (\prdata_sr[37]_i_2 ),
        .\prdata_sr[38]_i_2 (\prdata_sr[38]_i_2 ),
        .\prdata_sr[39]_i_2 (\prdata_sr[39]_i_2 ),
        .\prdata_sr[3]_i_3 (\fsm_cmd_bits_reg[3]_1 ),
        .\prdata_sr[3]_i_3_0 (\prdata_sr[3]_i_3 ),
        .\prdata_sr[3]_i_3_1 (\prdata_sr[3]_i_3_0 ),
        .\prdata_sr[40]_i_2 (\prdata_sr[40]_i_2 ),
        .\prdata_sr[41]_i_2 (\prdata_sr[41]_i_2 ),
        .\prdata_sr[42]_i_2 (\prdata_sr[42]_i_2 ),
        .\prdata_sr[44]_i_2 (\prdata_sr[44]_i_2 ),
        .\prdata_sr[45]_i_2 (\prdata_sr[45]_i_2 ),
        .\prdata_sr[46]_i_2 (\prdata_sr[46]_i_2 ),
        .\prdata_sr[47]_i_2 (\prdata_sr[47]_i_2 ),
        .\prdata_sr[47]_i_5 (\write_data_bits_reg[0][47]_0 ),
        .\prdata_sr[47]_i_5_0 (\write_data_bits[3]_16 ),
        .\prdata_sr[47]_i_5_1 (\write_data_bits_reg[1][47]_0 ),
        .\prdata_sr[47]_i_5_2 (\write_data_bits_reg[2][47]_0 ),
        .\prdata_sr[5]_i_3 (\prdata_sr[5]_i_3 ),
        .\prdata_sr[6]_i_3 (\prdata_sr[6]_i_3 ),
        .\prdata_sr[78]_i_4 (\bsl_loop_reg[0]_3 [1:0]),
        .\prdata_sr[7]_i_3 (\prdata_sr[7]_i_3 ),
        .\prdata_sr[8]_i_4 (\prdata_sr[8]_i_4 ),
        .\prdata_sr[9]_i_2 (\prdata_sr[9]_i_2 ),
        .\prdata_sr[9]_i_8 (\prdata_sr[9]_i_8 ),
        .\prdata_sr[9]_i_8_0 (\prdata_sr[9]_i_8_0 ),
        .\prdata_sr_reg[0] (\prdata_sr_reg[0] ),
        .\prdata_sr_reg[0]_0 (\prdata_sr_reg[0]_0 ),
        .\prdata_sr_reg[103] (\prdata_sr_reg[103] ),
        .\prdata_sr_reg[103]_0 (\prdata_sr_reg[103]_0 ),
        .\prdata_sr_reg[104] (\prdata_sr_reg[104] ),
        .\prdata_sr_reg[104]_0 (\prdata_sr_reg[104]_0 ),
        .\prdata_sr_reg[105] (\prdata_sr_reg[105] ),
        .\prdata_sr_reg[105]_0 (\prdata_sr_reg[105]_0 ),
        .\prdata_sr_reg[106] (\prdata_sr_reg[106] ),
        .\prdata_sr_reg[107] (\prdata_sr_reg[107] ),
        .\prdata_sr_reg[108] (\prdata_sr_reg[108] ),
        .\prdata_sr_reg[109] (\prdata_sr_reg[109] ),
        .\prdata_sr_reg[110] (\prdata_sr_reg[110] ),
        .\prdata_sr_reg[111] (\prdata_sr_reg[111] ),
        .\prdata_sr_reg[112] (\prdata_sr_reg[112] ),
        .\prdata_sr_reg[113] (\prdata_sr_reg[113] ),
        .\prdata_sr_reg[113]_0 (\prdata_sr_reg[113]_0 ),
        .\prdata_sr_reg[114] (\prdata_sr_reg[114] ),
        .\prdata_sr_reg[117] (\prdata_sr_reg[117] ),
        .\prdata_sr_reg[118] ({\prdata_sr_reg[118] [3],\prdata_sr_reg[118] [1:0]}),
        .\prdata_sr_reg[147] ({\misc_cnfg_bits_reg[147]_0 [132:39],pw_rst_cycle,\misc_cnfg_bits_reg[147]_0 [38:25],pw_set_cycle,\misc_cnfg_bits_reg[147]_0 [24:8],\misc_cnfg_bits_reg_n_0_[8] ,\misc_cnfg_bits_reg[147]_0 [7:0]}),
        .\prdata_sr_reg[152] (\prdata_sr_reg[152] ),
        .\prdata_sr_reg[152]_0 (\prdata_sr_reg[152]_0 ),
        .\prdata_sr_reg[153] (\prdata_sr_reg[153] ),
        .\prdata_sr_reg[158] (\prdata_sr_reg[158] ),
        .\prdata_sr_reg[159]_i_7 (\prog_cnfg_bits_reg[3]_12 ),
        .\prdata_sr_reg[159]_i_7_0 (\prog_cnfg_bits_reg[2]_13 ),
        .\prdata_sr_reg[159]_i_7_1 (\prog_cnfg_bits_reg[1]_14 ),
        .\prdata_sr_reg[159]_i_7_2 (\prog_cnfg_bits_reg[0]_15 ),
        .\prdata_sr_reg[159]_i_7_3 (\prog_cnfg_bits_reg[7]_8 ),
        .\prdata_sr_reg[159]_i_7_4 (\prog_cnfg_bits_reg[6]_9 ),
        .\prdata_sr_reg[159]_i_7_5 (\prog_cnfg_bits_reg[5]_10 ),
        .\prdata_sr_reg[159]_i_7_6 (\prog_cnfg_bits_reg[4]_11 ),
        .\prdata_sr_reg[159]_i_8 (\prog_cnfg_bits_reg[11]_4 ),
        .\prdata_sr_reg[159]_i_8_0 (\prog_cnfg_bits_reg[10]_5 ),
        .\prdata_sr_reg[159]_i_8_1 (\prog_cnfg_bits_reg[9]_6 ),
        .\prdata_sr_reg[159]_i_8_2 (\prog_cnfg_bits_reg[8]_7 ),
        .\prdata_sr_reg[159]_i_8_3 (\prog_cnfg_bits_reg[15]_0 ),
        .\prdata_sr_reg[159]_i_8_4 (\prog_cnfg_bits_reg[14]_1 ),
        .\prdata_sr_reg[159]_i_8_5 (\prog_cnfg_bits_reg[13]_2 ),
        .\prdata_sr_reg[159]_i_8_6 (\prog_cnfg_bits_reg[12]_3 ),
        .\prdata_sr_reg[43] (\prdata_sr_reg[43] ),
        .\prdata_sr_reg[47] ({address_step,\addr_bits_reg[46]_0 [42:28],address_stop,\addr_bits_reg[46]_0 [27:0]}),
        .\prdata_sr_reg[48] (\prdata_sr_reg[48] ),
        .\prdata_sr_reg[4] (\prdata_sr_reg[4] ),
        .\prdata_sr_reg[5] (\prdata_sr_reg[5] ),
        .\prdata_sr_reg[5]_0 (\prdata_sr_reg[5]_0 ),
        .\prdata_sr_reg[5]_1 (\prdata_sr_reg[5]_1 ),
        .\prdata_sr_reg[72] (\prdata_sr_reg[72] ),
        .\prdata_sr_reg[73] (\prdata_sr_reg[73] ),
        .\prdata_sr_reg[77] (\prdata_sr_reg[77] ),
        .\prdata_sr_reg[7] (\prdata_sr_reg[7] ),
        .\prdata_sr_reg[7]_0 (\prdata_sr_reg[7]_0 ),
        .\prdata_sr_reg[82]_i_8 (\bsl_loop[4]_i_95_0 ),
        .\prdata_sr_reg[83] (\prdata_sr_reg[83] ),
        .\prdata_sr_reg[83]_0 (\prdata_sr_reg[83]_0 ),
        .\prdata_sr_reg[8] (\prdata_sr_reg[8] ),
        .\prdata_sr_reg[8]_0 (\prdata_sr_reg[8]_0 ),
        .preset_n_reg(u_itrx_apbm_spi_n_9),
        .psel_reg(u_itrx_apbm_spi_n_149),
        .\pw_loop[7]_i_9 (u_itrx_apbm_spi_n_51),
        .\pw_loop_reg[5] (\pw_loop_reg[5] ),
        .\pwdata_reg[159] (pwdata),
        .\rangei_reg[3] (\rangei_reg[3] ),
        .\rangei_reg[3]_0 (\rangei_reg[3]_0 ),
        .\read_data_bits[3]_23 (\read_data_bits[3]_23 ),
        .rram_addr(rram_addr),
        .\rram_addr[15]_i_55 (\rram_addr[15]_i_55 ),
        .rst_n(rst_n),
        .sclk(sclk),
        .set_rst_loop(set_rst_loop),
        .set_rst_loop_reg(set_rst_loop_reg_28),
        .set_rst_loop_reg_0(set_rst_loop_reg_38),
        .set_rst_loop_reg_1(set_rst_loop_reg_39));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \wl_loop[0]_i_1 
       (.I0(\wl_loop_reg[0] ),
        .I1(\wl_loop[0]_i_3_n_0 ),
        .I2(\wl_loop[0]_i_4_n_0 ),
        .I3(\wl_loop[0]_i_5_n_0 ),
        .I4(\wl_loop_reg[0]_0 ),
        .I5(\wl_loop[0]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[0]_i_10 
       (.I0(next_wl_loop0[0]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_27),
        .O(\wl_loop[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[0]_i_12 
       (.I0(\rangei_reg[3]_rep__0_1 [0]),
        .I1(set_rst_loop),
        .I2(\rangei_reg[3]_rep__0 [0]),
        .O(set_rst_loop_reg_27));
  LUT2 #(
    .INIT(4'h8)) 
    \wl_loop[0]_i_14 
       (.I0(\wl_loop[0]_i_10_n_0 ),
        .I1(set_rst_loop_reg_10),
        .O(\wl_loop[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[0]_i_15 
       (.I0(next_wl_loop0[0]),
        .I1(set_rst_loop_reg_7),
        .I2(Q[0]),
        .O(\wl_loop[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \wl_loop[0]_i_16 
       (.I0(\wl_loop_reg[7]_0 ),
        .I1(\pw_loop[7]_i_46 ),
        .I2(\pw_loop[7]_i_46_0 ),
        .I3(\wl_loop[0]_i_15_n_0 ),
        .I4(\wl_loop[1]_i_18_n_0 ),
        .I5(\pw_loop[7]_i_46_1 ),
        .O(\wl_loop_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_27 
       (.I0(\prog_cnfg_bits_reg[3]_12 [43]),
        .I1(\prog_cnfg_bits_reg[2]_13 [43]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [43]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [43]),
        .O(\wl_loop[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_28 
       (.I0(\prog_cnfg_bits_reg[7]_8 [43]),
        .I1(\prog_cnfg_bits_reg[6]_9 [43]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [43]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [43]),
        .O(\wl_loop[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_29 
       (.I0(\prog_cnfg_bits_reg[11]_4 [43]),
        .I1(\prog_cnfg_bits_reg[10]_5 [43]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [43]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [43]),
        .O(\wl_loop[0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[0]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[0]_i_10_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\wl_loop[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_30 
       (.I0(\prog_cnfg_bits_reg[15]_0 [43]),
        .I1(\prog_cnfg_bits_reg[14]_1 [43]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [43]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [43]),
        .O(\wl_loop[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_31 
       (.I0(\prog_cnfg_bits_reg[3]_12 [109]),
        .I1(\prog_cnfg_bits_reg[2]_13 [109]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [109]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [109]),
        .O(\wl_loop[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_32 
       (.I0(\prog_cnfg_bits_reg[7]_8 [109]),
        .I1(\prog_cnfg_bits_reg[6]_9 [109]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [109]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [109]),
        .O(\wl_loop[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_33 
       (.I0(\prog_cnfg_bits_reg[11]_4 [109]),
        .I1(\prog_cnfg_bits_reg[10]_5 [109]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [109]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [109]),
        .O(\wl_loop[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[0]_i_34 
       (.I0(\prog_cnfg_bits_reg[15]_0 [109]),
        .I1(\prog_cnfg_bits_reg[14]_1 [109]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [109]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [109]),
        .O(\wl_loop[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hE2FF00E2)) 
    \wl_loop[0]_i_35 
       (.I0(Q[7]),
        .I1(set_rst_loop_reg_7),
        .I2(next_wl_loop0[7]),
        .I3(set_rst_loop_reg_11),
        .I4(\wl_loop[0]_i_43_n_0 ),
        .O(\wl_loop[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \wl_loop[0]_i_36 
       (.I0(\wl_loop[5]_i_18_n_0 ),
        .I1(set_rst_loop_reg_20),
        .I2(Q[4]),
        .I3(set_rst_loop_reg_7),
        .I4(next_wl_loop0[4]),
        .I5(set_rst_loop_reg_21),
        .O(\wl_loop[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wl_loop[0]_i_37 
       (.I0(\wl_loop[3]_i_19_n_0 ),
        .I1(set_rst_loop_reg_15),
        .I2(\wl_loop[2]_i_16_n_0 ),
        .I3(set_rst_loop_reg_16),
        .O(\wl_loop[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \wl_loop[0]_i_38 
       (.I0(\wl_loop[1]_i_18_n_0 ),
        .I1(set_rst_loop_reg_12),
        .I2(\wl_loop[0]_i_15_n_0 ),
        .I3(set_rst_loop_reg_13),
        .O(\wl_loop[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \wl_loop[0]_i_39 
       (.I0(\wl_loop[0]_i_44_n_0 ),
        .I1(set_rst_loop_reg_33),
        .I2(next_wl_loop0[6]),
        .I3(set_rst_loop_reg_7),
        .I4(Q[6]),
        .O(\wl_loop[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \wl_loop[0]_i_4 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(\wl_loop_reg[0]_1 ),
        .I2(\bsl_loop[4]_i_23_n_0 ),
        .I3(set_rst_loop_reg_27),
        .I4(\wl_loop_reg[1]_2 ),
        .I5(\wl_loop_reg[0]_2 ),
        .O(\wl_loop[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    \wl_loop[0]_i_40 
       (.I0(\wl_loop[5]_i_18_n_0 ),
        .I1(set_rst_loop_reg_20),
        .I2(set_rst_loop_reg_21),
        .I3(next_wl_loop0[4]),
        .I4(set_rst_loop_reg_7),
        .I5(Q[4]),
        .O(\wl_loop[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wl_loop[0]_i_41 
       (.I0(\wl_loop[3]_i_19_n_0 ),
        .I1(set_rst_loop_reg_15),
        .I2(set_rst_loop_reg_16),
        .I3(\wl_loop[2]_i_16_n_0 ),
        .O(\wl_loop[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \wl_loop[0]_i_42 
       (.I0(\wl_loop[1]_i_18_n_0 ),
        .I1(set_rst_loop_reg_12),
        .I2(set_rst_loop_reg_13),
        .I3(\wl_loop[0]_i_15_n_0 ),
        .O(\wl_loop[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wl_loop[0]_i_43 
       (.I0(Q[6]),
        .I1(set_rst_loop_reg_7),
        .I2(next_wl_loop0[6]),
        .I3(set_rst_loop_reg_33),
        .O(\wl_loop[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \wl_loop[0]_i_44 
       (.I0(Q[7]),
        .I1(set_rst_loop_reg_7),
        .I2(next_wl_loop0[7]),
        .I3(set_rst_loop_reg_11),
        .O(\wl_loop[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \wl_loop[0]_i_5 
       (.I0(set_rst_loop_reg),
        .I1(\wl_loop[0]_i_14_n_0 ),
        .I2(\wl_loop[0]_i_15_n_0 ),
        .I3(\wl_loop_reg[5] ),
        .I4(set_rst_loop_reg_27),
        .I5(set_rst_loop_reg_8),
        .O(\wl_loop[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \wl_loop[0]_i_7 
       (.I0(\rangei_reg[3]_rep__0 [0]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(\rangei_reg[3]_rep__0_1 [0]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\wl_loop[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \wl_loop[1]_i_1 
       (.I0(\wl_loop[1]_i_2_n_0 ),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\wl_loop[1]_i_3_n_0 ),
        .I3(\wl_loop[1]_i_4_n_0 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\wl_loop[1]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[1]_i_11 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[1]_i_12_n_0 ),
        .I2(set_rst_loop_reg_17),
        .O(\wl_loop[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[1]_i_12 
       (.I0(next_wl_loop0[1]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_5),
        .O(\wl_loop[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \wl_loop[1]_i_18 
       (.I0(next_wl_loop0[1]),
        .I1(set_rst_loop_reg_7),
        .I2(Q[1]),
        .O(\wl_loop[1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wl_loop[1]_i_19 
       (.I0(set_rst_loop_reg),
        .I1(set_rst_loop_reg_10),
        .I2(\wl_loop[1]_i_12_n_0 ),
        .O(\wl_loop[1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[1]_i_2 
       (.I0(wl_dac_set_lvl_start[1]),
        .I1(\bsl_loop_reg[2] ),
        .I2(wl_dac_rst_lvl_start[1]),
        .O(\wl_loop[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_21 
       (.I0(\prog_cnfg_bits_reg[3]_12 [44]),
        .I1(\prog_cnfg_bits_reg[2]_13 [44]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [44]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [44]),
        .O(\wl_loop[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_22 
       (.I0(\prog_cnfg_bits_reg[7]_8 [44]),
        .I1(\prog_cnfg_bits_reg[6]_9 [44]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [44]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [44]),
        .O(\wl_loop[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_23 
       (.I0(\prog_cnfg_bits_reg[11]_4 [44]),
        .I1(\prog_cnfg_bits_reg[10]_5 [44]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [44]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [44]),
        .O(\wl_loop[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_24 
       (.I0(\prog_cnfg_bits_reg[15]_0 [44]),
        .I1(\prog_cnfg_bits_reg[14]_1 [44]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [44]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [44]),
        .O(\wl_loop[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_25 
       (.I0(\prog_cnfg_bits_reg[3]_12 [110]),
        .I1(\prog_cnfg_bits_reg[2]_13 [110]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [110]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [110]),
        .O(\wl_loop[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_26 
       (.I0(\prog_cnfg_bits_reg[7]_8 [110]),
        .I1(\prog_cnfg_bits_reg[6]_9 [110]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [110]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [110]),
        .O(\wl_loop[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_27 
       (.I0(\prog_cnfg_bits_reg[11]_4 [110]),
        .I1(\prog_cnfg_bits_reg[10]_5 [110]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [110]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [110]),
        .O(\wl_loop[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[1]_i_28 
       (.I0(\prog_cnfg_bits_reg[15]_0 [110]),
        .I1(\prog_cnfg_bits_reg[14]_1 [110]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [110]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [110]),
        .O(\wl_loop[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \wl_loop[1]_i_3 
       (.I0(\wl_loop[1]_i_8_n_0 ),
        .I1(set_rst_loop_reg_5),
        .I2(\wl_loop_reg[1]_2 ),
        .I3(\wl_loop_reg[1]_3 ),
        .I4(set_rst_loop_reg_22),
        .I5(\wl_loop[1]_i_11_n_0 ),
        .O(\wl_loop[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22E2EEE200000000)) 
    \wl_loop[1]_i_4 
       (.I0(\wl_loop[1]_i_12_n_0 ),
        .I1(set_rst_loop_reg),
        .I2(set_rst_loop_reg_5),
        .I3(\wl_loop_reg[7]_1 ),
        .I4(\wl_loop_reg[1] ),
        .I5(set_rst_loop_reg_1),
        .O(\wl_loop[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[1]_i_5 
       (.I0(wl_dac_set_lvl_start[1]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(wl_dac_rst_lvl_start[1]),
        .O(\wl_loop[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF808A)) 
    \wl_loop[1]_i_8 
       (.I0(set_rst_loop_reg_8),
        .I1(set_rst_loop_reg_5),
        .I2(\wl_loop_reg[5] ),
        .I3(\wl_loop[1]_i_18_n_0 ),
        .I4(\wl_loop[1]_i_19_n_0 ),
        .I5(\wl_loop[1]_i_3_0 ),
        .O(\wl_loop[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[1]_i_9 
       (.I0(wl_dac_set_lvl_start[1]),
        .I1(set_rst_loop),
        .I2(wl_dac_rst_lvl_start[1]),
        .O(set_rst_loop_reg_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wl_loop[2]_i_1 
       (.I0(\wl_loop[2]_i_2_n_0 ),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\wl_loop[2]_i_3_n_0 ),
        .I3(\wl_loop_reg[1]_1 ),
        .I4(\wl_loop[2]_i_4_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [2]));
  LUT4 #(
    .INIT(16'h4700)) 
    \wl_loop[2]_i_10 
       (.I0(next_wl_loop0[2]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_14),
        .I3(set_rst_loop_reg),
        .O(\wl_loop[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[2]_i_15 
       (.I0(wl_dac_set_lvl_start[2]),
        .I1(set_rst_loop),
        .I2(wl_dac_rst_lvl_start[2]),
        .O(set_rst_loop_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[2]_i_16 
       (.I0(next_wl_loop0[2]),
        .I1(set_rst_loop_reg_7),
        .I2(Q[2]),
        .O(\wl_loop[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wl_loop[2]_i_17 
       (.I0(next_wl_loop0[2]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_14),
        .I3(set_rst_loop_reg_10),
        .I4(set_rst_loop_reg_17),
        .O(\wl_loop[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[2]_i_2 
       (.I0(wl_dac_set_lvl_start[2]),
        .I1(\bsl_loop_reg[2] ),
        .I2(wl_dac_rst_lvl_start[2]),
        .O(\wl_loop[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_21 
       (.I0(\prog_cnfg_bits_reg[3]_12 [45]),
        .I1(\prog_cnfg_bits_reg[2]_13 [45]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [45]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [45]),
        .O(\wl_loop[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_22 
       (.I0(\prog_cnfg_bits_reg[7]_8 [45]),
        .I1(\prog_cnfg_bits_reg[6]_9 [45]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [45]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [45]),
        .O(\wl_loop[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_23 
       (.I0(\prog_cnfg_bits_reg[11]_4 [45]),
        .I1(\prog_cnfg_bits_reg[10]_5 [45]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [45]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [45]),
        .O(\wl_loop[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_24 
       (.I0(\prog_cnfg_bits_reg[15]_0 [45]),
        .I1(\prog_cnfg_bits_reg[14]_1 [45]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [45]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [45]),
        .O(\wl_loop[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_25 
       (.I0(\prog_cnfg_bits_reg[3]_12 [111]),
        .I1(\prog_cnfg_bits_reg[2]_13 [111]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [111]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [111]),
        .O(\wl_loop[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_26 
       (.I0(\prog_cnfg_bits_reg[7]_8 [111]),
        .I1(\prog_cnfg_bits_reg[6]_9 [111]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [111]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [111]),
        .O(\wl_loop[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_27 
       (.I0(\prog_cnfg_bits_reg[11]_4 [111]),
        .I1(\prog_cnfg_bits_reg[10]_5 [111]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [111]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [111]),
        .O(\wl_loop[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[2]_i_28 
       (.I0(\prog_cnfg_bits_reg[15]_0 [111]),
        .I1(\prog_cnfg_bits_reg[14]_1 [111]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [111]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [111]),
        .O(\wl_loop[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8BBB8)) 
    \wl_loop[2]_i_3 
       (.I0(\wl_loop_reg[2] ),
        .I1(set_rst_loop_reg_1),
        .I2(\wl_loop[2]_i_8_n_0 ),
        .I3(\wl_loop_reg[2]_0 ),
        .I4(set_rst_loop_reg_22),
        .I5(\wl_loop[2]_i_10_n_0 ),
        .O(\wl_loop[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[2]_i_4 
       (.I0(wl_dac_set_lvl_start[2]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(wl_dac_rst_lvl_start[2]),
        .O(\wl_loop[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \wl_loop[2]_i_8 
       (.I0(set_rst_loop_reg_8),
        .I1(set_rst_loop_reg_14),
        .I2(\wl_loop_reg[5] ),
        .I3(\wl_loop[2]_i_16_n_0 ),
        .I4(\wl_loop[2]_i_17_n_0 ),
        .I5(\wl_loop[2]_i_3_0 ),
        .O(\wl_loop[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \wl_loop[3]_i_1 
       (.I0(\wl_loop[3]_i_2_n_0 ),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\wl_loop[3]_i_3_n_0 ),
        .I3(\wl_loop[3]_i_4_n_0 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\wl_loop[3]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_10 
       (.I0(wl_dac_set_lvl_start[3]),
        .I1(set_rst_loop),
        .I2(wl_dac_rst_lvl_start[3]),
        .O(set_rst_loop_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[3]_i_11 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[3]_i_8_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\wl_loop[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \wl_loop[3]_i_12 
       (.I0(set_rst_loop_reg_8),
        .I1(set_rst_loop_reg_4),
        .I2(\wl_loop_reg[5] ),
        .I3(\wl_loop[3]_i_19_n_0 ),
        .I4(\wl_loop[3]_i_20_n_0 ),
        .I5(\wl_loop[3]_i_4_0 ),
        .O(\wl_loop[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_19 
       (.I0(next_wl_loop0[3]),
        .I1(set_rst_loop_reg_7),
        .I2(Q[3]),
        .O(\wl_loop[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_2 
       (.I0(wl_dac_set_lvl_start[3]),
        .I1(\bsl_loop_reg[2] ),
        .I2(wl_dac_rst_lvl_start[3]),
        .O(\wl_loop[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_20 
       (.I0(\wl_loop[3]_i_8_n_0 ),
        .I1(set_rst_loop_reg_10),
        .I2(set_rst_loop_reg_17),
        .O(\wl_loop[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_22 
       (.I0(\prog_cnfg_bits_reg[3]_12 [46]),
        .I1(\prog_cnfg_bits_reg[2]_13 [46]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [46]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [46]),
        .O(\wl_loop[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_23 
       (.I0(\prog_cnfg_bits_reg[7]_8 [46]),
        .I1(\prog_cnfg_bits_reg[6]_9 [46]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [46]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [46]),
        .O(\wl_loop[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_24 
       (.I0(\prog_cnfg_bits_reg[11]_4 [46]),
        .I1(\prog_cnfg_bits_reg[10]_5 [46]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [46]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [46]),
        .O(\wl_loop[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_25 
       (.I0(\prog_cnfg_bits_reg[15]_0 [46]),
        .I1(\prog_cnfg_bits_reg[14]_1 [46]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [46]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [46]),
        .O(\wl_loop[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_26 
       (.I0(\prog_cnfg_bits_reg[3]_12 [112]),
        .I1(\prog_cnfg_bits_reg[2]_13 [112]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [112]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [112]),
        .O(\wl_loop[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_27 
       (.I0(\prog_cnfg_bits_reg[7]_8 [112]),
        .I1(\prog_cnfg_bits_reg[6]_9 [112]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [112]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [112]),
        .O(\wl_loop[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_28 
       (.I0(\prog_cnfg_bits_reg[11]_4 [112]),
        .I1(\prog_cnfg_bits_reg[10]_5 [112]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [112]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [112]),
        .O(\wl_loop[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_29 
       (.I0(\prog_cnfg_bits_reg[15]_0 [112]),
        .I1(\prog_cnfg_bits_reg[14]_1 [112]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [112]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [112]),
        .O(\wl_loop[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2EEE22E200000000)) 
    \wl_loop[3]_i_3 
       (.I0(\wl_loop[3]_i_8_n_0 ),
        .I1(set_rst_loop_reg),
        .I2(\wl_loop_reg[7]_1 ),
        .I3(\wl_loop_reg[3]_0 ),
        .I4(set_rst_loop_reg_4),
        .I5(set_rst_loop_reg_1),
        .O(\wl_loop[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABBBAB)) 
    \wl_loop[3]_i_4 
       (.I0(\wl_loop[3]_i_11_n_0 ),
        .I1(\wl_loop[3]_i_12_n_0 ),
        .I2(set_rst_loop_reg_4),
        .I3(\wl_loop_reg[1]_2 ),
        .I4(\wl_loop_reg[3]_1 ),
        .I5(set_rst_loop_reg_22),
        .O(\wl_loop[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_48 
       (.I0(\prog_cnfg_bits_reg[3]_12 [62]),
        .I1(\prog_cnfg_bits_reg[2]_13 [62]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [62]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [62]),
        .O(\wl_loop[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_49 
       (.I0(\prog_cnfg_bits_reg[7]_8 [62]),
        .I1(\prog_cnfg_bits_reg[6]_9 [62]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [62]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [62]),
        .O(\wl_loop[3]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_5 
       (.I0(wl_dac_set_lvl_start[3]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(wl_dac_rst_lvl_start[3]),
        .O(\wl_loop[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_50 
       (.I0(\prog_cnfg_bits_reg[11]_4 [62]),
        .I1(\prog_cnfg_bits_reg[10]_5 [62]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [62]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [62]),
        .O(\wl_loop[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_51 
       (.I0(\prog_cnfg_bits_reg[15]_0 [62]),
        .I1(\prog_cnfg_bits_reg[14]_1 [62]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [62]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [62]),
        .O(\wl_loop[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_54 
       (.I0(\prog_cnfg_bits_reg[3]_12 [61]),
        .I1(\prog_cnfg_bits_reg[2]_13 [61]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [61]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [61]),
        .O(\wl_loop[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_55 
       (.I0(\prog_cnfg_bits_reg[7]_8 [61]),
        .I1(\prog_cnfg_bits_reg[6]_9 [61]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [61]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [61]),
        .O(\wl_loop[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_56 
       (.I0(\prog_cnfg_bits_reg[11]_4 [61]),
        .I1(\prog_cnfg_bits_reg[10]_5 [61]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [61]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [61]),
        .O(\wl_loop[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_57 
       (.I0(\prog_cnfg_bits_reg[15]_0 [61]),
        .I1(\prog_cnfg_bits_reg[14]_1 [61]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [61]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [61]),
        .O(\wl_loop[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_60 
       (.I0(\prog_cnfg_bits_reg[3]_12 [60]),
        .I1(\prog_cnfg_bits_reg[2]_13 [60]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [60]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [60]),
        .O(\wl_loop[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_61 
       (.I0(\prog_cnfg_bits_reg[7]_8 [60]),
        .I1(\prog_cnfg_bits_reg[6]_9 [60]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [60]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [60]),
        .O(\wl_loop[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_62 
       (.I0(\prog_cnfg_bits_reg[11]_4 [60]),
        .I1(\prog_cnfg_bits_reg[10]_5 [60]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [60]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [60]),
        .O(\wl_loop[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_63 
       (.I0(\prog_cnfg_bits_reg[15]_0 [60]),
        .I1(\prog_cnfg_bits_reg[14]_1 [60]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [60]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [60]),
        .O(\wl_loop[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_66 
       (.I0(\prog_cnfg_bits_reg[3]_12 [59]),
        .I1(\prog_cnfg_bits_reg[2]_13 [59]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [59]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [59]),
        .O(\wl_loop[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_67 
       (.I0(\prog_cnfg_bits_reg[7]_8 [59]),
        .I1(\prog_cnfg_bits_reg[6]_9 [59]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [59]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [59]),
        .O(\wl_loop[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_68 
       (.I0(\prog_cnfg_bits_reg[11]_4 [59]),
        .I1(\prog_cnfg_bits_reg[10]_5 [59]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [59]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [59]),
        .O(\wl_loop[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_69 
       (.I0(\prog_cnfg_bits_reg[15]_0 [59]),
        .I1(\prog_cnfg_bits_reg[14]_1 [59]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [59]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [59]),
        .O(\wl_loop[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_70 
       (.I0(\prog_cnfg_bits_reg[3]_12 [128]),
        .I1(\prog_cnfg_bits_reg[2]_13 [128]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [128]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [128]),
        .O(\wl_loop[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_71 
       (.I0(\prog_cnfg_bits_reg[7]_8 [128]),
        .I1(\prog_cnfg_bits_reg[6]_9 [128]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [128]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [128]),
        .O(\wl_loop[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_72 
       (.I0(\prog_cnfg_bits_reg[11]_4 [128]),
        .I1(\prog_cnfg_bits_reg[10]_5 [128]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [128]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [128]),
        .O(\wl_loop[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_73 
       (.I0(\prog_cnfg_bits_reg[15]_0 [128]),
        .I1(\prog_cnfg_bits_reg[14]_1 [128]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [128]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [128]),
        .O(\wl_loop[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_74 
       (.I0(\prog_cnfg_bits_reg[3]_12 [127]),
        .I1(\prog_cnfg_bits_reg[2]_13 [127]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [127]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [127]),
        .O(\wl_loop[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_75 
       (.I0(\prog_cnfg_bits_reg[7]_8 [127]),
        .I1(\prog_cnfg_bits_reg[6]_9 [127]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [127]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [127]),
        .O(\wl_loop[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_76 
       (.I0(\prog_cnfg_bits_reg[11]_4 [127]),
        .I1(\prog_cnfg_bits_reg[10]_5 [127]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [127]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [127]),
        .O(\wl_loop[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_77 
       (.I0(\prog_cnfg_bits_reg[15]_0 [127]),
        .I1(\prog_cnfg_bits_reg[14]_1 [127]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [127]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [127]),
        .O(\wl_loop[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_78 
       (.I0(\prog_cnfg_bits_reg[3]_12 [126]),
        .I1(\prog_cnfg_bits_reg[2]_13 [126]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [126]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [126]),
        .O(\wl_loop[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_79 
       (.I0(\prog_cnfg_bits_reg[7]_8 [126]),
        .I1(\prog_cnfg_bits_reg[6]_9 [126]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [126]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [126]),
        .O(\wl_loop[3]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[3]_i_8 
       (.I0(next_wl_loop0[3]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_4),
        .O(\wl_loop[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_80 
       (.I0(\prog_cnfg_bits_reg[11]_4 [126]),
        .I1(\prog_cnfg_bits_reg[10]_5 [126]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [126]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [126]),
        .O(\wl_loop[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_81 
       (.I0(\prog_cnfg_bits_reg[15]_0 [126]),
        .I1(\prog_cnfg_bits_reg[14]_1 [126]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [126]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [126]),
        .O(\wl_loop[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_82 
       (.I0(\prog_cnfg_bits_reg[3]_12 [125]),
        .I1(\prog_cnfg_bits_reg[2]_13 [125]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [125]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [125]),
        .O(\wl_loop[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_83 
       (.I0(\prog_cnfg_bits_reg[7]_8 [125]),
        .I1(\prog_cnfg_bits_reg[6]_9 [125]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [125]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [125]),
        .O(\wl_loop[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_84 
       (.I0(\prog_cnfg_bits_reg[11]_4 [125]),
        .I1(\prog_cnfg_bits_reg[10]_5 [125]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [125]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [125]),
        .O(\wl_loop[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[3]_i_85 
       (.I0(\prog_cnfg_bits_reg[15]_0 [125]),
        .I1(\prog_cnfg_bits_reg[14]_1 [125]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [125]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [125]),
        .O(\wl_loop[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \wl_loop[4]_i_1 
       (.I0(\wl_loop_reg[4] ),
        .I1(\wl_loop[4]_i_3_n_0 ),
        .I2(\wl_loop[4]_i_4_n_0 ),
        .I3(\wl_loop[4]_i_5_n_0 ),
        .I4(\wl_loop[4]_i_6_n_0 ),
        .I5(\wl_loop[4]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[4]_i_10 
       (.I0(next_wl_loop0[4]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_9),
        .O(\wl_loop[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[4]_i_12 
       (.I0(\rangei_reg[3]_rep__0_1 [1]),
        .I1(set_rst_loop),
        .I2(\rangei_reg[3]_rep__0 [1]),
        .O(set_rst_loop_reg_9));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \wl_loop[4]_i_14 
       (.I0(Q[4]),
        .I1(set_rst_loop_reg_7),
        .I2(next_wl_loop0[4]),
        .I3(\wl_loop_reg[5] ),
        .I4(set_rst_loop_reg_9),
        .I5(set_rst_loop_reg_8),
        .O(\wl_loop[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \wl_loop[4]_i_21 
       (.I0(\pw_loop_reg[4] ),
        .I1(\prdata_sr[152]_i_29 ),
        .I2(\prdata_sr[152]_i_29_0 ),
        .I3(\pw_loop[7]_i_50_n_0 ),
        .I4(\pw_loop[5]_i_19_n_0 ),
        .I5(\prdata_sr[152]_i_29_1 ),
        .O(\pw_loop_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_22 
       (.I0(\prog_cnfg_bits_reg[3]_12 [47]),
        .I1(\prog_cnfg_bits_reg[2]_13 [47]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [47]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [47]),
        .O(\wl_loop[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_23 
       (.I0(\prog_cnfg_bits_reg[7]_8 [47]),
        .I1(\prog_cnfg_bits_reg[6]_9 [47]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [47]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [47]),
        .O(\wl_loop[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_24 
       (.I0(\prog_cnfg_bits_reg[11]_4 [47]),
        .I1(\prog_cnfg_bits_reg[10]_5 [47]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [47]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [47]),
        .O(\wl_loop[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_25 
       (.I0(\prog_cnfg_bits_reg[15]_0 [47]),
        .I1(\prog_cnfg_bits_reg[14]_1 [47]),
        .I2(\bsl_loop_reg[4]_i_176_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [47]),
        .I4(\bsl_loop_reg[4]_i_176_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [47]),
        .O(\wl_loop[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_26 
       (.I0(\prog_cnfg_bits_reg[3]_12 [113]),
        .I1(\prog_cnfg_bits_reg[2]_13 [113]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [113]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [113]),
        .O(\wl_loop[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_27 
       (.I0(\prog_cnfg_bits_reg[7]_8 [113]),
        .I1(\prog_cnfg_bits_reg[6]_9 [113]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [113]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [113]),
        .O(\wl_loop[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_28 
       (.I0(\prog_cnfg_bits_reg[11]_4 [113]),
        .I1(\prog_cnfg_bits_reg[10]_5 [113]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [113]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [113]),
        .O(\wl_loop[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[4]_i_29 
       (.I0(\prog_cnfg_bits_reg[15]_0 [113]),
        .I1(\prog_cnfg_bits_reg[14]_1 [113]),
        .I2(\wl_loop_reg[4]_i_19_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [113]),
        .I4(\wl_loop_reg[4]_i_19_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [113]),
        .O(\wl_loop[4]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[4]_i_3 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[4]_i_10_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\wl_loop[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \wl_loop[4]_i_4 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(\wl_loop_reg[4]_1 ),
        .I2(\bsl_loop[4]_i_23_n_0 ),
        .I3(set_rst_loop_reg_9),
        .I4(\wl_loop_reg[1]_2 ),
        .I5(\wl_loop_reg[4]_2 ),
        .O(\wl_loop[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \wl_loop[4]_i_5 
       (.I0(set_rst_loop_reg),
        .I1(\wl_loop[4]_i_10_n_0 ),
        .I2(set_rst_loop_reg_10),
        .I3(\wl_loop[4]_i_14_n_0 ),
        .O(\wl_loop[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \wl_loop[4]_i_6 
       (.I0(\wl_loop_reg[1]_0 ),
        .I1(set_rst_loop_reg_1),
        .I2(\wl_loop_reg[4]_0 ),
        .I3(set_rst_loop_reg),
        .I4(\wl_loop[4]_i_10_n_0 ),
        .O(\wl_loop[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \wl_loop[4]_i_7 
       (.I0(\rangei_reg[3]_rep__0 [1]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(\rangei_reg[3]_rep__0_1 [1]),
        .I3(\wl_loop_reg[1]_1 ),
        .O(\wl_loop[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \wl_loop[5]_i_1 
       (.I0(\wl_loop[5]_i_2_n_0 ),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\wl_loop[5]_i_3_n_0 ),
        .I3(\wl_loop[5]_i_4_n_0 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\wl_loop[5]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[5]_i_11 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[5]_i_12_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\wl_loop[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[5]_i_12 
       (.I0(next_wl_loop0[5]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_3),
        .O(\wl_loop[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[5]_i_18 
       (.I0(next_wl_loop0[5]),
        .I1(set_rst_loop_reg_7),
        .I2(Q[5]),
        .O(\wl_loop[5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wl_loop[5]_i_19 
       (.I0(set_rst_loop_reg),
        .I1(set_rst_loop_reg_10),
        .I2(\wl_loop[5]_i_12_n_0 ),
        .O(\wl_loop[5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[5]_i_2 
       (.I0(wl_dac_set_lvl_start[5]),
        .I1(\bsl_loop_reg[2] ),
        .I2(wl_dac_rst_lvl_start[5]),
        .O(\wl_loop[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_21 
       (.I0(\prog_cnfg_bits_reg[3]_12 [48]),
        .I1(\prog_cnfg_bits_reg[2]_13 [48]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [48]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [48]),
        .O(\wl_loop[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_22 
       (.I0(\prog_cnfg_bits_reg[7]_8 [48]),
        .I1(\prog_cnfg_bits_reg[6]_9 [48]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [48]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [48]),
        .O(\wl_loop[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_23 
       (.I0(\prog_cnfg_bits_reg[11]_4 [48]),
        .I1(\prog_cnfg_bits_reg[10]_5 [48]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [48]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [48]),
        .O(\wl_loop[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_24 
       (.I0(\prog_cnfg_bits_reg[15]_0 [48]),
        .I1(\prog_cnfg_bits_reg[14]_1 [48]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [48]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [48]),
        .O(\wl_loop[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_25 
       (.I0(\prog_cnfg_bits_reg[3]_12 [114]),
        .I1(\prog_cnfg_bits_reg[2]_13 [114]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [114]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [114]),
        .O(\wl_loop[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_26 
       (.I0(\prog_cnfg_bits_reg[7]_8 [114]),
        .I1(\prog_cnfg_bits_reg[6]_9 [114]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [114]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [114]),
        .O(\wl_loop[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_27 
       (.I0(\prog_cnfg_bits_reg[11]_4 [114]),
        .I1(\prog_cnfg_bits_reg[10]_5 [114]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [114]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [114]),
        .O(\wl_loop[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[5]_i_28 
       (.I0(\prog_cnfg_bits_reg[15]_0 [114]),
        .I1(\prog_cnfg_bits_reg[14]_1 [114]),
        .I2(\bsl_loop_reg[4]_i_160_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [114]),
        .I4(\bsl_loop_reg[4]_i_160_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [114]),
        .O(\wl_loop[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \wl_loop[5]_i_3 
       (.I0(\wl_loop[5]_i_8_n_0 ),
        .I1(set_rst_loop_reg_3),
        .I2(\wl_loop_reg[1]_2 ),
        .I3(\wl_loop_reg[5]_2 ),
        .I4(set_rst_loop_reg_22),
        .I5(\wl_loop[5]_i_11_n_0 ),
        .O(\wl_loop[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EEE22E200000000)) 
    \wl_loop[5]_i_4 
       (.I0(\wl_loop[5]_i_12_n_0 ),
        .I1(set_rst_loop_reg),
        .I2(\wl_loop_reg[7]_1 ),
        .I3(\wl_loop_reg[5]_1 ),
        .I4(set_rst_loop_reg_3),
        .I5(set_rst_loop_reg_1),
        .O(\wl_loop[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[5]_i_5 
       (.I0(wl_dac_set_lvl_start[5]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(wl_dac_rst_lvl_start[5]),
        .O(\wl_loop[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \wl_loop[5]_i_8 
       (.I0(set_rst_loop_reg_8),
        .I1(set_rst_loop_reg_3),
        .I2(\wl_loop_reg[5] ),
        .I3(\wl_loop[5]_i_18_n_0 ),
        .I4(\wl_loop[5]_i_19_n_0 ),
        .I5(\wl_loop[5]_i_3_0 ),
        .O(\wl_loop[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[5]_i_9 
       (.I0(wl_dac_set_lvl_start[5]),
        .I1(set_rst_loop),
        .I2(wl_dac_rst_lvl_start[5]),
        .O(set_rst_loop_reg_3));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \wl_loop[6]_i_1 
       (.I0(\wl_loop[6]_i_2_n_0 ),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\wl_loop[6]_i_3_n_0 ),
        .I3(\wl_loop[6]_i_4_n_0 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\wl_loop[6]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[6]_i_11 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[6]_i_12_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\wl_loop[6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[6]_i_12 
       (.I0(next_wl_loop0[6]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_2),
        .O(\wl_loop[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \wl_loop[6]_i_18 
       (.I0(Q[6]),
        .I1(set_rst_loop_reg_7),
        .I2(next_wl_loop0[6]),
        .I3(\wl_loop_reg[5] ),
        .I4(set_rst_loop_reg_2),
        .I5(set_rst_loop_reg_8),
        .O(\wl_loop[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[6]_i_2 
       (.I0(wl_dac_set_lvl_start[6]),
        .I1(\bsl_loop_reg[2] ),
        .I2(wl_dac_rst_lvl_start[6]),
        .O(\wl_loop[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_20 
       (.I0(\prog_cnfg_bits_reg[3]_12 [49]),
        .I1(\prog_cnfg_bits_reg[2]_13 [49]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [49]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [49]),
        .O(\wl_loop[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_21 
       (.I0(\prog_cnfg_bits_reg[7]_8 [49]),
        .I1(\prog_cnfg_bits_reg[6]_9 [49]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [49]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [49]),
        .O(\wl_loop[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_22 
       (.I0(\prog_cnfg_bits_reg[11]_4 [49]),
        .I1(\prog_cnfg_bits_reg[10]_5 [49]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [49]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [49]),
        .O(\wl_loop[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_23 
       (.I0(\prog_cnfg_bits_reg[15]_0 [49]),
        .I1(\prog_cnfg_bits_reg[14]_1 [49]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [49]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [49]),
        .O(\wl_loop[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_24 
       (.I0(\prog_cnfg_bits_reg[3]_12 [115]),
        .I1(\prog_cnfg_bits_reg[2]_13 [115]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [115]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [115]),
        .O(\wl_loop[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_25 
       (.I0(\prog_cnfg_bits_reg[7]_8 [115]),
        .I1(\prog_cnfg_bits_reg[6]_9 [115]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [115]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [115]),
        .O(\wl_loop[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_26 
       (.I0(\prog_cnfg_bits_reg[11]_4 [115]),
        .I1(\prog_cnfg_bits_reg[10]_5 [115]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [115]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [115]),
        .O(\wl_loop[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[6]_i_27 
       (.I0(\prog_cnfg_bits_reg[15]_0 [115]),
        .I1(\prog_cnfg_bits_reg[14]_1 [115]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [115]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [115]),
        .O(\wl_loop[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \wl_loop[6]_i_3 
       (.I0(\wl_loop[6]_i_8_n_0 ),
        .I1(set_rst_loop_reg_2),
        .I2(\wl_loop_reg[1]_2 ),
        .I3(\wl_loop_reg[6]_0 ),
        .I4(set_rst_loop_reg_22),
        .I5(\wl_loop[6]_i_11_n_0 ),
        .O(\wl_loop[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \wl_loop[6]_i_4 
       (.I0(\wl_loop[6]_i_12_n_0 ),
        .I1(set_rst_loop_reg),
        .I2(set_rst_loop_reg_2),
        .I3(\wl_loop_reg[7]_1 ),
        .I4(\wl_loop_reg[6] ),
        .I5(set_rst_loop_reg_1),
        .O(\wl_loop[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[6]_i_5 
       (.I0(wl_dac_set_lvl_start[6]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(wl_dac_rst_lvl_start[6]),
        .O(\wl_loop[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    \wl_loop[6]_i_8 
       (.I0(\wl_loop[6]_i_18_n_0 ),
        .I1(\wl_loop[6]_i_12_n_0 ),
        .I2(set_rst_loop_reg_10),
        .I3(set_rst_loop_reg_17),
        .I4(\wl_loop[6]_i_3_0 ),
        .O(\wl_loop[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[6]_i_9 
       (.I0(wl_dac_set_lvl_start[6]),
        .I1(set_rst_loop),
        .I2(wl_dac_rst_lvl_start[6]),
        .O(set_rst_loop_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_100 
       (.I0(\prog_cnfg_bits_reg[11]_4 [64]),
        .I1(\prog_cnfg_bits_reg[10]_5 [64]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [64]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [64]),
        .O(\wl_loop[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_101 
       (.I0(\prog_cnfg_bits_reg[15]_0 [64]),
        .I1(\prog_cnfg_bits_reg[14]_1 [64]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [64]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [64]),
        .O(\wl_loop[7]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_104 
       (.I0(\prog_cnfg_bits_reg[3]_12 [63]),
        .I1(\prog_cnfg_bits_reg[2]_13 [63]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [63]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [63]),
        .O(\wl_loop[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_105 
       (.I0(\prog_cnfg_bits_reg[7]_8 [63]),
        .I1(\prog_cnfg_bits_reg[6]_9 [63]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [63]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [63]),
        .O(\wl_loop[7]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_106 
       (.I0(\prog_cnfg_bits_reg[11]_4 [63]),
        .I1(\prog_cnfg_bits_reg[10]_5 [63]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [63]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [63]),
        .O(\wl_loop[7]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_107 
       (.I0(\prog_cnfg_bits_reg[15]_0 [63]),
        .I1(\prog_cnfg_bits_reg[14]_1 [63]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [63]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [63]),
        .O(\wl_loop[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h417D7D14D77D7D7D)) 
    \wl_loop[7]_i_108 
       (.I0(\bsl_loop[4]_i_150_n_0 ),
        .I1(\pw_loop_reg[0]_1 [1]),
        .I2(\bsl_loop[2]_i_20_n_0 ),
        .I3(\pw_loop_reg[0]_1 [0]),
        .I4(set_rst_loop_reg_36),
        .I5(\bsl_loop[4]_i_148_n_0 ),
        .O(\wl_loop[7]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h077F)) 
    \wl_loop[7]_i_110 
       (.I0(set_rst_loop_reg_36),
        .I1(\pw_loop_reg[0]_1 [0]),
        .I2(\pw_loop_reg[0]_1 [1]),
        .I3(\bsl_loop[2]_i_20_n_0 ),
        .O(\bsl_loop_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_111 
       (.I0(\prog_cnfg_bits_reg[3]_12 [132]),
        .I1(\prog_cnfg_bits_reg[2]_13 [132]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [132]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [132]),
        .O(\wl_loop[7]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_112 
       (.I0(\prog_cnfg_bits_reg[7]_8 [132]),
        .I1(\prog_cnfg_bits_reg[6]_9 [132]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [132]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [132]),
        .O(\wl_loop[7]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_113 
       (.I0(\prog_cnfg_bits_reg[11]_4 [132]),
        .I1(\prog_cnfg_bits_reg[10]_5 [132]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [132]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [132]),
        .O(\wl_loop[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_114 
       (.I0(\prog_cnfg_bits_reg[15]_0 [132]),
        .I1(\prog_cnfg_bits_reg[14]_1 [132]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [132]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [132]),
        .O(\wl_loop[7]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_115 
       (.I0(\prog_cnfg_bits_reg[3]_12 [131]),
        .I1(\prog_cnfg_bits_reg[2]_13 [131]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [131]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [131]),
        .O(\wl_loop[7]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_116 
       (.I0(\prog_cnfg_bits_reg[7]_8 [131]),
        .I1(\prog_cnfg_bits_reg[6]_9 [131]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [131]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [131]),
        .O(\wl_loop[7]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_117 
       (.I0(\prog_cnfg_bits_reg[11]_4 [131]),
        .I1(\prog_cnfg_bits_reg[10]_5 [131]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [131]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [131]),
        .O(\wl_loop[7]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_118 
       (.I0(\prog_cnfg_bits_reg[15]_0 [131]),
        .I1(\prog_cnfg_bits_reg[14]_1 [131]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [131]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [131]),
        .O(\wl_loop[7]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_119 
       (.I0(\prog_cnfg_bits_reg[3]_12 [130]),
        .I1(\prog_cnfg_bits_reg[2]_13 [130]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [130]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [130]),
        .O(\wl_loop[7]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_120 
       (.I0(\prog_cnfg_bits_reg[7]_8 [130]),
        .I1(\prog_cnfg_bits_reg[6]_9 [130]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [130]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [130]),
        .O(\wl_loop[7]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_121 
       (.I0(\prog_cnfg_bits_reg[11]_4 [130]),
        .I1(\prog_cnfg_bits_reg[10]_5 [130]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [130]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [130]),
        .O(\wl_loop[7]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_122 
       (.I0(\prog_cnfg_bits_reg[15]_0 [130]),
        .I1(\prog_cnfg_bits_reg[14]_1 [130]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [130]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [130]),
        .O(\wl_loop[7]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_123 
       (.I0(\prog_cnfg_bits_reg[3]_12 [129]),
        .I1(\prog_cnfg_bits_reg[2]_13 [129]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [129]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [129]),
        .O(\wl_loop[7]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_124 
       (.I0(\prog_cnfg_bits_reg[7]_8 [129]),
        .I1(\prog_cnfg_bits_reg[6]_9 [129]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [129]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [129]),
        .O(\wl_loop[7]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_125 
       (.I0(\prog_cnfg_bits_reg[11]_4 [129]),
        .I1(\prog_cnfg_bits_reg[10]_5 [129]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [129]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [129]),
        .O(\wl_loop[7]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_126 
       (.I0(\prog_cnfg_bits_reg[15]_0 [129]),
        .I1(\prog_cnfg_bits_reg[14]_1 [129]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [129]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [129]),
        .O(\wl_loop[7]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[7]_i_16 
       (.I0(next_wl_loop0[7]),
        .I1(\wl_loop_reg[3] ),
        .I2(set_rst_loop_reg_0),
        .O(\wl_loop[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[7]_i_17 
       (.I0(wl_dac_set_lvl_start[7]),
        .I1(set_rst_loop),
        .I2(wl_dac_rst_lvl_start[7]),
        .O(set_rst_loop_reg_0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \wl_loop[7]_i_2 
       (.I0(\wl_loop[7]_i_3_n_0 ),
        .I1(\wl_loop_reg[1]_0 ),
        .I2(\wl_loop[7]_i_5_n_0 ),
        .I3(\wl_loop[7]_i_6_n_0 ),
        .I4(\wl_loop_reg[1]_1 ),
        .I5(\wl_loop[7]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[2]_rep [7]));
  LUT2 #(
    .INIT(4'h2)) 
    \wl_loop[7]_i_20 
       (.I0(set_rst_loop_reg_17),
        .I1(\bsl_loop[4]_i_22_n_0 ),
        .O(set_rst_loop_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \wl_loop[7]_i_21 
       (.I0(set_rst_loop_reg_1),
        .I1(\wl_loop[7]_i_16_n_0 ),
        .I2(set_rst_loop_reg),
        .O(\wl_loop[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    \wl_loop[7]_i_22 
       (.I0(\wl_loop[7]_i_41_n_0 ),
        .I1(\wl_loop[7]_i_16_n_0 ),
        .I2(set_rst_loop_reg_10),
        .I3(set_rst_loop_reg_17),
        .I4(\wl_loop[7]_i_6_0 ),
        .O(\wl_loop[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wl_loop[7]_i_25 
       (.I0(\bsl_loop[4]_i_22_n_0 ),
        .I1(\bsl_loop[4]_i_23_n_0 ),
        .O(set_rst_loop_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[7]_i_3 
       (.I0(wl_dac_set_lvl_start[7]),
        .I1(\bsl_loop_reg[2] ),
        .I2(wl_dac_rst_lvl_start[7]),
        .O(\wl_loop[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \wl_loop[7]_i_41 
       (.I0(Q[7]),
        .I1(set_rst_loop_reg_7),
        .I2(next_wl_loop0[7]),
        .I3(\wl_loop_reg[5] ),
        .I4(set_rst_loop_reg_0),
        .I5(set_rst_loop_reg_8),
        .O(\wl_loop[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \wl_loop[7]_i_44 
       (.I0(\wl_loop[7]_i_67_n_0 ),
        .I1(next_pw_loop0[0]),
        .I2(set_rst_loop_reg_7),
        .I3(\pw_loop[7]_i_26_0 [0]),
        .I4(\wl_loop[7]_i_68_n_0 ),
        .I5(\wl_loop[7]_i_69_n_0 ),
        .O(\pw_loop_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_47 
       (.I0(\prog_cnfg_bits_reg[3]_12 [50]),
        .I1(\prog_cnfg_bits_reg[2]_13 [50]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [50]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [50]),
        .O(\wl_loop[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_48 
       (.I0(\prog_cnfg_bits_reg[7]_8 [50]),
        .I1(\prog_cnfg_bits_reg[6]_9 [50]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [50]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [50]),
        .O(\wl_loop[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_49 
       (.I0(\prog_cnfg_bits_reg[11]_4 [50]),
        .I1(\prog_cnfg_bits_reg[10]_5 [50]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [50]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [50]),
        .O(\wl_loop[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h22E2EEE200000000)) 
    \wl_loop[7]_i_5 
       (.I0(\wl_loop[7]_i_16_n_0 ),
        .I1(set_rst_loop_reg),
        .I2(set_rst_loop_reg_0),
        .I3(\wl_loop_reg[7]_1 ),
        .I4(\wl_loop_reg[7]_2 ),
        .I5(set_rst_loop_reg_1),
        .O(\wl_loop[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_50 
       (.I0(\prog_cnfg_bits_reg[15]_0 [50]),
        .I1(\prog_cnfg_bits_reg[14]_1 [50]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [50]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [50]),
        .O(\wl_loop[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_51 
       (.I0(\prog_cnfg_bits_reg[3]_12 [116]),
        .I1(\prog_cnfg_bits_reg[2]_13 [116]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [116]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [116]),
        .O(\wl_loop[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_52 
       (.I0(\prog_cnfg_bits_reg[7]_8 [116]),
        .I1(\prog_cnfg_bits_reg[6]_9 [116]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [116]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [116]),
        .O(\wl_loop[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_53 
       (.I0(\prog_cnfg_bits_reg[11]_4 [116]),
        .I1(\prog_cnfg_bits_reg[10]_5 [116]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [116]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [116]),
        .O(\wl_loop[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_54 
       (.I0(\prog_cnfg_bits_reg[15]_0 [116]),
        .I1(\prog_cnfg_bits_reg[14]_1 [116]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [116]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [116]),
        .O(\wl_loop[7]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \wl_loop[7]_i_59 
       (.I0(\pw_loop[6]_i_20_n_0 ),
        .I1(\bsl_loop[4]_i_103_n_0 ),
        .I2(\pw_loop[7]_i_50_n_0 ),
        .I3(\bsl_loop[4]_i_102_n_0 ),
        .O(\wl_loop[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABBBAB)) 
    \wl_loop[7]_i_6 
       (.I0(\wl_loop[7]_i_21_n_0 ),
        .I1(\wl_loop[7]_i_22_n_0 ),
        .I2(set_rst_loop_reg_0),
        .I3(\wl_loop_reg[1]_2 ),
        .I4(\wl_loop_reg[7]_3 ),
        .I5(set_rst_loop_reg_22),
        .O(\wl_loop[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \wl_loop[7]_i_60 
       (.I0(\pw_loop[5]_i_19_n_0 ),
        .I1(\bsl_loop[4]_i_104_n_0 ),
        .I2(\pw_loop[7]_i_26_0 [4]),
        .I3(set_rst_loop_reg_7),
        .I4(next_pw_loop0[4]),
        .I5(\bsl_loop[4]_i_105_n_0 ),
        .O(\wl_loop[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h00E200E2E2FF00E2)) 
    \wl_loop[7]_i_61 
       (.I0(\pw_loop[7]_i_26_0 [3]),
        .I1(set_rst_loop_reg_7),
        .I2(next_pw_loop0[3]),
        .I3(\bsl_loop[4]_i_106_n_0 ),
        .I4(\pw_loop[2]_i_19_n_0 ),
        .I5(\bsl_loop[4]_i_107_n_0 ),
        .O(\wl_loop[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFF222F2)) 
    \wl_loop[7]_i_62 
       (.I0(\pw_loop[0]_i_19_n_0 ),
        .I1(\bsl_loop[4]_i_109_n_0 ),
        .I2(\pw_loop[7]_i_26_0 [1]),
        .I3(set_rst_loop_reg_7),
        .I4(next_pw_loop0[1]),
        .I5(\bsl_loop[4]_i_108_n_0 ),
        .O(\wl_loop[7]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wl_loop[7]_i_63 
       (.I0(\pw_loop[7]_i_50_n_0 ),
        .I1(\bsl_loop[4]_i_102_n_0 ),
        .I2(\bsl_loop[4]_i_103_n_0 ),
        .I3(\pw_loop[6]_i_20_n_0 ),
        .O(\wl_loop[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h6006606060060606)) 
    \wl_loop[7]_i_64 
       (.I0(\pw_loop[5]_i_19_n_0 ),
        .I1(\bsl_loop[4]_i_104_n_0 ),
        .I2(\bsl_loop[4]_i_105_n_0 ),
        .I3(next_pw_loop0[4]),
        .I4(set_rst_loop_reg_7),
        .I5(\pw_loop[7]_i_26_0 [4]),
        .O(\wl_loop[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \wl_loop[7]_i_65 
       (.I0(\pw_loop[7]_i_26_0 [3]),
        .I1(set_rst_loop_reg_7),
        .I2(next_pw_loop0[3]),
        .I3(\bsl_loop[4]_i_106_n_0 ),
        .I4(\bsl_loop[4]_i_107_n_0 ),
        .I5(\pw_loop[2]_i_19_n_0 ),
        .O(\wl_loop[7]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \wl_loop[7]_i_66 
       (.I0(\pw_loop[7]_i_26_0 [1]),
        .I1(set_rst_loop_reg_7),
        .I2(next_pw_loop0[1]),
        .I3(\bsl_loop[4]_i_108_n_0 ),
        .I4(\bsl_loop[4]_i_109_n_0 ),
        .I5(\pw_loop[0]_i_19_n_0 ),
        .O(\wl_loop[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAAEA220AAA2A)) 
    \wl_loop[7]_i_67 
       (.I0(next_pw_loop0[3]),
        .I1(\wl_loop[7]_i_82_n_0 ),
        .I2(\pw_loop[7]_i_48_0 ),
        .I3(\bsl_loop_reg[3] ),
        .I4(set_rst_loop_reg_18),
        .I5(\pw_loop[7]_i_26_0 [3]),
        .O(\wl_loop[7]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAAEA220AAA2A)) 
    \wl_loop[7]_i_68 
       (.I0(next_pw_loop0[4]),
        .I1(\wl_loop[7]_i_82_n_0 ),
        .I2(\pw_loop[7]_i_48_0 ),
        .I3(\bsl_loop_reg[3] ),
        .I4(set_rst_loop_reg_18),
        .I5(\pw_loop[7]_i_26_0 [4]),
        .O(\wl_loop[7]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAAEA220AAA2A)) 
    \wl_loop[7]_i_69 
       (.I0(next_pw_loop0[1]),
        .I1(\wl_loop[7]_i_82_n_0 ),
        .I2(\pw_loop[7]_i_48_0 ),
        .I3(\bsl_loop_reg[3] ),
        .I4(set_rst_loop_reg_18),
        .I5(\pw_loop[7]_i_26_0 [1]),
        .O(\wl_loop[7]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_loop[7]_i_7 
       (.I0(wl_dac_set_lvl_start[7]),
        .I1(\misc_cnfg_bits_reg[147]_0 [40]),
        .I2(wl_dac_rst_lvl_start[7]),
        .O(\wl_loop[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2BFFFF2B002B2B00)) 
    \wl_loop[7]_i_82 
       (.I0(\bsl_loop[4]_i_147_n_0 ),
        .I1(\bsl_loop_reg[1] ),
        .I2(\wl_loop[7]_i_108_n_0 ),
        .I3(\pw_loop[7]_i_77_0 ),
        .I4(\pw_loop[7]_i_38_n_0 ),
        .I5(set_rst_loop_reg_19),
        .O(\wl_loop[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_86 
       (.I0(\prog_cnfg_bits_reg[3]_12 [66]),
        .I1(\prog_cnfg_bits_reg[2]_13 [66]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [66]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [66]),
        .O(\wl_loop[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_87 
       (.I0(\prog_cnfg_bits_reg[7]_8 [66]),
        .I1(\prog_cnfg_bits_reg[6]_9 [66]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [66]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [66]),
        .O(\wl_loop[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_88 
       (.I0(\prog_cnfg_bits_reg[11]_4 [66]),
        .I1(\prog_cnfg_bits_reg[10]_5 [66]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [66]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [66]),
        .O(\wl_loop[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_89 
       (.I0(\prog_cnfg_bits_reg[15]_0 [66]),
        .I1(\prog_cnfg_bits_reg[14]_1 [66]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [66]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [66]),
        .O(\wl_loop[7]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_92 
       (.I0(\prog_cnfg_bits_reg[3]_12 [65]),
        .I1(\prog_cnfg_bits_reg[2]_13 [65]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [65]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [65]),
        .O(\wl_loop[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_93 
       (.I0(\prog_cnfg_bits_reg[7]_8 [65]),
        .I1(\prog_cnfg_bits_reg[6]_9 [65]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [65]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [65]),
        .O(\wl_loop[7]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_94 
       (.I0(\prog_cnfg_bits_reg[11]_4 [65]),
        .I1(\prog_cnfg_bits_reg[10]_5 [65]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[9]_6 [65]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[8]_7 [65]),
        .O(\wl_loop[7]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_95 
       (.I0(\prog_cnfg_bits_reg[15]_0 [65]),
        .I1(\prog_cnfg_bits_reg[14]_1 [65]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[13]_2 [65]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[12]_3 [65]),
        .O(\wl_loop[7]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_98 
       (.I0(\prog_cnfg_bits_reg[3]_12 [64]),
        .I1(\prog_cnfg_bits_reg[2]_13 [64]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[1]_14 [64]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[0]_15 [64]),
        .O(\wl_loop[7]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wl_loop[7]_i_99 
       (.I0(\prog_cnfg_bits_reg[7]_8 [64]),
        .I1(\prog_cnfg_bits_reg[6]_9 [64]),
        .I2(\wl_loop_reg[5]_i_16_0 ),
        .I3(\prog_cnfg_bits_reg[5]_10 [64]),
        .I4(\wl_loop_reg[5]_i_16_1 ),
        .I5(\prog_cnfg_bits_reg[4]_11 [64]),
        .O(\wl_loop[7]_i_99_n_0 ));
  MUXF7 \wl_loop_reg[0]_i_18 
       (.I0(\wl_loop[0]_i_27_n_0 ),
        .I1(\wl_loop[0]_i_28_n_0 ),
        .O(\wl_loop_reg[0]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \wl_loop_reg[0]_i_19 
       (.I0(\wl_loop[0]_i_29_n_0 ),
        .I1(\wl_loop[0]_i_30_n_0 ),
        .O(\wl_loop_reg[0]_i_19_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \wl_loop_reg[0]_i_20 
       (.I0(\wl_loop[0]_i_31_n_0 ),
        .I1(\wl_loop[0]_i_32_n_0 ),
        .O(\wl_loop_reg[0]_i_20_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \wl_loop_reg[0]_i_21 
       (.I0(\wl_loop[0]_i_33_n_0 ),
        .I1(\wl_loop[0]_i_34_n_0 ),
        .O(\wl_loop_reg[0]_i_21_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wl_loop_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\wl_loop_reg[7]_0 ,\wl_loop_reg[0]_i_22_n_1 ,\wl_loop_reg[0]_i_22_n_2 ,\wl_loop_reg[0]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({\wl_loop[0]_i_35_n_0 ,\wl_loop[0]_i_36_n_0 ,\wl_loop[0]_i_37_n_0 ,\wl_loop[0]_i_38_n_0 }),
        .O(\NLW_wl_loop_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\wl_loop[0]_i_39_n_0 ,\wl_loop[0]_i_40_n_0 ,\wl_loop[0]_i_41_n_0 ,\wl_loop[0]_i_42_n_0 }));
  MUXF8 \wl_loop_reg[0]_i_8 
       (.I0(\wl_loop_reg[0]_i_18_n_0 ),
        .I1(\wl_loop_reg[0]_i_19_n_0 ),
        .O(\rangei_reg[3]_rep__0_1 [0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[0]_i_9 
       (.I0(\wl_loop_reg[0]_i_20_n_0 ),
        .I1(\wl_loop_reg[0]_i_21_n_0 ),
        .O(\rangei_reg[3]_rep__0 [0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[1]_i_14 
       (.I0(\wl_loop[1]_i_21_n_0 ),
        .I1(\wl_loop[1]_i_22_n_0 ),
        .O(\wl_loop_reg[1]_i_14_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[1]_i_15 
       (.I0(\wl_loop[1]_i_23_n_0 ),
        .I1(\wl_loop[1]_i_24_n_0 ),
        .O(\wl_loop_reg[1]_i_15_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[1]_i_16 
       (.I0(\wl_loop[1]_i_25_n_0 ),
        .I1(\wl_loop[1]_i_26_n_0 ),
        .O(\wl_loop_reg[1]_i_16_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[1]_i_17 
       (.I0(\wl_loop[1]_i_27_n_0 ),
        .I1(\wl_loop[1]_i_28_n_0 ),
        .O(\wl_loop_reg[1]_i_17_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \wl_loop_reg[1]_i_6 
       (.I0(\wl_loop_reg[1]_i_14_n_0 ),
        .I1(\wl_loop_reg[1]_i_15_n_0 ),
        .O(wl_dac_set_lvl_start[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[1]_i_7 
       (.I0(\wl_loop_reg[1]_i_16_n_0 ),
        .I1(\wl_loop_reg[1]_i_17_n_0 ),
        .O(wl_dac_rst_lvl_start[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[2]_i_11 
       (.I0(\wl_loop[2]_i_21_n_0 ),
        .I1(\wl_loop[2]_i_22_n_0 ),
        .O(\wl_loop_reg[2]_i_11_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[2]_i_12 
       (.I0(\wl_loop[2]_i_23_n_0 ),
        .I1(\wl_loop[2]_i_24_n_0 ),
        .O(\wl_loop_reg[2]_i_12_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[2]_i_13 
       (.I0(\wl_loop[2]_i_25_n_0 ),
        .I1(\wl_loop[2]_i_26_n_0 ),
        .O(\wl_loop_reg[2]_i_13_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[2]_i_14 
       (.I0(\wl_loop[2]_i_27_n_0 ),
        .I1(\wl_loop[2]_i_28_n_0 ),
        .O(\wl_loop_reg[2]_i_14_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \wl_loop_reg[2]_i_5 
       (.I0(\wl_loop_reg[2]_i_11_n_0 ),
        .I1(\wl_loop_reg[2]_i_12_n_0 ),
        .O(wl_dac_set_lvl_start[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[2]_i_6 
       (.I0(\wl_loop_reg[2]_i_13_n_0 ),
        .I1(\wl_loop_reg[2]_i_14_n_0 ),
        .O(wl_dac_rst_lvl_start[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[3]_i_14 
       (.I0(\wl_loop[3]_i_22_n_0 ),
        .I1(\wl_loop[3]_i_23_n_0 ),
        .O(\wl_loop_reg[3]_i_14_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[3]_i_15 
       (.I0(\wl_loop[3]_i_24_n_0 ),
        .I1(\wl_loop[3]_i_25_n_0 ),
        .O(\wl_loop_reg[3]_i_15_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[3]_i_16 
       (.I0(\wl_loop[3]_i_26_n_0 ),
        .I1(\wl_loop[3]_i_27_n_0 ),
        .O(\wl_loop_reg[3]_i_16_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[3]_i_17 
       (.I0(\wl_loop[3]_i_28_n_0 ),
        .I1(\wl_loop[3]_i_29_n_0 ),
        .O(\wl_loop_reg[3]_i_17_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \wl_loop_reg[3]_i_34 
       (.I0(\wl_loop_reg[3]_i_46_n_0 ),
        .I1(\wl_loop_reg[3]_i_47_n_0 ),
        .O(wl_dac_rst_lvl_step[3]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[3]_i_35 
       (.I0(\wl_loop[3]_i_48_n_0 ),
        .I1(\wl_loop[3]_i_49_n_0 ),
        .O(\rangei_reg[2]_rep__0_23 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_36 
       (.I0(\wl_loop[3]_i_50_n_0 ),
        .I1(\wl_loop[3]_i_51_n_0 ),
        .O(\rangei_reg[2]_rep__0_24 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[3]_i_37 
       (.I0(\wl_loop_reg[3]_i_52_n_0 ),
        .I1(\wl_loop_reg[3]_i_53_n_0 ),
        .O(wl_dac_rst_lvl_step[2]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[3]_i_38 
       (.I0(\wl_loop[3]_i_54_n_0 ),
        .I1(\wl_loop[3]_i_55_n_0 ),
        .O(\rangei_reg[2]_rep__0_25 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_39 
       (.I0(\wl_loop[3]_i_56_n_0 ),
        .I1(\wl_loop[3]_i_57_n_0 ),
        .O(\rangei_reg[2]_rep__0_26 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[3]_i_40 
       (.I0(\wl_loop_reg[3]_i_58_n_0 ),
        .I1(\wl_loop_reg[3]_i_59_n_0 ),
        .O(wl_dac_rst_lvl_step[1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[3]_i_41 
       (.I0(\wl_loop[3]_i_60_n_0 ),
        .I1(\wl_loop[3]_i_61_n_0 ),
        .O(\rangei_reg[2]_rep__0_27 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_42 
       (.I0(\wl_loop[3]_i_62_n_0 ),
        .I1(\wl_loop[3]_i_63_n_0 ),
        .O(\rangei_reg[2]_rep__0_28 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[3]_i_43 
       (.I0(\wl_loop_reg[3]_i_64_n_0 ),
        .I1(\wl_loop_reg[3]_i_65_n_0 ),
        .O(wl_dac_rst_lvl_step[0]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[3]_i_44 
       (.I0(\wl_loop[3]_i_66_n_0 ),
        .I1(\wl_loop[3]_i_67_n_0 ),
        .O(\rangei_reg[2]_rep__0_29 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_45 
       (.I0(\wl_loop[3]_i_68_n_0 ),
        .I1(\wl_loop[3]_i_69_n_0 ),
        .O(\rangei_reg[2]_rep__0_30 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_46 
       (.I0(\wl_loop[3]_i_70_n_0 ),
        .I1(\wl_loop[3]_i_71_n_0 ),
        .O(\wl_loop_reg[3]_i_46_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_47 
       (.I0(\wl_loop[3]_i_72_n_0 ),
        .I1(\wl_loop[3]_i_73_n_0 ),
        .O(\wl_loop_reg[3]_i_47_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_52 
       (.I0(\wl_loop[3]_i_74_n_0 ),
        .I1(\wl_loop[3]_i_75_n_0 ),
        .O(\wl_loop_reg[3]_i_52_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_53 
       (.I0(\wl_loop[3]_i_76_n_0 ),
        .I1(\wl_loop[3]_i_77_n_0 ),
        .O(\wl_loop_reg[3]_i_53_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_58 
       (.I0(\wl_loop[3]_i_78_n_0 ),
        .I1(\wl_loop[3]_i_79_n_0 ),
        .O(\wl_loop_reg[3]_i_58_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_59 
       (.I0(\wl_loop[3]_i_80_n_0 ),
        .I1(\wl_loop[3]_i_81_n_0 ),
        .O(\wl_loop_reg[3]_i_59_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[3]_i_6 
       (.I0(\wl_loop_reg[3]_i_14_n_0 ),
        .I1(\wl_loop_reg[3]_i_15_n_0 ),
        .O(wl_dac_set_lvl_start[3]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[3]_i_64 
       (.I0(\wl_loop[3]_i_82_n_0 ),
        .I1(\wl_loop[3]_i_83_n_0 ),
        .O(\wl_loop_reg[3]_i_64_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[3]_i_65 
       (.I0(\wl_loop[3]_i_84_n_0 ),
        .I1(\wl_loop[3]_i_85_n_0 ),
        .O(\wl_loop_reg[3]_i_65_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[3]_i_7 
       (.I0(\wl_loop_reg[3]_i_16_n_0 ),
        .I1(\wl_loop_reg[3]_i_17_n_0 ),
        .O(wl_dac_rst_lvl_start[3]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[4]_i_16 
       (.I0(\wl_loop[4]_i_22_n_0 ),
        .I1(\wl_loop[4]_i_23_n_0 ),
        .O(\wl_loop_reg[4]_i_16_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \wl_loop_reg[4]_i_17 
       (.I0(\wl_loop[4]_i_24_n_0 ),
        .I1(\wl_loop[4]_i_25_n_0 ),
        .O(\wl_loop_reg[4]_i_17_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \wl_loop_reg[4]_i_18 
       (.I0(\wl_loop[4]_i_26_n_0 ),
        .I1(\wl_loop[4]_i_27_n_0 ),
        .O(\wl_loop_reg[4]_i_18_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF7 \wl_loop_reg[4]_i_19 
       (.I0(\wl_loop[4]_i_28_n_0 ),
        .I1(\wl_loop[4]_i_29_n_0 ),
        .O(\wl_loop_reg[4]_i_19_n_0 ),
        .S(\bsl_loop[4]_i_95_0 ));
  MUXF8 \wl_loop_reg[4]_i_8 
       (.I0(\wl_loop_reg[4]_i_16_n_0 ),
        .I1(\wl_loop_reg[4]_i_17_n_0 ),
        .O(\rangei_reg[3]_rep__0_1 [1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[4]_i_9 
       (.I0(\wl_loop_reg[4]_i_18_n_0 ),
        .I1(\wl_loop_reg[4]_i_19_n_0 ),
        .O(\rangei_reg[3]_rep__0 [1]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[5]_i_14 
       (.I0(\wl_loop[5]_i_21_n_0 ),
        .I1(\wl_loop[5]_i_22_n_0 ),
        .O(\wl_loop_reg[5]_i_14_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[5]_i_15 
       (.I0(\wl_loop[5]_i_23_n_0 ),
        .I1(\wl_loop[5]_i_24_n_0 ),
        .O(\wl_loop_reg[5]_i_15_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[5]_i_16 
       (.I0(\wl_loop[5]_i_25_n_0 ),
        .I1(\wl_loop[5]_i_26_n_0 ),
        .O(\wl_loop_reg[5]_i_16_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[5]_i_17 
       (.I0(\wl_loop[5]_i_27_n_0 ),
        .I1(\wl_loop[5]_i_28_n_0 ),
        .O(\wl_loop_reg[5]_i_17_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF8 \wl_loop_reg[5]_i_6 
       (.I0(\wl_loop_reg[5]_i_14_n_0 ),
        .I1(\wl_loop_reg[5]_i_15_n_0 ),
        .O(wl_dac_set_lvl_start[5]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[5]_i_7 
       (.I0(\wl_loop_reg[5]_i_16_n_0 ),
        .I1(\wl_loop_reg[5]_i_17_n_0 ),
        .O(wl_dac_rst_lvl_start[5]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[6]_i_14 
       (.I0(\wl_loop[6]_i_20_n_0 ),
        .I1(\wl_loop[6]_i_21_n_0 ),
        .O(\wl_loop_reg[6]_i_14_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[6]_i_15 
       (.I0(\wl_loop[6]_i_22_n_0 ),
        .I1(\wl_loop[6]_i_23_n_0 ),
        .O(\wl_loop_reg[6]_i_15_n_0 ),
        .S(\pw_loop_reg[6]_i_8_0 ));
  MUXF7 \wl_loop_reg[6]_i_16 
       (.I0(\wl_loop[6]_i_24_n_0 ),
        .I1(\wl_loop[6]_i_25_n_0 ),
        .O(\wl_loop_reg[6]_i_16_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[6]_i_17 
       (.I0(\wl_loop[6]_i_26_n_0 ),
        .I1(\wl_loop[6]_i_27_n_0 ),
        .O(\wl_loop_reg[6]_i_17_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[6]_i_6 
       (.I0(\wl_loop_reg[6]_i_14_n_0 ),
        .I1(\wl_loop_reg[6]_i_15_n_0 ),
        .O(wl_dac_set_lvl_start[6]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[6]_i_7 
       (.I0(\wl_loop_reg[6]_i_16_n_0 ),
        .I1(\wl_loop_reg[6]_i_17_n_0 ),
        .O(wl_dac_rst_lvl_start[6]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[7]_i_102 
       (.I0(\wl_loop[7]_i_123_n_0 ),
        .I1(\wl_loop[7]_i_124_n_0 ),
        .O(\wl_loop_reg[7]_i_102_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_103 
       (.I0(\wl_loop[7]_i_125_n_0 ),
        .I1(\wl_loop[7]_i_126_n_0 ),
        .O(\wl_loop_reg[7]_i_103_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_26 
       (.I0(\wl_loop[7]_i_47_n_0 ),
        .I1(\wl_loop[7]_i_48_n_0 ),
        .O(\wl_loop_reg[7]_i_26_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_27 
       (.I0(\wl_loop[7]_i_49_n_0 ),
        .I1(\wl_loop[7]_i_50_n_0 ),
        .O(\wl_loop_reg[7]_i_27_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_28 
       (.I0(\wl_loop[7]_i_51_n_0 ),
        .I1(\wl_loop[7]_i_52_n_0 ),
        .O(\wl_loop_reg[7]_i_28_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_29 
       (.I0(\wl_loop[7]_i_53_n_0 ),
        .I1(\wl_loop[7]_i_54_n_0 ),
        .O(\wl_loop_reg[7]_i_29_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wl_loop_reg[7]_i_43 
       (.CI(1'b0),
        .CO({\pw_loop_reg[4] ,\wl_loop_reg[7]_i_43_n_1 ,\wl_loop_reg[7]_i_43_n_2 ,\wl_loop_reg[7]_i_43_n_3 }),
        .CYINIT(1'b1),
        .DI({\wl_loop[7]_i_59_n_0 ,\wl_loop[7]_i_60_n_0 ,\wl_loop[7]_i_61_n_0 ,\wl_loop[7]_i_62_n_0 }),
        .O(\NLW_wl_loop_reg[7]_i_43_O_UNCONNECTED [3:0]),
        .S({\wl_loop[7]_i_63_n_0 ,\wl_loop[7]_i_64_n_0 ,\wl_loop[7]_i_65_n_0 ,\wl_loop[7]_i_66_n_0 }));
  MUXF8 \wl_loop_reg[7]_i_70 
       (.I0(\wl_loop_reg[7]_i_84_n_0 ),
        .I1(\wl_loop_reg[7]_i_85_n_0 ),
        .O(wl_dac_rst_lvl_step[7]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[7]_i_71 
       (.I0(\wl_loop[7]_i_86_n_0 ),
        .I1(\wl_loop[7]_i_87_n_0 ),
        .O(\rangei_reg[2]_rep__0_15 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_72 
       (.I0(\wl_loop[7]_i_88_n_0 ),
        .I1(\wl_loop[7]_i_89_n_0 ),
        .O(\rangei_reg[2]_rep__0_16 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[7]_i_73 
       (.I0(\wl_loop_reg[7]_i_90_n_0 ),
        .I1(\wl_loop_reg[7]_i_91_n_0 ),
        .O(wl_dac_rst_lvl_step[6]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[7]_i_74 
       (.I0(\wl_loop[7]_i_92_n_0 ),
        .I1(\wl_loop[7]_i_93_n_0 ),
        .O(\rangei_reg[2]_rep__0_17 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_75 
       (.I0(\wl_loop[7]_i_94_n_0 ),
        .I1(\wl_loop[7]_i_95_n_0 ),
        .O(\rangei_reg[2]_rep__0_18 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[7]_i_76 
       (.I0(\wl_loop_reg[7]_i_96_n_0 ),
        .I1(\wl_loop_reg[7]_i_97_n_0 ),
        .O(wl_dac_rst_lvl_step[5]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[7]_i_77 
       (.I0(\wl_loop[7]_i_98_n_0 ),
        .I1(\wl_loop[7]_i_99_n_0 ),
        .O(\rangei_reg[2]_rep__0_19 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_78 
       (.I0(\wl_loop[7]_i_100_n_0 ),
        .I1(\wl_loop[7]_i_101_n_0 ),
        .O(\rangei_reg[2]_rep__0_20 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[7]_i_79 
       (.I0(\wl_loop_reg[7]_i_102_n_0 ),
        .I1(\wl_loop_reg[7]_i_103_n_0 ),
        .O(wl_dac_rst_lvl_step[4]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF8 \wl_loop_reg[7]_i_8 
       (.I0(\wl_loop_reg[7]_i_26_n_0 ),
        .I1(\wl_loop_reg[7]_i_27_n_0 ),
        .O(wl_dac_set_lvl_start[7]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[7]_i_80 
       (.I0(\wl_loop[7]_i_104_n_0 ),
        .I1(\wl_loop[7]_i_105_n_0 ),
        .O(\rangei_reg[2]_rep__0_22 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_81 
       (.I0(\wl_loop[7]_i_106_n_0 ),
        .I1(\wl_loop[7]_i_107_n_0 ),
        .O(\rangei_reg[2]_rep__0_21 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_84 
       (.I0(\wl_loop[7]_i_111_n_0 ),
        .I1(\wl_loop[7]_i_112_n_0 ),
        .O(\wl_loop_reg[7]_i_84_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_85 
       (.I0(\wl_loop[7]_i_113_n_0 ),
        .I1(\wl_loop[7]_i_114_n_0 ),
        .O(\wl_loop_reg[7]_i_85_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF8 \wl_loop_reg[7]_i_9 
       (.I0(\wl_loop_reg[7]_i_28_n_0 ),
        .I1(\wl_loop_reg[7]_i_29_n_0 ),
        .O(wl_dac_rst_lvl_start[7]),
        .S(\bsl_loop_reg[1]_0 ));
  MUXF7 \wl_loop_reg[7]_i_90 
       (.I0(\wl_loop[7]_i_115_n_0 ),
        .I1(\wl_loop[7]_i_116_n_0 ),
        .O(\wl_loop_reg[7]_i_90_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_91 
       (.I0(\wl_loop[7]_i_117_n_0 ),
        .I1(\wl_loop[7]_i_118_n_0 ),
        .O(\wl_loop_reg[7]_i_91_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_96 
       (.I0(\wl_loop[7]_i_119_n_0 ),
        .I1(\wl_loop[7]_i_120_n_0 ),
        .O(\wl_loop_reg[7]_i_96_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  MUXF7 \wl_loop_reg[7]_i_97 
       (.I0(\wl_loop[7]_i_121_n_0 ),
        .I1(\wl_loop[7]_i_122_n_0 ),
        .O(\wl_loop_reg[7]_i_97_n_0 ),
        .S(\wl_loop_reg[6]_i_7_0 ));
  FDCE \write_data_bits_reg[0][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\write_data_bits_reg[0][47]_0 [0]));
  FDCE \write_data_bits_reg[0][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\write_data_bits_reg[0][47]_0 [10]));
  FDCE \write_data_bits_reg[0][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\write_data_bits_reg[0][47]_0 [11]));
  FDCE \write_data_bits_reg[0][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\write_data_bits_reg[0][47]_0 [12]));
  FDCE \write_data_bits_reg[0][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\write_data_bits_reg[0][47]_0 [13]));
  FDCE \write_data_bits_reg[0][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\write_data_bits_reg[0][47]_0 [14]));
  FDCE \write_data_bits_reg[0][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\write_data_bits_reg[0][47]_0 [15]));
  FDCE \write_data_bits_reg[0][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\write_data_bits_reg[0][47]_0 [16]));
  FDCE \write_data_bits_reg[0][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\write_data_bits_reg[0][47]_0 [17]));
  FDCE \write_data_bits_reg[0][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\write_data_bits_reg[0][47]_0 [18]));
  FDCE \write_data_bits_reg[0][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\write_data_bits_reg[0][47]_0 [19]));
  FDCE \write_data_bits_reg[0][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\write_data_bits_reg[0][47]_0 [1]));
  FDCE \write_data_bits_reg[0][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\write_data_bits_reg[0][47]_0 [20]));
  FDCE \write_data_bits_reg[0][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\write_data_bits_reg[0][47]_0 [21]));
  FDCE \write_data_bits_reg[0][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\write_data_bits_reg[0][47]_0 [22]));
  FDCE \write_data_bits_reg[0][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\write_data_bits_reg[0][47]_0 [23]));
  FDCE \write_data_bits_reg[0][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\write_data_bits_reg[0][47]_0 [24]));
  FDCE \write_data_bits_reg[0][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\write_data_bits_reg[0][47]_0 [25]));
  FDCE \write_data_bits_reg[0][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\write_data_bits_reg[0][47]_0 [26]));
  FDCE \write_data_bits_reg[0][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\write_data_bits_reg[0][47]_0 [27]));
  FDCE \write_data_bits_reg[0][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\write_data_bits_reg[0][47]_0 [28]));
  FDCE \write_data_bits_reg[0][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\write_data_bits_reg[0][47]_0 [29]));
  FDCE \write_data_bits_reg[0][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\write_data_bits_reg[0][47]_0 [2]));
  FDCE \write_data_bits_reg[0][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\write_data_bits_reg[0][47]_0 [30]));
  FDCE \write_data_bits_reg[0][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\write_data_bits_reg[0][47]_0 [31]));
  FDCE \write_data_bits_reg[0][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\write_data_bits_reg[0][47]_0 [32]));
  FDCE \write_data_bits_reg[0][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\write_data_bits_reg[0][47]_0 [33]));
  FDCE \write_data_bits_reg[0][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\write_data_bits_reg[0][47]_0 [34]));
  FDCE \write_data_bits_reg[0][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\write_data_bits_reg[0][47]_0 [35]));
  FDCE \write_data_bits_reg[0][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\write_data_bits_reg[0][47]_0 [36]));
  FDCE \write_data_bits_reg[0][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\write_data_bits_reg[0][47]_0 [37]));
  FDCE \write_data_bits_reg[0][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\write_data_bits_reg[0][47]_0 [38]));
  FDCE \write_data_bits_reg[0][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\write_data_bits_reg[0][47]_0 [39]));
  FDCE \write_data_bits_reg[0][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\write_data_bits_reg[0][47]_0 [3]));
  FDCE \write_data_bits_reg[0][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\write_data_bits_reg[0][47]_0 [40]));
  FDCE \write_data_bits_reg[0][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\write_data_bits_reg[0][47]_0 [41]));
  FDCE \write_data_bits_reg[0][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\write_data_bits_reg[0][47]_0 [42]));
  FDCE \write_data_bits_reg[0][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\write_data_bits_reg[0][47]_0 [43]));
  FDCE \write_data_bits_reg[0][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\write_data_bits_reg[0][47]_0 [44]));
  FDCE \write_data_bits_reg[0][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\write_data_bits_reg[0][47]_0 [45]));
  FDCE \write_data_bits_reg[0][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\write_data_bits_reg[0][47]_0 [46]));
  FDCE \write_data_bits_reg[0][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\write_data_bits_reg[0][47]_0 [47]));
  FDCE \write_data_bits_reg[0][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\write_data_bits_reg[0][47]_0 [4]));
  FDCE \write_data_bits_reg[0][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\write_data_bits_reg[0][47]_0 [5]));
  FDCE \write_data_bits_reg[0][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\write_data_bits_reg[0][47]_0 [6]));
  FDCE \write_data_bits_reg[0][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\write_data_bits_reg[0][47]_0 [7]));
  FDCE \write_data_bits_reg[0][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\write_data_bits_reg[0][47]_0 [8]));
  FDCE \write_data_bits_reg[0][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_19),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\write_data_bits_reg[0][47]_0 [9]));
  FDCE \write_data_bits_reg[1][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\write_data_bits_reg[1][47]_0 [0]));
  FDCE \write_data_bits_reg[1][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\write_data_bits_reg[1][47]_0 [10]));
  FDCE \write_data_bits_reg[1][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\write_data_bits_reg[1][47]_0 [11]));
  FDCE \write_data_bits_reg[1][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\write_data_bits_reg[1][47]_0 [12]));
  FDCE \write_data_bits_reg[1][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\write_data_bits_reg[1][47]_0 [13]));
  FDCE \write_data_bits_reg[1][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\write_data_bits_reg[1][47]_0 [14]));
  FDCE \write_data_bits_reg[1][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\write_data_bits_reg[1][47]_0 [15]));
  FDCE \write_data_bits_reg[1][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\write_data_bits_reg[1][47]_0 [16]));
  FDCE \write_data_bits_reg[1][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\write_data_bits_reg[1][47]_0 [17]));
  FDCE \write_data_bits_reg[1][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\write_data_bits_reg[1][47]_0 [18]));
  FDCE \write_data_bits_reg[1][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\write_data_bits_reg[1][47]_0 [19]));
  FDCE \write_data_bits_reg[1][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\write_data_bits_reg[1][47]_0 [1]));
  FDCE \write_data_bits_reg[1][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\write_data_bits_reg[1][47]_0 [20]));
  FDCE \write_data_bits_reg[1][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\write_data_bits_reg[1][47]_0 [21]));
  FDCE \write_data_bits_reg[1][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\write_data_bits_reg[1][47]_0 [22]));
  FDCE \write_data_bits_reg[1][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\write_data_bits_reg[1][47]_0 [23]));
  FDCE \write_data_bits_reg[1][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\write_data_bits_reg[1][47]_0 [24]));
  FDCE \write_data_bits_reg[1][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\write_data_bits_reg[1][47]_0 [25]));
  FDCE \write_data_bits_reg[1][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\write_data_bits_reg[1][47]_0 [26]));
  FDCE \write_data_bits_reg[1][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\write_data_bits_reg[1][47]_0 [27]));
  FDCE \write_data_bits_reg[1][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\write_data_bits_reg[1][47]_0 [28]));
  FDCE \write_data_bits_reg[1][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\write_data_bits_reg[1][47]_0 [29]));
  FDCE \write_data_bits_reg[1][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\write_data_bits_reg[1][47]_0 [2]));
  FDCE \write_data_bits_reg[1][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\write_data_bits_reg[1][47]_0 [30]));
  FDCE \write_data_bits_reg[1][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\write_data_bits_reg[1][47]_0 [31]));
  FDCE \write_data_bits_reg[1][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\write_data_bits_reg[1][47]_0 [32]));
  FDCE \write_data_bits_reg[1][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\write_data_bits_reg[1][47]_0 [33]));
  FDCE \write_data_bits_reg[1][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\write_data_bits_reg[1][47]_0 [34]));
  FDCE \write_data_bits_reg[1][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\write_data_bits_reg[1][47]_0 [35]));
  FDCE \write_data_bits_reg[1][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\write_data_bits_reg[1][47]_0 [36]));
  FDCE \write_data_bits_reg[1][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\write_data_bits_reg[1][47]_0 [37]));
  FDCE \write_data_bits_reg[1][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\write_data_bits_reg[1][47]_0 [38]));
  FDCE \write_data_bits_reg[1][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\write_data_bits_reg[1][47]_0 [39]));
  FDCE \write_data_bits_reg[1][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\write_data_bits_reg[1][47]_0 [3]));
  FDCE \write_data_bits_reg[1][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\write_data_bits_reg[1][47]_0 [40]));
  FDCE \write_data_bits_reg[1][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\write_data_bits_reg[1][47]_0 [41]));
  FDCE \write_data_bits_reg[1][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\write_data_bits_reg[1][47]_0 [42]));
  FDCE \write_data_bits_reg[1][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\write_data_bits_reg[1][47]_0 [43]));
  FDCE \write_data_bits_reg[1][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\write_data_bits_reg[1][47]_0 [44]));
  FDCE \write_data_bits_reg[1][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\write_data_bits_reg[1][47]_0 [45]));
  FDCE \write_data_bits_reg[1][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\write_data_bits_reg[1][47]_0 [46]));
  FDCE \write_data_bits_reg[1][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\write_data_bits_reg[1][47]_0 [47]));
  FDCE \write_data_bits_reg[1][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\write_data_bits_reg[1][47]_0 [4]));
  FDCE \write_data_bits_reg[1][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\write_data_bits_reg[1][47]_0 [5]));
  FDCE \write_data_bits_reg[1][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\write_data_bits_reg[1][47]_0 [6]));
  FDCE \write_data_bits_reg[1][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\write_data_bits_reg[1][47]_0 [7]));
  FDCE \write_data_bits_reg[1][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\write_data_bits_reg[1][47]_0 [8]));
  FDCE \write_data_bits_reg[1][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_23),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\write_data_bits_reg[1][47]_0 [9]));
  FDCE \write_data_bits_reg[2][0] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\write_data_bits_reg[2][47]_0 [0]));
  FDCE \write_data_bits_reg[2][10] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\write_data_bits_reg[2][47]_0 [10]));
  FDCE \write_data_bits_reg[2][11] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\write_data_bits_reg[2][47]_0 [11]));
  FDCE \write_data_bits_reg[2][12] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\write_data_bits_reg[2][47]_0 [12]));
  FDCE \write_data_bits_reg[2][13] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\write_data_bits_reg[2][47]_0 [13]));
  FDCE \write_data_bits_reg[2][14] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\write_data_bits_reg[2][47]_0 [14]));
  FDCE \write_data_bits_reg[2][15] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\write_data_bits_reg[2][47]_0 [15]));
  FDCE \write_data_bits_reg[2][16] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\write_data_bits_reg[2][47]_0 [16]));
  FDCE \write_data_bits_reg[2][17] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\write_data_bits_reg[2][47]_0 [17]));
  FDCE \write_data_bits_reg[2][18] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\write_data_bits_reg[2][47]_0 [18]));
  FDCE \write_data_bits_reg[2][19] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\write_data_bits_reg[2][47]_0 [19]));
  FDCE \write_data_bits_reg[2][1] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\write_data_bits_reg[2][47]_0 [1]));
  FDCE \write_data_bits_reg[2][20] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\write_data_bits_reg[2][47]_0 [20]));
  FDCE \write_data_bits_reg[2][21] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\write_data_bits_reg[2][47]_0 [21]));
  FDCE \write_data_bits_reg[2][22] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\write_data_bits_reg[2][47]_0 [22]));
  FDCE \write_data_bits_reg[2][23] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\write_data_bits_reg[2][47]_0 [23]));
  FDCE \write_data_bits_reg[2][24] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\write_data_bits_reg[2][47]_0 [24]));
  FDCE \write_data_bits_reg[2][25] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\write_data_bits_reg[2][47]_0 [25]));
  FDCE \write_data_bits_reg[2][26] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\write_data_bits_reg[2][47]_0 [26]));
  FDCE \write_data_bits_reg[2][27] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\write_data_bits_reg[2][47]_0 [27]));
  FDCE \write_data_bits_reg[2][28] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\write_data_bits_reg[2][47]_0 [28]));
  FDCE \write_data_bits_reg[2][29] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\write_data_bits_reg[2][47]_0 [29]));
  FDCE \write_data_bits_reg[2][2] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\write_data_bits_reg[2][47]_0 [2]));
  FDCE \write_data_bits_reg[2][30] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\write_data_bits_reg[2][47]_0 [30]));
  FDCE \write_data_bits_reg[2][31] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\write_data_bits_reg[2][47]_0 [31]));
  FDCE \write_data_bits_reg[2][32] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\write_data_bits_reg[2][47]_0 [32]));
  FDCE \write_data_bits_reg[2][33] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\write_data_bits_reg[2][47]_0 [33]));
  FDCE \write_data_bits_reg[2][34] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\write_data_bits_reg[2][47]_0 [34]));
  FDCE \write_data_bits_reg[2][35] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\write_data_bits_reg[2][47]_0 [35]));
  FDCE \write_data_bits_reg[2][36] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\write_data_bits_reg[2][47]_0 [36]));
  FDCE \write_data_bits_reg[2][37] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\write_data_bits_reg[2][47]_0 [37]));
  FDCE \write_data_bits_reg[2][38] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\write_data_bits_reg[2][47]_0 [38]));
  FDCE \write_data_bits_reg[2][39] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\write_data_bits_reg[2][47]_0 [39]));
  FDCE \write_data_bits_reg[2][3] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\write_data_bits_reg[2][47]_0 [3]));
  FDCE \write_data_bits_reg[2][40] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\write_data_bits_reg[2][47]_0 [40]));
  FDCE \write_data_bits_reg[2][41] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\write_data_bits_reg[2][47]_0 [41]));
  FDCE \write_data_bits_reg[2][42] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\write_data_bits_reg[2][47]_0 [42]));
  FDCE \write_data_bits_reg[2][43] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\write_data_bits_reg[2][47]_0 [43]));
  FDCE \write_data_bits_reg[2][44] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\write_data_bits_reg[2][47]_0 [44]));
  FDCE \write_data_bits_reg[2][45] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\write_data_bits_reg[2][47]_0 [45]));
  FDCE \write_data_bits_reg[2][46] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\write_data_bits_reg[2][47]_0 [46]));
  FDCE \write_data_bits_reg[2][47] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\write_data_bits_reg[2][47]_0 [47]));
  FDCE \write_data_bits_reg[2][4] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\write_data_bits_reg[2][47]_0 [4]));
  FDCE \write_data_bits_reg[2][5] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\write_data_bits_reg[2][47]_0 [5]));
  FDCE \write_data_bits_reg[2][6] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\write_data_bits_reg[2][47]_0 [6]));
  FDCE \write_data_bits_reg[2][7] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\write_data_bits_reg[2][47]_0 [7]));
  FDCE \write_data_bits_reg[2][8] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\write_data_bits_reg[2][47]_0 [8]));
  FDCE \write_data_bits_reg[2][9] 
       (.C(sclk),
        .CE(u_itrx_apbm_spi_n_27),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\write_data_bits_reg[2][47]_0 [9]));
  FDCE \write_data_bits_reg[3][0] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[0]),
        .Q(\write_data_bits[3]_16 [0]));
  FDCE \write_data_bits_reg[3][10] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[10]),
        .Q(\write_data_bits[3]_16 [10]));
  FDCE \write_data_bits_reg[3][11] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[11]),
        .Q(\write_data_bits[3]_16 [11]));
  FDCE \write_data_bits_reg[3][12] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[12]),
        .Q(\write_data_bits[3]_16 [12]));
  FDCE \write_data_bits_reg[3][13] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[13]),
        .Q(\write_data_bits[3]_16 [13]));
  FDCE \write_data_bits_reg[3][14] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[14]),
        .Q(\write_data_bits[3]_16 [14]));
  FDCE \write_data_bits_reg[3][15] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[15]),
        .Q(\write_data_bits[3]_16 [15]));
  FDCE \write_data_bits_reg[3][16] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[16]),
        .Q(\write_data_bits[3]_16 [16]));
  FDCE \write_data_bits_reg[3][17] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[17]),
        .Q(\write_data_bits[3]_16 [17]));
  FDCE \write_data_bits_reg[3][18] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[18]),
        .Q(\write_data_bits[3]_16 [18]));
  FDCE \write_data_bits_reg[3][19] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[19]),
        .Q(\write_data_bits[3]_16 [19]));
  FDCE \write_data_bits_reg[3][1] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[1]),
        .Q(\write_data_bits[3]_16 [1]));
  FDCE \write_data_bits_reg[3][20] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[20]),
        .Q(\write_data_bits[3]_16 [20]));
  FDCE \write_data_bits_reg[3][21] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[21]),
        .Q(\write_data_bits[3]_16 [21]));
  FDCE \write_data_bits_reg[3][22] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[22]),
        .Q(\write_data_bits[3]_16 [22]));
  FDCE \write_data_bits_reg[3][23] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[23]),
        .Q(\write_data_bits[3]_16 [23]));
  FDCE \write_data_bits_reg[3][24] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[24]),
        .Q(\write_data_bits[3]_16 [24]));
  FDCE \write_data_bits_reg[3][25] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[25]),
        .Q(\write_data_bits[3]_16 [25]));
  FDCE \write_data_bits_reg[3][26] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[26]),
        .Q(\write_data_bits[3]_16 [26]));
  FDCE \write_data_bits_reg[3][27] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[27]),
        .Q(\write_data_bits[3]_16 [27]));
  FDCE \write_data_bits_reg[3][28] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[28]),
        .Q(\write_data_bits[3]_16 [28]));
  FDCE \write_data_bits_reg[3][29] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[29]),
        .Q(\write_data_bits[3]_16 [29]));
  FDCE \write_data_bits_reg[3][2] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[2]),
        .Q(\write_data_bits[3]_16 [2]));
  FDCE \write_data_bits_reg[3][30] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[30]),
        .Q(\write_data_bits[3]_16 [30]));
  FDCE \write_data_bits_reg[3][31] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[31]),
        .Q(\write_data_bits[3]_16 [31]));
  FDCE \write_data_bits_reg[3][32] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[32]),
        .Q(\write_data_bits[3]_16 [32]));
  FDCE \write_data_bits_reg[3][33] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[33]),
        .Q(\write_data_bits[3]_16 [33]));
  FDCE \write_data_bits_reg[3][34] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[34]),
        .Q(\write_data_bits[3]_16 [34]));
  FDCE \write_data_bits_reg[3][35] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[35]),
        .Q(\write_data_bits[3]_16 [35]));
  FDCE \write_data_bits_reg[3][36] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[36]),
        .Q(\write_data_bits[3]_16 [36]));
  FDCE \write_data_bits_reg[3][37] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[37]),
        .Q(\write_data_bits[3]_16 [37]));
  FDCE \write_data_bits_reg[3][38] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[38]),
        .Q(\write_data_bits[3]_16 [38]));
  FDCE \write_data_bits_reg[3][39] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[39]),
        .Q(\write_data_bits[3]_16 [39]));
  FDCE \write_data_bits_reg[3][3] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[3]),
        .Q(\write_data_bits[3]_16 [3]));
  FDCE \write_data_bits_reg[3][40] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[40]),
        .Q(\write_data_bits[3]_16 [40]));
  FDCE \write_data_bits_reg[3][41] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[41]),
        .Q(\write_data_bits[3]_16 [41]));
  FDCE \write_data_bits_reg[3][42] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[42]),
        .Q(\write_data_bits[3]_16 [42]));
  FDCE \write_data_bits_reg[3][43] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[43]),
        .Q(\write_data_bits[3]_16 [43]));
  FDCE \write_data_bits_reg[3][44] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[44]),
        .Q(\write_data_bits[3]_16 [44]));
  FDCE \write_data_bits_reg[3][45] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[45]),
        .Q(\write_data_bits[3]_16 [45]));
  FDCE \write_data_bits_reg[3][46] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[46]),
        .Q(\write_data_bits[3]_16 [46]));
  FDCE \write_data_bits_reg[3][47] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[47]),
        .Q(\write_data_bits[3]_16 [47]));
  FDCE \write_data_bits_reg[3][4] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[4]),
        .Q(\write_data_bits[3]_16 [4]));
  FDCE \write_data_bits_reg[3][5] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[5]),
        .Q(\write_data_bits[3]_16 [5]));
  FDCE \write_data_bits_reg[3][6] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[6]),
        .Q(\write_data_bits[3]_16 [6]));
  FDCE \write_data_bits_reg[3][7] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[7]),
        .Q(\write_data_bits[3]_16 [7]));
  FDCE \write_data_bits_reg[3][8] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[8]),
        .Q(\write_data_bits[3]_16 [8]));
  FDCE \write_data_bits_reg[3][9] 
       (.C(sclk),
        .CE(write_data_bits),
        .CLR(u_itrx_apbm_spi_n_9),
        .D(pwdata[9]),
        .Q(\write_data_bits[3]_16 [9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
