<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MipsExecution.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_EU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_EU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_EU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_EU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_EU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_EU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_EU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_EU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_EU_Tester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_EU_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_EU_Tester_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_EU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_EU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_EU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490119094" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490119094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490122773" xil_pn:in_ck="-959724405341661326" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490122773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ALU/ALU.v"/>
      <outfile xil_pn:name="../ALU/ALU_Control.v"/>
      <outfile xil_pn:name="../ALU/ALU_Control_Tester.v"/>
      <outfile xil_pn:name="../ALU/ALU_Tester.v"/>
      <outfile xil_pn:name="../ALU/ALUandALUControl.v"/>
      <outfile xil_pn:name="../ALU/ALUandALUControl_Tester.v"/>
      <outfile xil_pn:name="../Lab1/Muz2to1_32bit_Tester.v"/>
      <outfile xil_pn:name="../Lab6/mux2_32.v"/>
      <outfile xil_pn:name="../Lab6/mux2_5.v"/>
      <outfile xil_pn:name="../RegisterFile/RegFile32.v"/>
      <outfile xil_pn:name="../RegisterFile/RegFileTester.v"/>
      <outfile xil_pn:name="CPU_EU.v"/>
      <outfile xil_pn:name="CPU_EU_Tester.v"/>
      <outfile xil_pn:name="SignExtend_16to32.v"/>
    </transform>
    <transform xil_pn:end_ts="1490119094" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3623358514031679026" xil_pn:start_ts="1490119094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490119094" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9104517356723362028" xil_pn:start_ts="1490119094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490119094" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6779134305139210018" xil_pn:start_ts="1490119094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490122773" xil_pn:in_ck="-959724405341661326" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490122773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ALU/ALU.v"/>
      <outfile xil_pn:name="../ALU/ALU_Control.v"/>
      <outfile xil_pn:name="../ALU/ALU_Control_Tester.v"/>
      <outfile xil_pn:name="../ALU/ALU_Tester.v"/>
      <outfile xil_pn:name="../ALU/ALUandALUControl.v"/>
      <outfile xil_pn:name="../ALU/ALUandALUControl_Tester.v"/>
      <outfile xil_pn:name="../Lab1/Muz2to1_32bit_Tester.v"/>
      <outfile xil_pn:name="../Lab6/mux2_32.v"/>
      <outfile xil_pn:name="../Lab6/mux2_5.v"/>
      <outfile xil_pn:name="../RegisterFile/RegFile32.v"/>
      <outfile xil_pn:name="../RegisterFile/RegFileTester.v"/>
      <outfile xil_pn:name="CPU_EU.v"/>
      <outfile xil_pn:name="CPU_EU_Tester.v"/>
      <outfile xil_pn:name="SignExtend_16to32.v"/>
    </transform>
    <transform xil_pn:end_ts="1490122777" xil_pn:in_ck="-959724405341661326" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5381197896077701653" xil_pn:start_ts="1490122773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_EU_Tester_beh.prj"/>
      <outfile xil_pn:name="CPU_EU_Tester_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490122778" xil_pn:in_ck="8420167633346328614" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2620135970415071150" xil_pn:start_ts="1490122777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_EU_Tester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1490112192" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490112192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490113466" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6902386665990665546" xil_pn:start_ts="1490113466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490112192" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6779134305139210018" xil_pn:start_ts="1490112192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490112192" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490112192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490112192" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-82417998471747496" xil_pn:start_ts="1490112192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490112192" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1490112192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490112192" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1373471425443950824" xil_pn:start_ts="1490112192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490113872" xil_pn:in_ck="-6729556258617098761" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1393817490343265253" xil_pn:start_ts="1490113853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_EU.lso"/>
      <outfile xil_pn:name="CPU_EU.ngc"/>
      <outfile xil_pn:name="CPU_EU.ngr"/>
      <outfile xil_pn:name="CPU_EU.prj"/>
      <outfile xil_pn:name="CPU_EU.stx"/>
      <outfile xil_pn:name="CPU_EU.syr"/>
      <outfile xil_pn:name="CPU_EU.xst"/>
      <outfile xil_pn:name="CPU_EU_Tester_beh.prj"/>
      <outfile xil_pn:name="CPU_EU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
