TimeQuest Timing Analyzer report for DDS
Fri May 25 11:29:22 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'dds_ram_wrclock'
 14. Slow Model Setup: 'bus_in_step_to_next_value'
 15. Slow Model Setup: 'clk_25'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'dds_ram_wrclock'
 19. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'bus_in_step_to_next_value'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'dds_ram_wrclock'
 38. Fast Model Setup: 'clk_system'
 39. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'bus_in_step_to_next_value'
 41. Fast Model Setup: 'clk_25'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                               ;
+------------+-----------------+---------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                 ;
+------------+-----------------+---------------------------------+------------------------------------------------------+
; 209.6 MHz  ; 209.6 MHz       ; clk_system                      ;                                                      ;
; 341.06 MHz ; 341.06 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                      ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl) ;
; 369.14 MHz ; 369.14 MHz      ; clk_25                          ;                                                      ;
; 400.16 MHz ; 400.16 MHz      ; bus_in_step_to_next_value       ;                                                      ;
+------------+-----------------+---------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -3.771 ; -389.755      ;
; PLL|altpll_component|pll|clk[0] ; -2.676 ; -37.019       ;
; dds_ram_wrclock                 ; -1.915 ; -35.213       ;
; bus_in_step_to_next_value       ; -1.499 ; -10.179       ;
; clk_25                          ; 2.479  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.701 ; -1.701        ;
; dds_ram_wrclock                 ; 0.083  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                              ;
+--------+--------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -3.771 ; command_count[5]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.771 ; command_count[5]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.787      ;
; -3.767 ; command_count[5]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.782      ;
; -3.767 ; command_count[5]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.782      ;
; -3.767 ; command_count[5]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.782      ;
; -3.755 ; command_count[5]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.770      ;
; -3.755 ; command_count[5]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.770      ;
; -3.755 ; command_count[5]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.770      ;
; -3.726 ; command_count[1]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.726 ; command_count[1]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.742      ;
; -3.722 ; command_count[1]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.737      ;
; -3.722 ; command_count[1]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.737      ;
; -3.722 ; command_count[1]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.737      ;
; -3.710 ; command_count[1]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.725      ;
; -3.710 ; command_count[1]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.725      ;
; -3.710 ; command_count[1]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.725      ;
; -3.672 ; command_count[6]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.672 ; command_count[6]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.688      ;
; -3.668 ; command_count[6]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.683      ;
; -3.668 ; command_count[6]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.683      ;
; -3.668 ; command_count[6]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.683      ;
; -3.656 ; command_count[6]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.671      ;
; -3.656 ; command_count[6]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.671      ;
; -3.656 ; command_count[6]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.671      ;
; -3.583 ; \process_5:main_count[4] ; data_bit_count[0] ; clk_system   ; clk_system  ; 1.000        ; 0.002      ; 4.621      ;
; -3.583 ; \process_5:main_count[4] ; data_bit_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.002      ; 4.621      ;
; -3.583 ; \process_5:main_count[4] ; data_bit_count[3] ; clk_system   ; clk_system  ; 1.000        ; 0.002      ; 4.621      ;
; -3.583 ; \process_5:main_count[4] ; data_bit_count[2] ; clk_system   ; clk_system  ; 1.000        ; 0.002      ; 4.621      ;
; -3.580 ; command_count[4]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.580 ; command_count[4]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.596      ;
; -3.576 ; command_count[4]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.591      ;
; -3.576 ; command_count[4]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.591      ;
; -3.576 ; command_count[4]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.591      ;
; -3.564 ; command_count[4]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.579      ;
; -3.564 ; command_count[4]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.579      ;
; -3.564 ; command_count[4]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.579      ;
; -3.560 ; \process_5:main_count[2] ; data_bit_count[0] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.596      ;
; -3.560 ; \process_5:main_count[2] ; data_bit_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.596      ;
; -3.560 ; \process_5:main_count[2] ; data_bit_count[3] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.596      ;
; -3.560 ; \process_5:main_count[2] ; data_bit_count[2] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.596      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.538 ; \process_5:main_count[1] ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 4.559      ;
; -3.534 ; \process_5:main_count[1] ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 4.554      ;
; -3.534 ; \process_5:main_count[1] ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 4.554      ;
; -3.534 ; \process_5:main_count[1] ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 4.554      ;
; -3.522 ; \process_5:main_count[1] ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 4.542      ;
; -3.522 ; \process_5:main_count[1] ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 4.542      ;
; -3.522 ; \process_5:main_count[1] ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 4.542      ;
; -3.492 ; command_count[0]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.492 ; command_count[0]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.020     ; 4.508      ;
; -3.488 ; command_count[0]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.503      ;
; -3.488 ; command_count[0]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.503      ;
; -3.488 ; command_count[0]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.503      ;
; -3.476 ; command_count[0]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.491      ;
; -3.476 ; command_count[0]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.491      ;
; -3.476 ; command_count[0]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.021     ; 4.491      ;
; -3.453 ; command_count[5]         ; instruction[2]    ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 4.486      ;
; -3.453 ; command_count[5]         ; instruction[0]    ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 4.486      ;
+--------+--------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.676 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.787     ; 1.925      ;
; -2.609 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.795     ; 1.850      ;
; -2.578 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.795     ; 1.819      ;
; -2.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.790     ; 1.751      ;
; -2.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.787     ; 1.704      ;
; -2.419 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.781     ; 1.674      ;
; -2.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.788     ; 1.649      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 1.639      ;
; -2.384 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.775     ; 1.645      ;
; -2.373 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.790     ; 1.619      ;
; -2.349 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.770     ; 1.615      ;
; -2.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.789     ; 1.570      ;
; -2.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.781     ; 1.561      ;
; -2.275 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 1.515      ;
; -2.266 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.770     ; 1.532      ;
; -2.220 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.779     ; 1.477      ;
; -2.212 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.466      ;
; -2.208 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.766     ; 1.478      ;
; -2.201 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.766     ; 1.471      ;
; -2.195 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.449      ;
; -2.191 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 1.441      ;
; -2.138 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.761     ; 1.413      ;
; -2.105 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.789     ; 1.352      ;
; -2.071 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.325      ;
; -2.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 1.290      ;
; -1.995 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.761     ; 1.270      ;
; -1.988 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.789     ; 1.235      ;
; -1.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.766     ; 1.244      ;
; -1.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.225      ;
; -1.960 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.214      ;
; 7.068  ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.959      ;
; 7.068  ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.959      ;
; 7.068  ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.959      ;
; 7.068  ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.959      ;
; 7.068  ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.959      ;
; 7.197  ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.830      ;
; 7.197  ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.830      ;
; 7.197  ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.830      ;
; 7.197  ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.830      ;
; 7.197  ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.830      ;
; 7.244  ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.783      ;
; 7.244  ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.783      ;
; 7.244  ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.783      ;
; 7.244  ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.783      ;
; 7.244  ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.009     ; 2.783      ;
; 7.416  ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.617      ;
; 7.416  ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.617      ;
; 7.599  ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.434      ;
; 7.599  ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.434      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.162  ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.874      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.291  ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.745      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.338  ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.698      ;
; 8.887  ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.149      ;
; 8.924  ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.112      ;
; 8.924  ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.112      ;
; 8.937  ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.099      ;
; 8.943  ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.093      ;
; 8.949  ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.087      ;
; 8.961  ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.075      ;
; 8.970  ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.066      ;
; 9.145  ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.891      ;
; 9.146  ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.890      ;
; 9.379  ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.431 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.119      ; 2.015      ;
; -0.430 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.125      ; 2.020      ;
; -0.296 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.108      ; 1.869      ;
; -0.253 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.846      ;
; -0.246 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.123      ; 1.834      ;
; -0.231 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.144      ; 1.840      ;
; -0.228 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.148      ; 1.841      ;
; -0.225 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.129      ; 1.819      ;
; -0.218 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.149      ; 1.832      ;
; -0.209 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.148      ; 1.822      ;
; -0.209 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.143      ; 1.817      ;
; -0.196 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.151      ; 1.812      ;
; -0.195 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.127      ; 1.787      ;
; -0.189 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.151      ; 1.805      ;
; -0.173 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.124      ; 1.762      ;
; -0.170 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.099      ; 1.734      ;
; -0.163 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.135      ; 1.763      ;
; -0.163 ; dds_ram_data_in[3]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.135      ; 1.763      ;
; -0.158 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.104      ; 1.727      ;
; -0.138 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.117      ; 1.720      ;
; -0.020 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.129      ; 1.614      ;
; -0.020 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.129      ; 1.614      ;
; -0.006 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.151      ; 1.622      ;
; -0.006 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.151      ; 1.622      ;
; 0.000  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.103      ; 1.568      ;
; 0.007  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.103      ; 1.561      ;
; 0.009  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.129      ; 1.585      ;
; 0.011  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.129      ; 1.583      ;
; 0.014  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.144      ; 1.595      ;
; 0.016  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.151      ; 1.600      ;
; 0.019  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.103      ; 1.549      ;
; 0.019  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.123      ; 1.569      ;
; 0.021  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.123      ; 1.567      ;
; 0.025  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.103      ; 1.543      ;
; 0.026  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.108      ; 1.547      ;
; 0.026  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.143      ; 1.582      ;
; 0.030  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.149      ; 1.584      ;
; 0.030  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.141      ; 1.576      ;
; 0.031  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.123      ; 1.557      ;
; 0.032  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.561      ;
; 0.035  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.148      ; 1.578      ;
; 0.037  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.144      ; 1.572      ;
; 0.041  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.131      ; 1.555      ;
; 0.042  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.151      ; 1.574      ;
; 0.042  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.149      ; 1.572      ;
; 0.044  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.108      ; 1.529      ;
; 0.045  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.123      ; 1.543      ;
; 0.047  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.121      ; 1.539      ;
; 0.050  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.543      ;
; 0.054  ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.132      ; 1.543      ;
; 0.056  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.124      ; 1.533      ;
; 0.057  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.124      ; 1.532      ;
; 0.058  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.535      ;
; 0.059  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.131      ; 1.537      ;
; 0.062  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.143      ; 1.546      ;
; 0.064  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.143      ; 1.544      ;
; 0.069  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.524      ;
; 0.069  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.143      ; 1.539      ;
; 0.070  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.141      ; 1.536      ;
; 0.072  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.149      ; 1.542      ;
; 0.078  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.149      ; 1.536      ;
; 0.082  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.149      ; 1.532      ;
; 0.085  ; dds_ram_data_in[8]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.132      ; 1.512      ;
; 0.090  ; dds_ram_data_in[2]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.503      ;
; 0.093  ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 1.484      ;
; 0.098  ; dds_ram_data_in[0]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.495      ;
; 0.099  ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 1.478      ;
; 0.164  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.120      ; 1.421      ;
; 0.248  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.103      ; 1.320      ;
; 0.258  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.148      ; 1.355      ;
; 0.261  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.148      ; 1.352      ;
; 0.262  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.131      ; 1.334      ;
; 0.265  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.144      ; 1.344      ;
; 0.265  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.148      ; 1.348      ;
; 0.268  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.144      ; 1.341      ;
; 0.271  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.141      ; 1.335      ;
; 0.272  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.144      ; 1.337      ;
; 0.275  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.318      ;
; 0.278  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.131      ; 1.318      ;
; 0.278  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.108      ; 1.295      ;
; 0.279  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.123      ; 1.309      ;
; 0.279  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.314      ;
; 0.280  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.128      ; 1.313      ;
; 0.283  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.124      ; 1.306      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.499 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.575      ;
; -1.428 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.504      ;
; -1.357 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.433      ;
; -1.286 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.362      ;
; -1.185 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.221      ;
; -1.127 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.203      ;
; -1.114 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.150      ;
; -1.056 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.132      ;
; -1.043 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.079      ;
; -0.985 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 2.061      ;
; -0.972 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.008      ;
; -0.937 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.973      ;
; -0.914 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 1.990      ;
; -0.902 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.938      ;
; -0.866 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.902      ;
; -0.831 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.867      ;
; -0.831 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.867      ;
; -0.813 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.849      ;
; -0.795 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.831      ;
; -0.760 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.796      ;
; -0.760 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.796      ;
; -0.742 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.778      ;
; -0.728 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.764      ;
; -0.724 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.760      ;
; -0.689 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.725      ;
; -0.689 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.725      ;
; -0.671 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.707      ;
; -0.657 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.693      ;
; -0.618 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.654      ;
; -0.601 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.637      ;
; -0.600 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.636      ;
; -0.586 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.622      ;
; -0.565 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.601      ;
; -0.530 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.566      ;
; -0.530 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.566      ;
; -0.527 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.040      ; 1.603      ;
; -0.515 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.551      ;
; -0.494 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.530      ;
; -0.493 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.529      ;
; -0.459 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.423 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.459      ;
; -0.422 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.458      ;
; -0.217 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.253      ;
; -0.073 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.040 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.076      ;
; -0.040 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.076      ;
; -0.039 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.075      ;
; 0.236  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.800      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 2.479  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 2.350      ; 0.657      ;
; 2.979  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 2.350      ; 0.657      ;
; 37.291 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.745      ;
; 37.390 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.646      ;
; 37.477 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.559      ;
; 37.576 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.460      ;
; 37.613 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.423      ;
; 37.712 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.324      ;
; 37.739 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.297      ;
; 37.838 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.198      ;
; 38.041 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.995      ;
; 38.042 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.994      ;
; 38.223 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.813      ;
; 38.224 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.812      ;
; 38.351 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.685      ;
; 38.352 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.684      ;
; 38.472 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.564      ;
; 38.480 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.556      ;
; 38.481 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.555      ;
; 38.571 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.465      ;
; 38.904 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.132      ;
; 38.928 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.108      ;
; 38.947 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.089      ;
; 39.186 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.850      ;
; 39.192 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.844      ;
; 39.379 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.578  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.844      ;
; 0.584  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.850      ;
; 0.823  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.089      ;
; 0.827  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.093      ;
; 0.842  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.108      ;
; 0.854  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.120      ;
; 0.866  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.132      ;
; 0.983  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.249      ;
; 0.984  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.250      ;
; 0.994  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.260      ;
; 1.109  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.375      ;
; 1.110  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.112  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.378      ;
; 1.119  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.385      ;
; 1.199  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.465      ;
; 1.262  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.528      ;
; 1.278  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.544      ;
; 1.298  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.564      ;
; 1.431  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.697      ;
; 1.432  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.698      ;
; 1.466  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.732      ;
; 1.701  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.967      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.701 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.842      ; 0.657      ;
; -1.201 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.842      ; 0.657      ;
; 0.391  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[1]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.530  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.796      ;
; 0.534  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.800      ;
; 0.535  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.801      ;
; 0.536  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.802      ;
; 0.541  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.807      ;
; 0.548  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.814      ;
; 0.551  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.817      ;
; 0.675  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.941      ;
; 0.681  ; ram_process_count[1]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.947      ;
; 0.700  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.966      ;
; 0.702  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.968      ;
; 0.702  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.968      ;
; 0.705  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.971      ;
; 0.743  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.009      ;
; 0.795  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.067      ;
; 0.806  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.075      ;
; 0.813  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.079      ;
; 0.822  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.088      ;
; 0.832  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.098      ;
; 0.834  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.100      ;
; 0.837  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.866  ; command_count[2]         ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.131      ;
; 0.945  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.211      ;
; 0.946  ; command_count[2]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.209      ;
; 0.948  ; command_count[2]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.211      ;
; 0.956  ; command_count[2]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.219      ;
; 0.985  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.251      ;
; 1.002  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.268      ;
; 1.004  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.270      ;
; 1.008  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; -0.020     ; 1.254      ;
; 1.016  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.282      ;
; 1.030  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; -0.020     ; 1.276      ;
; 1.035  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; -0.020     ; 1.281      ;
; 1.041  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; -0.020     ; 1.287      ;
; 1.046  ; \process_5:main_count[3] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.312      ;
; 1.055  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.321      ;
; 1.059  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.325      ;
; 1.068  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.334      ;
; 1.083  ; count_serial[1]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.349      ;
; 1.102  ; ram_process_count[3]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.368      ;
; 1.116  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.382      ;
; 1.135  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 1.405      ;
; 1.145  ; ram_process_count[2]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.411      ;
; 1.174  ; write_ram_address[0]     ; dds_ram_wraddress[0]     ; clk_system      ; clk_system  ; 0.000        ; -0.020     ; 1.420      ;
; 1.184  ; write_ram_address[4]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.450      ;
; 1.189  ; write_ram_address[6]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.458      ;
; 1.196  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.462      ;
; 1.211  ; ram_process_count[1]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.477      ;
; 1.211  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.477      ;
; 1.219  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.485      ;
; 1.220  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.486      ;
; 1.222  ; count_serial[2]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.488      ;
; 1.223  ; write_ram_address[3]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; write_ram_address[0]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.227  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.493      ;
; 1.228  ; write_ram_address[5]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; write_ram_address[7]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.497      ;
; 1.239  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.505      ;
; 1.255  ; write_ram_address[4]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.521      ;
; 1.258  ; ram_process_count[0]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.524      ;
; 1.260  ; write_ram_address[6]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; write_ram_address[8]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.533      ;
; 1.270  ; write_ram_address[2]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.536      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.083 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.110      ; 0.927      ;
; 0.095 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.110      ; 0.939      ;
; 0.127 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 0.984      ;
; 0.134 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.121      ; 0.989      ;
; 0.139 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 0.996      ;
; 0.141 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.121      ; 0.996      ;
; 0.338 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.107      ; 1.179      ;
; 0.343 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.107      ; 1.184      ;
; 0.353 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.203      ;
; 0.367 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.217      ;
; 0.388 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.121      ; 1.243      ;
; 0.391 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.121      ; 1.246      ;
; 0.393 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.250      ;
; 0.394 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.251      ;
; 0.404 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.261      ;
; 0.414 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.108      ; 1.256      ;
; 0.415 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.143      ; 1.292      ;
; 0.419 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.281      ;
; 0.430 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.108      ; 1.272      ;
; 0.431 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.141      ; 1.306      ;
; 0.434 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.108      ; 1.276      ;
; 0.435 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.124      ; 1.293      ;
; 0.437 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.299      ;
; 0.440 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.124      ; 1.298      ;
; 0.440 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.131      ; 1.305      ;
; 0.442 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.304      ;
; 0.444 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.141      ; 1.319      ;
; 0.447 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.141      ; 1.322      ;
; 0.448 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.124      ; 1.306      ;
; 0.451 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.313      ;
; 0.452 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.309      ;
; 0.452 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.314      ;
; 0.453 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.131      ; 1.318      ;
; 0.453 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.108      ; 1.295      ;
; 0.456 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.318      ;
; 0.459 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.144      ; 1.337      ;
; 0.460 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.141      ; 1.335      ;
; 0.463 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.144      ; 1.341      ;
; 0.466 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.144      ; 1.344      ;
; 0.466 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.148      ; 1.348      ;
; 0.469 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.131      ; 1.334      ;
; 0.470 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.148      ; 1.352      ;
; 0.473 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.148      ; 1.355      ;
; 0.483 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.103      ; 1.320      ;
; 0.567 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.120      ; 1.421      ;
; 0.632 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.478      ;
; 0.633 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.495      ;
; 0.638 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.484      ;
; 0.641 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.503      ;
; 0.646 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.132      ; 1.512      ;
; 0.649 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.149      ; 1.532      ;
; 0.653 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.149      ; 1.536      ;
; 0.659 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.149      ; 1.542      ;
; 0.661 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.141      ; 1.536      ;
; 0.662 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.524      ;
; 0.662 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.143      ; 1.539      ;
; 0.667 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.143      ; 1.544      ;
; 0.669 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.143      ; 1.546      ;
; 0.672 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.131      ; 1.537      ;
; 0.673 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.535      ;
; 0.674 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.124      ; 1.532      ;
; 0.675 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.124      ; 1.533      ;
; 0.677 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.132      ; 1.543      ;
; 0.681 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.543      ;
; 0.684 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.121      ; 1.539      ;
; 0.686 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.543      ;
; 0.687 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.108      ; 1.529      ;
; 0.689 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.151      ; 1.574      ;
; 0.689 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.149      ; 1.572      ;
; 0.690 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.131      ; 1.555      ;
; 0.694 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.144      ; 1.572      ;
; 0.696 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.148      ; 1.578      ;
; 0.699 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.128      ; 1.561      ;
; 0.700 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.557      ;
; 0.701 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.149      ; 1.584      ;
; 0.701 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.141      ; 1.576      ;
; 0.705 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.108      ; 1.547      ;
; 0.705 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.143      ; 1.582      ;
; 0.706 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.103      ; 1.543      ;
; 0.710 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.567      ;
; 0.712 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.103      ; 1.549      ;
; 0.712 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.123      ; 1.569      ;
; 0.715 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.151      ; 1.600      ;
; 0.717 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.144      ; 1.595      ;
; 0.720 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.129      ; 1.583      ;
; 0.722 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.129      ; 1.585      ;
; 0.724 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.103      ; 1.561      ;
; 0.731 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.103      ; 1.568      ;
; 0.737 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.151      ; 1.622      ;
; 0.737 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.151      ; 1.622      ;
; 0.751 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.129      ; 1.614      ;
; 0.751 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.129      ; 1.614      ;
; 0.869 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.720      ;
; 0.889 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.104      ; 1.727      ;
; 0.894 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.135      ; 1.763      ;
; 0.894 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.135      ; 1.763      ;
; 0.901 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.099      ; 1.734      ;
; 0.904 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.124      ; 1.762      ;
; 0.920 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.151      ; 1.805      ;
; 0.926 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.787      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.624 ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.890      ;
; 0.625 ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.800 ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.809 ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.821 ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.827 ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.833 ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.846 ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.883 ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.149      ;
; 0.901 ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.167      ;
; 0.907 ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.173      ;
; 0.908 ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.174      ;
; 0.919 ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.185      ;
; 0.919 ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.185      ;
; 0.922 ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.188      ;
; 0.923 ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.189      ;
; 0.929 ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.933 ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.199      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.479 ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.608 ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.855 ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.112      ;
; 1.859 ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.116      ;
; 1.860 ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.117      ;
; 1.880 ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.137      ;
; 1.880 ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.137      ;
; 2.171 ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.434      ;
; 2.171 ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.434      ;
; 2.354 ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.617      ;
; 2.354 ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.617      ;
; 2.573 ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.830      ;
; 2.573 ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.830      ;
; 2.573 ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.830      ;
; 2.573 ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.830      ;
; 2.573 ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.830      ;
; 2.702 ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.959      ;
; 2.702 ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.959      ;
; 2.702 ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.959      ;
; 2.702 ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.959      ;
; 2.702 ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.959      ;
; 2.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.214      ;
; 2.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.225      ;
; 2.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.766     ; 1.244      ;
; 2.758 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.789     ; 1.235      ;
; 2.765 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.761     ; 1.270      ;
; 2.810 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.786     ; 1.290      ;
; 2.841 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.325      ;
; 2.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.789     ; 1.352      ;
; 2.908 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.761     ; 1.413      ;
; 2.961 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.786     ; 1.441      ;
; 2.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.449      ;
; 2.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.766     ; 1.471      ;
; 2.978 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.766     ; 1.478      ;
; 2.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.466      ;
; 2.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.779     ; 1.477      ;
; 3.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.770     ; 1.532      ;
; 3.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.796     ; 1.515      ;
; 3.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.781     ; 1.561      ;
; 3.093 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.789     ; 1.570      ;
; 3.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.770     ; 1.615      ;
; 3.143 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.790     ; 1.619      ;
; 3.154 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.775     ; 1.645      ;
; 3.169 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.796     ; 1.639      ;
; 3.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.788     ; 1.649      ;
; 3.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.781     ; 1.674      ;
; 3.225 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.787     ; 1.704      ;
; 3.275 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.790     ; 1.751      ;
; 3.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.795     ; 1.819      ;
; 3.379 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.795     ; 1.850      ;
; 3.446 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.787     ; 1.925      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.800      ;
; 0.809 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.076      ;
; 0.843 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.987 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.253      ;
; 1.192 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.459      ;
; 1.229 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.263 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.530      ;
; 1.285 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.551      ;
; 1.297 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 1.603      ;
; 1.300 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.566      ;
; 1.300 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.566      ;
; 1.335 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.601      ;
; 1.356 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.622      ;
; 1.370 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.636      ;
; 1.371 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.637      ;
; 1.388 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.654      ;
; 1.427 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.693      ;
; 1.441 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.707      ;
; 1.459 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.725      ;
; 1.459 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.725      ;
; 1.494 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.760      ;
; 1.498 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.764      ;
; 1.512 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.778      ;
; 1.530 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.796      ;
; 1.530 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.796      ;
; 1.565 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.831      ;
; 1.583 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.849      ;
; 1.601 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.867      ;
; 1.601 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.867      ;
; 1.636 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.902      ;
; 1.672 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.938      ;
; 1.684 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 1.990      ;
; 1.707 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.973      ;
; 1.742 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.008      ;
; 1.755 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.061      ;
; 1.813 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.079      ;
; 1.826 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.132      ;
; 1.884 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.150      ;
; 1.897 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.203      ;
; 1.955 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.221      ;
; 2.056 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.362      ;
; 2.127 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.433      ;
; 2.198 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.504      ;
; 2.269 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.040      ; 2.575      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 8.450 ; 8.450 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.178 ; 8.178 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.450 ; 8.450 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.475 ; 7.475 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.961 ; 4.961 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.469 ; 4.469 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.788 ; 4.788 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.448 ; 4.448 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.468 ; 4.468 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.582 ; 4.582 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.852 ; 4.852 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.499 ; 4.499 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.769 ; 4.769 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.879 ; 4.879 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.873 ; 4.873 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.961 ; 4.961 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.858 ; 4.858 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.811 ; 4.811 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.837 ; 4.837 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.913 ; 4.913 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.920 ; 4.920 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 5.423 ; 5.423 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 6.845 ; 6.845 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.934 ; 7.934 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 7.845 ; 7.845 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.934 ; 7.934 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 7.109 ; 7.109 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 6.566 ; 6.566 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.429 ; 6.429 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.566 ; 6.566 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 5.823 ; 5.823 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 6.496 ; 6.496 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.776 ; 4.776 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; 4.776 ; 4.776 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; 4.705 ; 4.705 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -7.245 ; -7.245 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -7.948 ; -7.948 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -8.220 ; -8.220 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -7.245 ; -7.245 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -4.218 ; -4.218 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -4.239 ; -4.239 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.558 ; -4.558 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.218 ; -4.218 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.238 ; -4.238 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.352 ; -4.352 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.622 ; -4.622 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.269 ; -4.269 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.539 ; -4.539 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.649 ; -4.649 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.643 ; -4.643 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.731 ; -4.731 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.628 ; -4.628 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.581 ; -4.581 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -4.607 ; -4.607 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -4.683 ; -4.683 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.690 ; -4.690 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.193 ; -5.193 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -4.776 ; -4.776 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -6.879 ; -6.879 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -7.615 ; -7.615 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -7.704 ; -7.704 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -6.879 ; -6.879 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -6.198 ; -6.198 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.198 ; -6.198 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -6.199 ; -6.199 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.336 ; -6.336 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.593 ; -5.593 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -4.303 ; -4.303 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; -4.218 ; -4.218 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; -4.218 ; -4.218 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; -4.392 ; -4.392 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.687 ; 4.687 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.128 ; 5.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.048 ; 4.048 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.044 ; 4.044 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.036 ; 4.036 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.052 ; 4.052 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.107 ; 4.107 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.163 ; 4.163 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.319 ; 4.319 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.431 ; 4.431 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.553 ; 4.553 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.896 ; 4.896 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.553 ; 4.553 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.805 ; 4.805 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.839 ; 4.839 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 5.128 ; 5.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.830 ; 4.830 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 5.071 ; 5.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 3.817 ; 3.817 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.685 ; 6.685 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.642 ; 6.642 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.510 ; 6.510 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.142 ; 6.142 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.142 ; 6.142 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 7.380 ; 7.380 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 6.668 ; 6.668 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 7.274 ; 7.274 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.820 ; 6.820 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.287 ; 6.287 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.687 ; 4.687 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.036 ; 4.036 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.048 ; 4.048 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.044 ; 4.044 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.036 ; 4.036 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.052 ; 4.052 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.107 ; 4.107 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.163 ; 4.163 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.319 ; 4.319 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.431 ; 4.431 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.553 ; 4.553 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.896 ; 4.896 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.553 ; 4.553 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.805 ; 4.805 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.839 ; 4.839 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 5.128 ; 5.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.830 ; 4.830 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 5.071 ; 5.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 3.817 ; 3.817 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.685 ; 6.685 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.642 ; 6.642 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.510 ; 6.510 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.142 ; 6.142 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.142 ; 6.142 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 7.380 ; 7.380 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 6.668 ; 6.668 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 7.274 ; 7.274 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.820 ; 6.820 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.287 ; 6.287 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 12.174 ; 12.174 ; 12.174 ; 12.174 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.945 ; 11.945 ; 11.945 ; 11.945 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 12.217 ; 12.217 ; 12.217 ; 12.217 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 11.471 ; 11.471 ; 11.471 ; 11.471 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.841 ; 11.841 ; 11.841 ; 11.841 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 11.612 ; 11.612 ; 11.612 ; 11.612 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 11.930 ; 11.930 ; 11.930 ; 11.930 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 11.701 ; 11.701 ; 11.701 ; 11.701 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 11.105 ; 11.105 ; 11.105 ; 11.105 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.876 ; 10.876 ; 10.876 ; 10.876 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 12.174 ; 12.174 ; 12.174 ; 12.174 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.945 ; 11.945 ; 11.945 ; 11.945 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 12.217 ; 12.217 ; 12.217 ; 12.217 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 11.471 ; 11.471 ; 11.471 ; 11.471 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.841 ; 11.841 ; 11.841 ; 11.841 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 11.612 ; 11.612 ; 11.612 ; 11.612 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 11.930 ; 11.930 ; 11.930 ; 11.930 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 11.701 ; 11.701 ; 11.701 ; 11.701 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 11.105 ; 11.105 ; 11.105 ; 11.105 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.876 ; 10.876 ; 10.876 ; 10.876 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -23.312       ;
; clk_system                      ; -1.317 ; -89.988       ;
; PLL|altpll_component|pll|clk[0] ; -1.183 ; -16.187       ;
; bus_in_step_to_next_value       ; -0.143 ; -0.362        ;
; clk_25                          ; 1.726  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.054 ; -1.054        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.268  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; 0.066  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.982      ;
; 0.077  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.545      ; 0.967      ;
; 0.133  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.900      ;
; 0.156  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.894      ;
; 0.161  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.888      ;
; 0.168  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 0.899      ;
; 0.169  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.884      ;
; 0.173  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.897      ;
; 0.174  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.876      ;
; 0.174  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.896      ;
; 0.177  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.893      ;
; 0.179  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.845      ;
; 0.184  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 0.882      ;
; 0.189  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.839      ;
; 0.191  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 0.881      ;
; 0.192  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.856      ;
; 0.195  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 0.877      ;
; 0.210  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.541      ; 0.830      ;
; 0.223  ; dds_ram_data_in[3]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.847      ;
; 0.224  ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.846      ;
; 0.256  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.773      ;
; 0.256  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.797      ;
; 0.256  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.797      ;
; 0.268  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 0.804      ;
; 0.269  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.760      ;
; 0.269  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.760      ;
; 0.270  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 0.802      ;
; 0.270  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.783      ;
; 0.271  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.778      ;
; 0.274  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.775      ;
; 0.276  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.777      ;
; 0.277  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 0.790      ;
; 0.281  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.752      ;
; 0.282  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.747      ;
; 0.284  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 0.788      ;
; 0.286  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.563      ; 0.776      ;
; 0.287  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.783      ;
; 0.287  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.762      ;
; 0.288  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.762      ;
; 0.288  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 0.778      ;
; 0.288  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.761      ;
; 0.289  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.781      ;
; 0.290  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.743      ;
; 0.290  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 0.755      ;
; 0.291  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 0.776      ;
; 0.293  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.762      ;
; 0.294  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.776      ;
; 0.298  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.755      ;
; 0.301  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.754      ;
; 0.302  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.573      ; 0.770      ;
; 0.302  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.748      ;
; 0.304  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.746      ;
; 0.304  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.746      ;
; 0.308  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.563      ; 0.754      ;
; 0.309  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 0.757      ;
; 0.309  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 0.757      ;
; 0.310  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.743      ;
; 0.311  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.759      ;
; 0.313  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 0.753      ;
; 0.314  ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 0.754      ;
; 0.316  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.754      ;
; 0.318  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.752      ;
; 0.331  ; dds_ram_data_in[8]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.569      ; 0.737      ;
; 0.334  ; dds_ram_data_in[2]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.566      ; 0.731      ;
; 0.336  ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.712      ;
; 0.339  ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.709      ;
; 0.340  ; dds_ram_data_in[0]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.566      ; 0.725      ;
; 0.349  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 0.696      ;
; 0.375  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.654      ;
; 0.386  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.684      ;
; 0.391  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.664      ;
; 0.392  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 0.654      ;
; 0.392  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.678      ;
; 0.392  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.571      ; 0.678      ;
; 0.395  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 0.672      ;
; 0.395  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 0.672      ;
; 0.396  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.568      ; 0.671      ;
; 0.397  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.563      ; 0.665      ;
; 0.400  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.655      ;
; 0.400  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.633      ;
; 0.400  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.650      ;
; 0.404  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 0.649      ;
; 0.405  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.551      ; 0.645      ;
; 0.406  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.563      ; 0.656      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                              ;
+--------+--------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -1.317 ; command_count[5]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.317 ; command_count[5]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.333      ;
; -1.315 ; command_count[5]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.329      ;
; -1.315 ; command_count[5]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.329      ;
; -1.315 ; command_count[5]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.329      ;
; -1.306 ; command_count[5]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.321      ;
; -1.306 ; command_count[5]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.321      ;
; -1.306 ; command_count[5]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.321      ;
; -1.246 ; command_count[6]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.246 ; command_count[6]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.262      ;
; -1.244 ; command_count[6]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.258      ;
; -1.244 ; command_count[6]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.258      ;
; -1.244 ; command_count[6]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.258      ;
; -1.235 ; command_count[6]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.250      ;
; -1.235 ; command_count[6]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.250      ;
; -1.235 ; command_count[6]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.250      ;
; -1.226 ; command_count[1]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.226 ; command_count[1]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.242      ;
; -1.224 ; command_count[1]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.238      ;
; -1.224 ; command_count[1]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.238      ;
; -1.224 ; command_count[1]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.238      ;
; -1.215 ; command_count[1]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.230      ;
; -1.215 ; command_count[1]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.230      ;
; -1.215 ; command_count[1]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.230      ;
; -1.182 ; \process_5:main_count[4] ; data_bit_count[0] ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.217      ;
; -1.182 ; \process_5:main_count[4] ; data_bit_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.217      ;
; -1.182 ; \process_5:main_count[4] ; data_bit_count[3] ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.217      ;
; -1.182 ; \process_5:main_count[4] ; data_bit_count[2] ; clk_system   ; clk_system  ; 1.000        ; 0.003      ; 2.217      ;
; -1.175 ; command_count[4]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.175 ; command_count[4]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.191      ;
; -1.173 ; command_count[4]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.187      ;
; -1.173 ; command_count[4]         ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.187      ;
; -1.173 ; command_count[4]         ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.187      ;
; -1.172 ; \process_5:main_count[2] ; data_bit_count[0] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 2.204      ;
; -1.172 ; \process_5:main_count[2] ; data_bit_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 2.204      ;
; -1.172 ; \process_5:main_count[2] ; data_bit_count[3] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 2.204      ;
; -1.172 ; \process_5:main_count[2] ; data_bit_count[2] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 2.204      ;
; -1.164 ; command_count[4]         ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.179      ;
; -1.164 ; command_count[4]         ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.179      ;
; -1.164 ; command_count[4]         ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.017     ; 2.179      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.161 ; \process_5:main_count[1] ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 2.180      ;
; -1.159 ; \process_5:main_count[1] ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 2.176      ;
; -1.159 ; \process_5:main_count[1] ; data_to_write[12] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 2.176      ;
; -1.159 ; \process_5:main_count[1] ; data_to_write[29] ; clk_system   ; clk_system  ; 1.000        ; -0.015     ; 2.176      ;
; -1.153 ; command_count[5]         ; instruction[2]    ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.182      ;
; -1.153 ; command_count[5]         ; instruction[0]    ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.182      ;
; -1.153 ; command_count[5]         ; instruction[1]    ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.182      ;
; -1.150 ; \process_5:main_count[1] ; data_to_write[20] ; clk_system   ; clk_system  ; 1.000        ; -0.014     ; 2.168      ;
; -1.150 ; \process_5:main_count[1] ; data_to_write[28] ; clk_system   ; clk_system  ; 1.000        ; -0.014     ; 2.168      ;
; -1.150 ; \process_5:main_count[1] ; data_to_write[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.014     ; 2.168      ;
; -1.137 ; command_count[5]         ; data_bit_count[0] ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.166      ;
; -1.137 ; command_count[5]         ; data_bit_count[1] ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.166      ;
; -1.137 ; command_count[5]         ; data_bit_count[3] ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.166      ;
; -1.137 ; command_count[5]         ; data_bit_count[2] ; clk_system   ; clk_system  ; 1.000        ; -0.003     ; 2.166      ;
; -1.131 ; command_count[0]         ; data_to_write[15] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[23] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[14] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[22] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[11] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[10] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[21] ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.131 ; command_count[0]         ; data_to_write[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.016     ; 2.147      ;
; -1.129 ; command_count[0]         ; data_to_write[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 2.143      ;
+--------+--------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.183 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.293     ; 0.922      ;
; -1.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 0.903      ;
; -1.149 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 0.881      ;
; -1.101 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.296     ; 0.837      ;
; -1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.293     ; 0.824      ;
; -1.061 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.289     ; 0.804      ;
; -1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.292     ; 0.796      ;
; -1.054 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 0.786      ;
; -1.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.280     ; 0.788      ;
; -1.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.296     ; 0.772      ;
; -1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.289     ; 0.764      ;
; -1.013 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.276     ; 0.769      ;
; -1.006 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 0.738      ;
; -1.000 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.295     ; 0.737      ;
; -0.992 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.276     ; 0.748      ;
; -0.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.707      ;
; -0.962 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.285     ; 0.709      ;
; -0.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.273     ; 0.714      ;
; -0.950 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.273     ; 0.709      ;
; -0.948 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.690      ;
; -0.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.293     ; 0.684      ;
; -0.926 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.269     ; 0.689      ;
; -0.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.295     ; 0.641      ;
; -0.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.638      ;
; -0.874 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.293     ; 0.613      ;
; -0.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.269     ; 0.629      ;
; -0.862 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.289     ; 0.605      ;
; -0.860 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.295     ; 0.597      ;
; -0.855 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.289     ; 0.598      ;
; -0.850 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.273     ; 0.609      ;
; 8.541  ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.484      ;
; 8.541  ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.484      ;
; 8.541  ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.484      ;
; 8.541  ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.484      ;
; 8.541  ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.484      ;
; 8.627  ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.627  ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.007     ; 1.398      ;
; 8.715  ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.313      ;
; 8.715  ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.313      ;
; 8.803  ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.225      ;
; 8.803  ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.225      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.062  ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.970      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.148  ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.884      ;
; 9.401  ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.631      ;
; 9.495  ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.537      ;
; 9.496  ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.536      ;
; 9.498  ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.534      ;
; 9.500  ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.532      ;
; 9.501  ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.531      ;
; 9.502  ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.530      ;
; 9.508  ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.524      ;
; 9.580  ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.452      ;
; 9.581  ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.451      ;
; 9.665  ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.143 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 1.201      ;
; -0.108 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 1.166      ;
; -0.073 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 1.131      ;
; -0.038 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 1.096      ;
; -0.005 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.037      ;
; 0.030  ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.002      ;
; 0.056  ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 1.002      ;
; 0.065  ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.967      ;
; 0.091  ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 0.967      ;
; 0.100  ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.932      ;
; 0.112  ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.920      ;
; 0.126  ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 0.932      ;
; 0.134  ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.898      ;
; 0.147  ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.885      ;
; 0.161  ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 0.897      ;
; 0.169  ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.863      ;
; 0.169  ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.863      ;
; 0.182  ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.850      ;
; 0.194  ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.838      ;
; 0.204  ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.828      ;
; 0.217  ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.815      ;
; 0.221  ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.811      ;
; 0.229  ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.803      ;
; 0.239  ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.793      ;
; 0.256  ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.776      ;
; 0.264  ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.768      ;
; 0.274  ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.758      ;
; 0.291  ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.741      ;
; 0.298  ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.734      ;
; 0.299  ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.733      ;
; 0.301  ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.026      ; 0.757      ;
; 0.311  ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.721      ;
; 0.326  ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.706      ;
; 0.333  ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.699      ;
; 0.333  ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.699      ;
; 0.346  ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.686      ;
; 0.346  ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.686      ;
; 0.368  ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.381  ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.651      ;
; 0.381  ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.651      ;
; 0.434  ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.598      ;
; 0.508  ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.519  ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.637  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.395      ;
; 0.665  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.726  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 1.420      ; 0.367      ;
; 2.226  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 1.420      ; 0.367      ;
; 38.787 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.245      ;
; 38.816 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.216      ;
; 38.867 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.165      ;
; 38.896 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.136      ;
; 38.921 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.111      ;
; 38.950 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.082      ;
; 38.996 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.036      ;
; 39.025 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.007      ;
; 39.101 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.931      ;
; 39.103 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.929      ;
; 39.174 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.858      ;
; 39.176 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.856      ;
; 39.255 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.777      ;
; 39.257 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.775      ;
; 39.306 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.726      ;
; 39.306 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.726      ;
; 39.308 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.724      ;
; 39.335 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.697      ;
; 39.488 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.544      ;
; 39.492 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.540      ;
; 39.504 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.528      ;
; 39.605 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.427      ;
; 39.609 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.423      ;
; 39.665 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.271  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.423      ;
; 0.275  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.427      ;
; 0.376  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.528      ;
; 0.388  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.540      ;
; 0.390  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.542      ;
; 0.390  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.542      ;
; 0.392  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.445  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.598      ;
; 0.454  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.606      ;
; 0.494  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.649      ;
; 0.520  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.673      ;
; 0.545  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.697      ;
; 0.569  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.721      ;
; 0.574  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.726      ;
; 0.650  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.802      ;
; 0.654  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.807      ;
; 0.778  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.930      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.054 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.128      ; 0.367      ;
; -0.554 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.128      ; 0.367      ;
; 0.215  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[1]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.404      ;
; 0.256  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.408      ;
; 0.256  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.408      ;
; 0.317  ; ram_process_count[1]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.469      ;
; 0.336  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.488      ;
; 0.342  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.494      ;
; 0.344  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.496      ;
; 0.344  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.496      ;
; 0.346  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.498      ;
; 0.348  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.500      ;
; 0.356  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.508      ;
; 0.360  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.365  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.384  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.536      ;
; 0.404  ; command_count[2]         ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.556      ;
; 0.422  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.574      ;
; 0.454  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.606      ;
; 0.454  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.606      ;
; 0.458  ; command_count[2]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 0.607      ;
; 0.459  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.611      ;
; 0.460  ; command_count[2]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 0.609      ;
; 0.462  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.614      ;
; 0.466  ; command_count[2]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 0.615      ;
; 0.469  ; \process_5:main_count[3] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.621      ;
; 0.472  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.624      ;
; 0.475  ; count_serial[1]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.627      ;
; 0.476  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.628      ;
; 0.480  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; -0.017     ; 0.615      ;
; 0.483  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; -0.017     ; 0.618      ;
; 0.485  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; -0.017     ; 0.620      ;
; 0.488  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; -0.017     ; 0.623      ;
; 0.490  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.642      ;
; 0.498  ; write_ram_address[4]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; write_ram_address[6]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.503  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.655      ;
; 0.510  ; ram_process_count[2]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; write_ram_address[0]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.667      ;
; 0.513  ; write_ram_address[3]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; ram_process_count[3]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; write_ram_address[5]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; write_ram_address[7]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.523  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.675      ;
; 0.533  ; write_ram_address[4]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; write_ram_address[6]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.687      ;
; 0.538  ; write_ram_address[8]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.691      ;
; 0.543  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.695      ;
; 0.546  ; write_ram_address[0]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.548  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.700      ;
; 0.548  ; write_ram_address[3]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; write_ram_address[2]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; write_ram_address[5]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; write_ram_address[7]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.701      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.299 ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.372 ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.378 ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.416 ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.419 ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.571      ;
; 0.419 ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.571      ;
; 0.423 ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.575      ;
; 0.425 ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.577      ;
; 0.429 ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.581      ;
; 0.429 ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.581      ;
; 0.429 ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.581      ;
; 0.479 ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.631      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.866 ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.011      ;
; 0.866 ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.011      ;
; 0.868 ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.013      ;
; 0.871 ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.016      ;
; 0.872 ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.017      ;
; 1.077 ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.225      ;
; 1.077 ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.225      ;
; 1.165 ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.313      ;
; 1.165 ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.313      ;
; 1.253 ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.398      ;
; 1.253 ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.398      ;
; 1.253 ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.398      ;
; 1.253 ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.398      ;
; 1.253 ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.398      ;
; 1.339 ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.484      ;
; 1.339 ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.484      ;
; 1.339 ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.484      ;
; 1.339 ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.484      ;
; 1.339 ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.484      ;
; 1.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.273     ; 0.609      ;
; 1.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.289     ; 0.598      ;
; 1.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.295     ; 0.597      ;
; 1.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.289     ; 0.605      ;
; 1.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.269     ; 0.629      ;
; 1.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.293     ; 0.613      ;
; 1.776 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.638      ;
; 1.784 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.295     ; 0.641      ;
; 1.806 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.269     ; 0.689      ;
; 1.825 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.293     ; 0.684      ;
; 1.828 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.690      ;
; 1.830 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.273     ; 0.709      ;
; 1.835 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.273     ; 0.714      ;
; 1.842 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.285     ; 0.709      ;
; 1.845 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.707      ;
; 1.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.276     ; 0.748      ;
; 1.880 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.295     ; 0.737      ;
; 1.886 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.300     ; 0.738      ;
; 1.893 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.276     ; 0.769      ;
; 1.901 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.289     ; 0.764      ;
; 1.916 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.280     ; 0.788      ;
; 1.916 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.296     ; 0.772      ;
; 1.934 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.300     ; 0.786      ;
; 1.936 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.292     ; 0.796      ;
; 1.941 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.289     ; 0.804      ;
; 1.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.293     ; 0.824      ;
; 1.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.296     ; 0.837      ;
; 2.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.300     ; 0.881      ;
; 2.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.300     ; 0.903      ;
; 2.063 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.293     ; 0.922      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.395      ;
; 0.361 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.372 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.446 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.598      ;
; 0.499 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.651      ;
; 0.512 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.534 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.686      ;
; 0.547 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.706      ;
; 0.569 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.721      ;
; 0.579 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 0.757      ;
; 0.581 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.734      ;
; 0.589 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.741      ;
; 0.606 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.758      ;
; 0.616 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.768      ;
; 0.624 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.776      ;
; 0.641 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.793      ;
; 0.641 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.793      ;
; 0.651 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.803      ;
; 0.659 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.811      ;
; 0.663 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.815      ;
; 0.676 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.828      ;
; 0.676 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.828      ;
; 0.686 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.838      ;
; 0.698 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.850      ;
; 0.711 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.863      ;
; 0.711 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.863      ;
; 0.719 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 0.897      ;
; 0.733 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.885      ;
; 0.746 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.898      ;
; 0.754 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 0.932      ;
; 0.768 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.920      ;
; 0.780 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.932      ;
; 0.789 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 0.967      ;
; 0.815 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.967      ;
; 0.824 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 1.002      ;
; 0.850 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.002      ;
; 0.885 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.037      ;
; 0.918 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 1.096      ;
; 0.953 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 1.131      ;
; 0.988 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 1.166      ;
; 1.023 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.026      ; 1.201      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.268 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.453      ;
; 0.275 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.460      ;
; 0.307 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.492      ;
; 0.310 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.494      ;
; 0.313 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.498      ;
; 0.314 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.498      ;
; 0.387 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.545      ; 0.570      ;
; 0.390 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.545      ; 0.573      ;
; 0.395 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.584      ;
; 0.397 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.586      ;
; 0.432 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.616      ;
; 0.433 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 0.638      ;
; 0.433 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.617      ;
; 0.435 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.620      ;
; 0.435 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 0.616      ;
; 0.436 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.621      ;
; 0.438 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.627      ;
; 0.441 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.626      ;
; 0.444 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.633      ;
; 0.444 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 0.645      ;
; 0.446 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 0.627      ;
; 0.447 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.636      ;
; 0.449 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.621      ;
; 0.449 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.641      ;
; 0.451 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.640      ;
; 0.452 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.644      ;
; 0.453 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 0.654      ;
; 0.454 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 0.648      ;
; 0.455 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 0.656      ;
; 0.456 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.645      ;
; 0.457 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.649      ;
; 0.461 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 0.655      ;
; 0.461 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.633      ;
; 0.461 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.650      ;
; 0.464 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 0.665      ;
; 0.465 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 0.671      ;
; 0.466 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 0.672      ;
; 0.466 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 0.672      ;
; 0.469 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 0.654      ;
; 0.469 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.678      ;
; 0.469 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.678      ;
; 0.470 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 0.664      ;
; 0.475 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.684      ;
; 0.486 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.654      ;
; 0.512 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.696      ;
; 0.521 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.566      ; 0.725      ;
; 0.522 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.709      ;
; 0.525 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.712      ;
; 0.527 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.566      ; 0.731      ;
; 0.530 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 0.737      ;
; 0.543 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.752      ;
; 0.545 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.754      ;
; 0.547 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 0.754      ;
; 0.548 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 0.753      ;
; 0.550 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.759      ;
; 0.551 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.743      ;
; 0.552 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 0.757      ;
; 0.552 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 0.757      ;
; 0.553 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 0.754      ;
; 0.557 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.746      ;
; 0.557 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.746      ;
; 0.559 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 0.770      ;
; 0.559 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.748      ;
; 0.560 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 0.754      ;
; 0.563 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.755      ;
; 0.567 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.776      ;
; 0.568 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 0.762      ;
; 0.570 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 0.776      ;
; 0.571 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.743      ;
; 0.571 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.755      ;
; 0.572 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.781      ;
; 0.573 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 0.762      ;
; 0.573 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 0.778      ;
; 0.573 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.550      ; 0.761      ;
; 0.574 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.783      ;
; 0.574 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.550      ; 0.762      ;
; 0.575 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 0.776      ;
; 0.577 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 0.788      ;
; 0.579 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.747      ;
; 0.580 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.752      ;
; 0.584 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.568      ; 0.790      ;
; 0.585 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.777      ;
; 0.587 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.550      ; 0.775      ;
; 0.590 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.550      ; 0.778      ;
; 0.591 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 0.802      ;
; 0.591 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.783      ;
; 0.592 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.760      ;
; 0.592 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.760      ;
; 0.593 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 0.804      ;
; 0.605 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.773      ;
; 0.605 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.797      ;
; 0.605 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 0.797      ;
; 0.637 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.846      ;
; 0.638 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.571      ; 0.847      ;
; 0.651 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.541      ; 0.830      ;
; 0.666 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 0.877      ;
; 0.669 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.856      ;
; 0.670 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.573      ; 0.881      ;
; 0.672 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.839      ;
; 0.677 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 0.882      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 4.271 ; 4.271 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 4.168 ; 4.168 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 4.271 ; 4.271 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.862 ; 3.862 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.769 ; 2.769 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.536 ; 2.536 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.686 ; 2.686 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.524 ; 2.524 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.538 ; 2.538 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.606 ; 2.606 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.740 ; 2.740 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.566 ; 2.566 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.683 ; 2.683 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.749 ; 2.749 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.719 ; 2.719 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.769 ; 2.769 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.703 ; 2.703 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.663 ; 2.663 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.680 ; 2.680 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.732 ; 2.732 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.724 ; 2.724 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 2.919 ; 2.919 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.665 ; 3.665 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.035 ; 4.035 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 4.010 ; 4.010 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 4.035 ; 4.035 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.678 ; 3.678 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 3.462 ; 3.462 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.415 ; 3.415 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.401 ; 3.401 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.462 ; 3.462 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.100 ; 3.100 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 3.380 ; 3.380 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; 2.644 ; 2.644 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; 2.644 ; 2.644 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; 2.616 ; 2.616 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -3.742 ; -3.742 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -4.048 ; -4.048 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -4.151 ; -4.151 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.742 ; -3.742 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.404 ; -2.404 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.416 ; -2.416 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.566 ; -2.566 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.404 ; -2.404 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.418 ; -2.418 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.486 ; -2.486 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.620 ; -2.620 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.446 ; -2.446 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.563 ; -2.563 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.629 ; -2.629 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.599 ; -2.599 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.649 ; -2.649 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.583 ; -2.583 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.543 ; -2.543 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.560 ; -2.560 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.612 ; -2.612 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.604 ; -2.604 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.799 ; -2.799 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.624 ; -2.624 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.558 ; -3.558 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.890 ; -3.890 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.915 ; -3.915 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.558 ; -3.558 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.281 ; -3.281 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.295 ; -3.295 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.281 ; -3.281 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.342 ; -3.342 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.980 ; -2.980 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -2.375 ; -2.375 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.353 ; -2.353 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; -2.353 ; -2.353 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; -2.458 ; -2.458 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.254 ; 2.254 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.515 ; 2.515 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.004 ; 2.004 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.000 ; 2.000 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 1.996 ; 1.996 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.002 ; 2.002 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.029 ; 2.029 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.058 ; 2.058 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.133 ; 2.133 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.192 ; 2.192 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.240 ; 2.240 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.406 ; 2.406 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.377 ; 2.377 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.381 ; 2.381 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.515 ; 2.515 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.379 ; 2.379 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.481 ; 2.481 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 1.896 ; 1.896 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.678 ; 3.678 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.653 ; 3.653 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.528 ; 3.528 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.344 ; 3.344 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.344 ; 3.344 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 4.034 ; 4.034 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.651 ; 3.651 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.966 ; 3.966 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.694 ; 3.694 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.435 ; 3.435 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.254 ; 2.254 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.996 ; 1.996 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.004 ; 2.004 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.000 ; 2.000 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 1.996 ; 1.996 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.002 ; 2.002 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.029 ; 2.029 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.058 ; 2.058 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.133 ; 2.133 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.192 ; 2.192 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.240 ; 2.240 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.406 ; 2.406 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.377 ; 2.377 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.381 ; 2.381 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.515 ; 2.515 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.379 ; 2.379 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.481 ; 2.481 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 1.896 ; 1.896 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.678 ; 3.678 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.653 ; 3.653 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.528 ; 3.528 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.344 ; 3.344 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.344 ; 3.344 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 4.034 ; 4.034 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.651 ; 3.651 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.966 ; 3.966 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.694 ; 3.694 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.435 ; 3.435 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.509 ; 6.509 ; 6.509 ; 6.509 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 6.302 ; 6.302 ; 6.302 ; 6.302 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.450 ; 6.450 ; 6.450 ; 6.450 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.509 ; 6.509 ; 6.509 ; 6.509 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 6.302 ; 6.302 ; 6.302 ; 6.302 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.450 ; 6.450 ; 6.450 ; 6.450 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.771   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.676   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.499   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; 1.726    ; -2.209 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -3.771   ; -1.701 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.083  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -472.166 ; -3.91  ; 0.0      ; 0.0     ; -1004.102           ;
;  PLL|altpll_component|pll|clk[0] ; -37.019  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -10.179  ; 0.000  ; N/A      ; N/A     ; -11.222             ;
;  clk_25                          ; 0.000    ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -389.755 ; -1.701 ; N/A      ; N/A     ; -511.600            ;
;  dds_ram_wrclock                 ; -35.213  ; 0.000  ; N/A      ; N/A     ; -481.280            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 8.450 ; 8.450 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.178 ; 8.178 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.450 ; 8.450 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.475 ; 7.475 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.961 ; 4.961 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.469 ; 4.469 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.788 ; 4.788 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.448 ; 4.448 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.468 ; 4.468 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.582 ; 4.582 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.852 ; 4.852 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.499 ; 4.499 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.769 ; 4.769 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.879 ; 4.879 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.873 ; 4.873 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.961 ; 4.961 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.858 ; 4.858 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.811 ; 4.811 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.837 ; 4.837 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.913 ; 4.913 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.920 ; 4.920 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 5.423 ; 5.423 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 6.845 ; 6.845 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.934 ; 7.934 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 7.845 ; 7.845 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.934 ; 7.934 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 7.109 ; 7.109 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 6.566 ; 6.566 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.429 ; 6.429 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.566 ; 6.566 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 5.823 ; 5.823 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 6.496 ; 6.496 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.776 ; 4.776 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; 4.776 ; 4.776 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; 4.705 ; 4.705 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -3.742 ; -3.742 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -4.048 ; -4.048 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -4.151 ; -4.151 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.742 ; -3.742 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.404 ; -2.404 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.416 ; -2.416 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.566 ; -2.566 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.404 ; -2.404 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.418 ; -2.418 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.486 ; -2.486 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.620 ; -2.620 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.446 ; -2.446 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.563 ; -2.563 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.629 ; -2.629 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.599 ; -2.599 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.649 ; -2.649 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.583 ; -2.583 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.543 ; -2.543 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.560 ; -2.560 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.612 ; -2.612 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.604 ; -2.604 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.799 ; -2.799 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.624 ; -2.624 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.558 ; -3.558 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.890 ; -3.890 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.915 ; -3.915 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.558 ; -3.558 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.281 ; -3.281 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.295 ; -3.295 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.281 ; -3.281 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.342 ; -3.342 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.980 ; -2.980 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -2.375 ; -2.375 ; Fall       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.353 ; -2.353 ; Fall       ; clk_system      ;
;  dip_in[3]            ; clk_system ; -2.353 ; -2.353 ; Fall       ; clk_system      ;
;  dip_in[4]            ; clk_system ; -2.458 ; -2.458 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.687 ; 4.687 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.128 ; 5.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.048 ; 4.048 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.044 ; 4.044 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.036 ; 4.036 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.052 ; 4.052 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.107 ; 4.107 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.163 ; 4.163 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.319 ; 4.319 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.431 ; 4.431 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.553 ; 4.553 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.896 ; 4.896 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.553 ; 4.553 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.805 ; 4.805 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.839 ; 4.839 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 5.128 ; 5.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.830 ; 4.830 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 5.071 ; 5.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 3.817 ; 3.817 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.685 ; 6.685 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.642 ; 6.642 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.510 ; 6.510 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.142 ; 6.142 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.142 ; 6.142 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 7.380 ; 7.380 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 6.668 ; 6.668 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 7.274 ; 7.274 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.820 ; 6.820 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.287 ; 6.287 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.254 ; 2.254 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.996 ; 1.996 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.004 ; 2.004 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.000 ; 2.000 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 1.996 ; 1.996 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.002 ; 2.002 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.029 ; 2.029 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.058 ; 2.058 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.133 ; 2.133 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.192 ; 2.192 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.240 ; 2.240 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.406 ; 2.406 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.377 ; 2.377 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.381 ; 2.381 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.515 ; 2.515 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.379 ; 2.379 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.481 ; 2.481 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 1.896 ; 1.896 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.678 ; 3.678 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.653 ; 3.653 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.528 ; 3.528 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.344 ; 3.344 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.344 ; 3.344 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 4.034 ; 4.034 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.651 ; 3.651 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.966 ; 3.966 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.694 ; 3.694 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.435 ; 3.435 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 12.174 ; 12.174 ; 12.174 ; 12.174 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.945 ; 11.945 ; 11.945 ; 11.945 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 12.217 ; 12.217 ; 12.217 ; 12.217 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 11.471 ; 11.471 ; 11.471 ; 11.471 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.841 ; 11.841 ; 11.841 ; 11.841 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 11.612 ; 11.612 ; 11.612 ; 11.612 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 11.930 ; 11.930 ; 11.930 ; 11.930 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 11.701 ; 11.701 ; 11.701 ; 11.701 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 11.105 ; 11.105 ; 11.105 ; 11.105 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.876 ; 10.876 ; 10.876 ; 10.876 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.509 ; 6.509 ; 6.509 ; 6.509 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 6.302 ; 6.302 ; 6.302 ; 6.302 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.450 ; 6.450 ; 6.450 ; 6.450 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
+-------------------+--------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 537      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 75       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 537      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 75       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 164   ; 164  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 25 11:29:19 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.771
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.771      -389.755 clk_system 
    Info (332119):    -2.676       -37.019 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.915       -35.213 dds_ram_wrclock 
    Info (332119):    -1.499       -10.179 bus_in_step_to_next_value 
    Info (332119):     2.479         0.000 clk_25 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.701        -1.701 clk_system 
    Info (332119):     0.083         0.000 dds_ram_wrclock 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -23.312 dds_ram_wrclock 
    Info (332119):    -1.317       -89.988 clk_system 
    Info (332119):    -1.183       -16.187 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -0.143        -0.362 bus_in_step_to_next_value 
    Info (332119):     1.726         0.000 clk_25 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.054        -1.054 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.268         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 274 megabytes
    Info: Processing ended: Fri May 25 11:29:22 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


