{
  "Top": "gesture_model",
  "RtlTop": "gesture_model",
  "RtlPrefix": "",
  "RtlSubPrefix": "gesture_model_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_d0",
          "name": "input_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_we0",
          "name": "input_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_address1",
          "name": "input_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce1",
          "name": "input_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_d1",
          "name": "input_r_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q1",
          "name": "input_r_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_we1",
          "name": "input_r_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_q0",
          "name": "output_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_address1",
          "name": "output_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce1",
          "name": "output_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d1",
          "name": "output_r_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_q1",
          "name": "output_r_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_r_we1",
          "name": "output_r_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top gesture_model -name gesture_model"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gesture_model"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "15110",
    "Latency": "17280"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gesture_model",
    "Version": "1.0",
    "DisplayName": "Gesture_model",
    "Revision": "2113711694",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gesture_model_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/nnet\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/gesture_model_batchnorm_1.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_5.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_bn1_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_bn2_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_conv1d_0.vhd",
      "impl\/vhdl\/gesture_model_conv1d_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_dense1_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_dense_4.vhd",
      "impl\/vhdl\/gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_output_7.vhd",
      "impl\/vhdl\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1.vhd",
      "impl\/vhdl\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_output_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_exp_17_9_s.vhd",
      "impl\/vhdl\/gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_flatten_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/gesture_model_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/gesture_model_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/gesture_model_Loop_VITIS_LOOP_42_1_proc.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_6ns_24s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_7ns_22s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_7s_24s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_maxpool1d_2.vhd",
      "impl\/vhdl\/gesture_model_maxpool_out_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_mul_25ns_25ns_50_1_1.vhd",
      "impl\/vhdl\/gesture_model_mul_mul_16s_5ns_22_4_1.vhd",
      "impl\/vhdl\/gesture_model_mul_mul_16s_9s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mul_mul_25ns_18ns_43_4_1.vhd",
      "impl\/vhdl\/gesture_model_sdiv_24ns_1ns_24_28_1.vhd",
      "impl\/vhdl\/gesture_model_sdiv_24ns_10ns_24_28_1.vhd",
      "impl\/vhdl\/gesture_model_sdiv_24ns_16s_16_28_1.vhd",
      "impl\/vhdl\/gesture_model_softmax_7.vhd",
      "impl\/vhdl\/gesture_model_softmax_7_Pipeline_VITIS_LOOP_79_1.vhd",
      "impl\/vhdl\/gesture_model_softmax_7_Pipeline_VITIS_LOOP_82_2.vhd",
      "impl\/vhdl\/gesture_model_sqrt_fixed_17_9_s.vhd",
      "impl\/vhdl\/gesture_model.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gesture_model_batchnorm_1.v",
      "impl\/verilog\/gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batchnorm_5.v",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_bn1_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_bn2_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_conv1d_0.v",
      "impl\/verilog\/gesture_model_conv1d_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_dense1_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_dense_4.v",
      "impl\/verilog\/gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_output_7.v",
      "impl\/verilog\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1.v",
      "impl\/verilog\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_output_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_exp_17_9_s.v",
      "impl\/verilog\/gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_flatten_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/gesture_model_flow_control_loop_pipe.v",
      "impl\/verilog\/gesture_model_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/gesture_model_hls_deadlock_detection_unit.v",
      "impl\/verilog\/gesture_model_hls_deadlock_detector.vh",
      "impl\/verilog\/gesture_model_hls_deadlock_report_unit.vh",
      "impl\/verilog\/gesture_model_Loop_VITIS_LOOP_42_1_proc.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_5ns_24s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_6ns_24s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_7ns_22s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v",
      "impl\/verilog\/gesture_model_maxpool1d_2.v",
      "impl\/verilog\/gesture_model_maxpool_out_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_mul_25ns_25ns_50_1_1.v",
      "impl\/verilog\/gesture_model_mul_mul_16s_5ns_22_4_1.v",
      "impl\/verilog\/gesture_model_mul_mul_16s_9s_24_4_1.v",
      "impl\/verilog\/gesture_model_mul_mul_25ns_18ns_43_4_1.v",
      "impl\/verilog\/gesture_model_sdiv_24ns_1ns_24_28_1.v",
      "impl\/verilog\/gesture_model_sdiv_24ns_10ns_24_28_1.v",
      "impl\/verilog\/gesture_model_sdiv_24ns_16s_16_28_1.v",
      "impl\/verilog\/gesture_model_softmax_7.v",
      "impl\/verilog\/gesture_model_softmax_7_Pipeline_VITIS_LOOP_79_1.v",
      "impl\/verilog\/gesture_model_softmax_7_Pipeline_VITIS_LOOP_82_2.v",
      "impl\/verilog\/gesture_model_sqrt_fixed_17_9_s.v",
      "impl\/verilog\/gesture_model.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/gesture_model.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"input_r_d0": "DATA"},
      "ports": ["input_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"input_r_address1": "DATA"},
      "ports": ["input_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"input_r_d1": "DATA"},
      "ports": ["input_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_r_q1": "DATA"},
      "ports": ["input_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"output_r_q0": "DATA"},
      "ports": ["output_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"output_r_address1": "DATA"},
      "ports": ["output_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r_d1": "DATA"},
      "ports": ["output_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"output_r_q1": "DATA"},
      "ports": ["output_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "7"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_d0": {
      "dir": "out",
      "width": "16"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "16"
    },
    "input_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address1": {
      "dir": "out",
      "width": "7"
    },
    "input_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "input_r_d1": {
      "dir": "out",
      "width": "16"
    },
    "input_r_q1": {
      "dir": "in",
      "width": "16"
    },
    "input_r_we1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "5"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "16"
    },
    "output_r_q0": {
      "dir": "in",
      "width": "16"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_address1": {
      "dir": "out",
      "width": "5"
    },
    "output_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d1": {
      "dir": "out",
      "width": "16"
    },
    "output_r_q1": {
      "dir": "in",
      "width": "16"
    },
    "output_r_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gesture_model",
      "Instances": [
        {
          "ModuleName": "conv1d_0",
          "InstanceName": "conv1d_0_U0"
        },
        {
          "ModuleName": "batchnorm_1",
          "InstanceName": "batchnorm_1_U0"
        },
        {
          "ModuleName": "maxpool1d_2",
          "InstanceName": "maxpool1d_2_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_42_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_42_1_proc_U0"
        },
        {
          "ModuleName": "dense_4",
          "InstanceName": "dense_4_U0"
        },
        {
          "ModuleName": "batchnorm_5",
          "InstanceName": "batchnorm_5_U0",
          "Instances": [{
              "ModuleName": "sqrt_fixed_17_9_s",
              "InstanceName": "grp_sqrt_fixed_17_9_s_fu_134"
            }]
        },
        {
          "ModuleName": "dense_output_7",
          "InstanceName": "dense_output_7_U0",
          "Instances": [{
              "ModuleName": "dense_output_7_Pipeline_VITIS_LOOP_67_1",
              "InstanceName": "grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201",
              "Instances": [{
                  "ModuleName": "exp_17_9_s",
                  "InstanceName": "grp_exp_17_9_s_fu_435"
                }]
            }]
        },
        {
          "ModuleName": "softmax_7",
          "InstanceName": "softmax_7_U0",
          "Instances": [
            {
              "ModuleName": "softmax_7_Pipeline_VITIS_LOOP_79_1",
              "InstanceName": "grp_softmax_7_Pipeline_VITIS_LOOP_79_1_fu_24"
            },
            {
              "ModuleName": "softmax_7_Pipeline_VITIS_LOOP_82_2",
              "InstanceName": "grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31"
            }
          ]
        }
      ]
    },
    "Info": {
      "conv1d_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "batchnorm_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxpool1d_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_42_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_17_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "batchnorm_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_17_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_output_7_Pipeline_VITIS_LOOP_67_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_output_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_7_Pipeline_VITIS_LOOP_79_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_7_Pipeline_VITIS_LOOP_82_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gesture_model": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv1d_0": {
        "Latency": {
          "LatencyBest": "847",
          "LatencyAvg": "847",
          "LatencyWorst": "847",
          "PipelineII": "847",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.131"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_14_1",
            "TripCount": "105",
            "Latency": "845",
            "PipelineII": "8",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "120",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "966",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "batchnorm_1": {
        "Latency": {
          "LatencyBest": "137",
          "LatencyAvg": "137",
          "LatencyWorst": "137",
          "PipelineII": "137",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.576"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_1",
            "TripCount": "105",
            "Latency": "135",
            "PipelineII": "1",
            "PipelineDepth": "32"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1620",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1224",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "maxpool1d_2": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.373"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "52",
            "Latency": "52",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_42_1_proc": {
        "Latency": {
          "LatencyBest": "946",
          "LatencyAvg": "946",
          "LatencyWorst": "946",
          "PipelineII": "946",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.914"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_42_1",
            "TripCount": "944",
            "Latency": "944",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_4": {
        "Latency": {
          "LatencyBest": "15109",
          "LatencyAvg": "15109",
          "LatencyWorst": "15109",
          "PipelineII": "15109",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.603"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_51_2",
            "TripCount": "15104",
            "Latency": "15107",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "269",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "408",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sqrt_fixed_17_9_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.589"
        },
        "Area": {
          "FF": "65",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1058",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "batchnorm_5": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "52",
          "LatencyWorst": "52",
          "PipelineII": "52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.589"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_1",
            "TripCount": "16",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "36"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1716",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2284",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_17_9_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.867"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "585",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "492",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_output_7_Pipeline_VITIS_LOOP_67_1": {
        "Latency": {
          "LatencyBest": "45",
          "LatencyAvg": "45",
          "LatencyWorst": "45",
          "PipelineII": "45",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.544"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_1",
            "TripCount": "20",
            "Latency": "43",
            "PipelineII": "1",
            "PipelineDepth": "25"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "1",
          "DSP": "19",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "1446",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "974",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_output_7": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.544"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "1",
          "DSP": "19",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "1714",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1142",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_7_Pipeline_VITIS_LOOP_79_1": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.957"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_1",
            "TripCount": "20",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_7_Pipeline_VITIS_LOOP_82_2": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "49",
          "LatencyWorst": "49",
          "PipelineII": "49",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.174"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_2",
            "TripCount": "20",
            "Latency": "47",
            "PipelineII": "1",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "1614",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1188",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_7": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "74",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.174"
        },
        "Area": {
          "FF": "1645",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1344",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "gesture_model": {
        "Latency": {
          "LatencyBest": "17280",
          "LatencyAvg": "17280",
          "LatencyWorst": "17280",
          "PipelineII": "15110",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.589"
        },
        "Area": {
          "BRAM_18K": "21",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "4",
          "DSP": "32",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "8",
          "FF": "7217",
          "AVAIL_FF": "141120",
          "UTIL_FF": "5",
          "LUT": "7567",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-29 18:14:32 +08",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
