//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Nov 17 20:42:31 2011 (1321580551)
// Cuda compilation tools, release 4.1, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "/tmp/tmpxft_0000385f_00000000-9_1.cpp3.i"
	.file	2 "1.cu"

.entry _Z1kPiS_i(
	.param .u64 _Z1kPiS_i_param_0,
	.param .u64 _Z1kPiS_i_param_1,
	.param .u32 _Z1kPiS_i_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<11>;
	.reg .s64 	%rl<11>;


	ld.param.u64 	%rl7, [_Z1kPiS_i_param_0];
	ld.param.u64 	%rl8, [_Z1kPiS_i_param_1];
	ld.param.u32 	%r1, [_Z1kPiS_i_param_2];
	cvta.to.global.u64 	%rl9, %rl7;
	cvta.to.global.u64 	%rl10, %rl8;
	.loc 2 3 1
	setp.lt.s32 	%p1, %r1, 1;
	@%p1 bra 	BB0_3;

	mov.u32 	%r10, 0;

BB0_2:
	.loc 2 4 1
	ld.global.u32 	%r5, [%rl10];
	shl.b32 	%r7, %r5, 4;
	.loc 2 4 1
	st.global.u32 	[%rl9], %r7;
	add.s64 	%rl10, %rl10, 4;
	add.s64 	%rl9, %rl9, 4;
	.loc 2 3 21
	add.s32 	%r10, %r10, 1;
	ld.param.u32 	%r9, [_Z1kPiS_i_param_2];
	.loc 2 3 1
	setp.lt.s32 	%p2, %r10, %r9;
	@%p2 bra 	BB0_2;

BB0_3:
	.loc 2 5 2
	ret;
}


