

================================================================
== Vitis HLS Report for 'adder_tree_large'
================================================================
* Date:           Tue Mar  8 19:41:29 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        AdderTree_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.828 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.340 us | 0.340 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |       32|       32|         2|          1|          1|    32|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      284|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    24|       74|      264|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    24|      129|      593|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  74|  104|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|   0|   20|    0|
    +-----------------------+--------------------+---------+----+----+-----+-----+
    |Total                  |                    |        0|  24|  74|  264|    0|
    +-----------------------+--------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_349_p2       |     +    |   0|  0|  15|           7|           1|
    |add_ln29_1_fu_429_p2     |     +    |   0|  0|  39|          32|          32|
    |add_ln29_2_fu_435_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln29_3_fu_441_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln29_4_fu_447_p2     |     +    |   0|  0|  39|          32|          32|
    |add_ln29_5_fu_453_p2     |     +    |   0|  0|  32|          32|          32|
    |add_ln29_fu_423_p2       |     +    |   0|  0|  39|          32|          32|
    |c_0_d0                   |     +    |   0|  0|  32|          32|          32|
    |icmp_ln15_fu_344_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 284|         266|         260|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |it_reg_329               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|          9|    9|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_rst_n_inv             |   1|   0|    1|          0|
    |ap_rst_reg_1             |   1|   0|    1|          0|
    |ap_rst_reg_2             |   1|   0|    1|          0|
    |icmp_ln15_reg_471        |   1|   0|    1|          0|
    |it_reg_329               |   7|   0|    7|          0|
    |n_read_reg_466           |  32|   0|   32|          0|
    |zext_ln15_reg_480        |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  55|   0|  112|         57|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_AWADDR   |  in |    5|    s_axi   |      control     |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |      control     |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |      control     |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_ARADDR   |  in |    5|    s_axi   |      control     |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |      control     |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |      control     |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |      control     |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |      control     |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |      control     |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs | adder_tree_large | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | adder_tree_large | return value |
|interrupt              | out |    1| ap_ctrl_hs | adder_tree_large | return value |
|a_0_address0           | out |    6|  ap_memory |        a_0       |     array    |
|a_0_ce0                | out |    1|  ap_memory |        a_0       |     array    |
|a_0_q0                 |  in |   32|  ap_memory |        a_0       |     array    |
|a_1_address0           | out |    6|  ap_memory |        a_1       |     array    |
|a_1_ce0                | out |    1|  ap_memory |        a_1       |     array    |
|a_1_q0                 |  in |   32|  ap_memory |        a_1       |     array    |
|a_2_address0           | out |    6|  ap_memory |        a_2       |     array    |
|a_2_ce0                | out |    1|  ap_memory |        a_2       |     array    |
|a_2_q0                 |  in |   32|  ap_memory |        a_2       |     array    |
|a_3_address0           | out |    6|  ap_memory |        a_3       |     array    |
|a_3_ce0                | out |    1|  ap_memory |        a_3       |     array    |
|a_3_q0                 |  in |   32|  ap_memory |        a_3       |     array    |
|a_4_address0           | out |    6|  ap_memory |        a_4       |     array    |
|a_4_ce0                | out |    1|  ap_memory |        a_4       |     array    |
|a_4_q0                 |  in |   32|  ap_memory |        a_4       |     array    |
|a_5_address0           | out |    6|  ap_memory |        a_5       |     array    |
|a_5_ce0                | out |    1|  ap_memory |        a_5       |     array    |
|a_5_q0                 |  in |   32|  ap_memory |        a_5       |     array    |
|a_6_address0           | out |    6|  ap_memory |        a_6       |     array    |
|a_6_ce0                | out |    1|  ap_memory |        a_6       |     array    |
|a_6_q0                 |  in |   32|  ap_memory |        a_6       |     array    |
|a_7_address0           | out |    6|  ap_memory |        a_7       |     array    |
|a_7_ce0                | out |    1|  ap_memory |        a_7       |     array    |
|a_7_q0                 |  in |   32|  ap_memory |        a_7       |     array    |
|b_0_address0           | out |    6|  ap_memory |        b_0       |     array    |
|b_0_ce0                | out |    1|  ap_memory |        b_0       |     array    |
|b_0_q0                 |  in |   32|  ap_memory |        b_0       |     array    |
|b_1_address0           | out |    6|  ap_memory |        b_1       |     array    |
|b_1_ce0                | out |    1|  ap_memory |        b_1       |     array    |
|b_1_q0                 |  in |   32|  ap_memory |        b_1       |     array    |
|b_2_address0           | out |    6|  ap_memory |        b_2       |     array    |
|b_2_ce0                | out |    1|  ap_memory |        b_2       |     array    |
|b_2_q0                 |  in |   32|  ap_memory |        b_2       |     array    |
|b_3_address0           | out |    6|  ap_memory |        b_3       |     array    |
|b_3_ce0                | out |    1|  ap_memory |        b_3       |     array    |
|b_3_q0                 |  in |   32|  ap_memory |        b_3       |     array    |
|b_4_address0           | out |    6|  ap_memory |        b_4       |     array    |
|b_4_ce0                | out |    1|  ap_memory |        b_4       |     array    |
|b_4_q0                 |  in |   32|  ap_memory |        b_4       |     array    |
|b_5_address0           | out |    6|  ap_memory |        b_5       |     array    |
|b_5_ce0                | out |    1|  ap_memory |        b_5       |     array    |
|b_5_q0                 |  in |   32|  ap_memory |        b_5       |     array    |
|b_6_address0           | out |    6|  ap_memory |        b_6       |     array    |
|b_6_ce0                | out |    1|  ap_memory |        b_6       |     array    |
|b_6_q0                 |  in |   32|  ap_memory |        b_6       |     array    |
|b_7_address0           | out |    6|  ap_memory |        b_7       |     array    |
|b_7_ce0                | out |    1|  ap_memory |        b_7       |     array    |
|b_7_q0                 |  in |   32|  ap_memory |        b_7       |     array    |
|c_0_address0           | out |    6|  ap_memory |        c_0       |     array    |
|c_0_ce0                | out |    1|  ap_memory |        c_0       |     array    |
|c_0_we0                | out |    1|  ap_memory |        c_0       |     array    |
|c_0_d0                 | out |   32|  ap_memory |        c_0       |     array    |
|c_1_address0           | out |    6|  ap_memory |        c_1       |     array    |
|c_1_ce0                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_we0                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_d0                 | out |   32|  ap_memory |        c_1       |     array    |
|c_1_q0                 |  in |   32|  ap_memory |        c_1       |     array    |
|c_1_address1           | out |    6|  ap_memory |        c_1       |     array    |
|c_1_ce1                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_we1                | out |    1|  ap_memory |        c_1       |     array    |
|c_1_d1                 | out |   32|  ap_memory |        c_1       |     array    |
|c_1_q1                 |  in |   32|  ap_memory |        c_1       |     array    |
|c_2_address0           | out |    6|  ap_memory |        c_2       |     array    |
|c_2_ce0                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_we0                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_d0                 | out |   32|  ap_memory |        c_2       |     array    |
|c_2_q0                 |  in |   32|  ap_memory |        c_2       |     array    |
|c_2_address1           | out |    6|  ap_memory |        c_2       |     array    |
|c_2_ce1                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_we1                | out |    1|  ap_memory |        c_2       |     array    |
|c_2_d1                 | out |   32|  ap_memory |        c_2       |     array    |
|c_2_q1                 |  in |   32|  ap_memory |        c_2       |     array    |
|c_3_address0           | out |    6|  ap_memory |        c_3       |     array    |
|c_3_ce0                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_we0                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_d0                 | out |   32|  ap_memory |        c_3       |     array    |
|c_3_q0                 |  in |   32|  ap_memory |        c_3       |     array    |
|c_3_address1           | out |    6|  ap_memory |        c_3       |     array    |
|c_3_ce1                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_we1                | out |    1|  ap_memory |        c_3       |     array    |
|c_3_d1                 | out |   32|  ap_memory |        c_3       |     array    |
|c_3_q1                 |  in |   32|  ap_memory |        c_3       |     array    |
|c_4_address0           | out |    6|  ap_memory |        c_4       |     array    |
|c_4_ce0                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_we0                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_d0                 | out |   32|  ap_memory |        c_4       |     array    |
|c_4_q0                 |  in |   32|  ap_memory |        c_4       |     array    |
|c_4_address1           | out |    6|  ap_memory |        c_4       |     array    |
|c_4_ce1                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_we1                | out |    1|  ap_memory |        c_4       |     array    |
|c_4_d1                 | out |   32|  ap_memory |        c_4       |     array    |
|c_4_q1                 |  in |   32|  ap_memory |        c_4       |     array    |
|c_5_address0           | out |    6|  ap_memory |        c_5       |     array    |
|c_5_ce0                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_we0                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_d0                 | out |   32|  ap_memory |        c_5       |     array    |
|c_5_q0                 |  in |   32|  ap_memory |        c_5       |     array    |
|c_5_address1           | out |    6|  ap_memory |        c_5       |     array    |
|c_5_ce1                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_we1                | out |    1|  ap_memory |        c_5       |     array    |
|c_5_d1                 | out |   32|  ap_memory |        c_5       |     array    |
|c_5_q1                 |  in |   32|  ap_memory |        c_5       |     array    |
|c_6_address0           | out |    6|  ap_memory |        c_6       |     array    |
|c_6_ce0                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_we0                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_d0                 | out |   32|  ap_memory |        c_6       |     array    |
|c_6_q0                 |  in |   32|  ap_memory |        c_6       |     array    |
|c_6_address1           | out |    6|  ap_memory |        c_6       |     array    |
|c_6_ce1                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_we1                | out |    1|  ap_memory |        c_6       |     array    |
|c_6_d1                 | out |   32|  ap_memory |        c_6       |     array    |
|c_6_q1                 |  in |   32|  ap_memory |        c_6       |     array    |
|c_7_address0           | out |    6|  ap_memory |        c_7       |     array    |
|c_7_ce0                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_we0                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_d0                 | out |   32|  ap_memory |        c_7       |     array    |
|c_7_q0                 |  in |   32|  ap_memory |        c_7       |     array    |
|c_7_address1           | out |    6|  ap_memory |        c_7       |     array    |
|c_7_ce1                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_we1                | out |    1|  ap_memory |        c_7       |     array    |
|c_7_d1                 | out |   32|  ap_memory |        c_7       |     array    |
|c_7_q1                 |  in |   32|  ap_memory |        c_7       |     array    |
+-----------------------+-----+-----+------------+------------------+--------------+

