// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "12/01/2018 19:44:48"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    PipelineInit
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module PipelineInit_vlg_sample_tst(
	clock,
	clock2,
	sampler_tx
);
input  clock;
input  clock2;
output sampler_tx;

reg sample;
time current_time;
always @(clock or clock2)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module PipelineInit_vlg_check_tst (
	ALUOperation,
	BInstruction,
	BPC,
	BproxPC,
	DCtrlBranch,
	DCtrlcontrolJump,
	DCtrlEscreveMem,
	DCtrlEscreveReg,
	DCtrlExtent,
	DCtrlMemParaReg,
	DCtrlopALU,
	DCtrlOrigALU,
	DCtrlRegDst,
	DInstruction,
	DJAL,
	DJump,
	DJumpPC,
	DPC,
	DRSDados0,
	DRTDados1,
	EXA,
	EXB,
	EXBranch,
	EXopALU,
	EXULAA,
	EXULAB,
	Flush,
	ForwardA,
	ForwardB,
	Jump,
	MEMBranch,
	MEMEscreveMem,
	MEMnPC,
	MEMReadValue,
	MEMZero,
	notOpSignal,
	OrigB,
	OrigPC,
	outALU,
	Stall,
	WBDadoDeRetorno,
	WBEscreveReg,
	WBMemParaReg,
	Zero,
	sampler_rx
);
input [3:0] ALUOperation;
input [31:0] BInstruction;
input [31:0] BPC;
input [31:0] BproxPC;
input [1:0] DCtrlBranch;
input [1:0] DCtrlcontrolJump;
input  DCtrlEscreveMem;
input  DCtrlEscreveReg;
input  DCtrlExtent;
input  DCtrlMemParaReg;
input [2:0] DCtrlopALU;
input  DCtrlOrigALU;
input [1:0] DCtrlRegDst;
input [31:0] DInstruction;
input  DJAL;
input  DJump;
input [31:0] DJumpPC;
input [31:0] DPC;
input [31:0] DRSDados0;
input [31:0] DRTDados1;
input [31:0] EXA;
input [31:0] EXB;
input [1:0] EXBranch;
input [2:0] EXopALU;
input [31:0] EXULAA;
input [31:0] EXULAB;
input  Flush;
input [1:0] ForwardA;
input [1:0] ForwardB;
input  Jump;
input [1:0] MEMBranch;
input  MEMEscreveMem;
input [31:0] MEMnPC;
input [31:0] MEMReadValue;
input  MEMZero;
input  notOpSignal;
input [31:0] OrigB;
input  OrigPC;
input [31:0] outALU;
input  Stall;
input [31:0] WBDadoDeRetorno;
input  WBEscreveReg;
input  WBMemParaReg;
input  Zero;
input sampler_rx;

reg [3:0] ALUOperation_expected;
reg [31:0] BInstruction_expected;
reg [31:0] BPC_expected;
reg [31:0] BproxPC_expected;
reg [1:0] DCtrlBranch_expected;
reg [1:0] DCtrlcontrolJump_expected;
reg  DCtrlEscreveMem_expected;
reg  DCtrlEscreveReg_expected;
reg  DCtrlExtent_expected;
reg  DCtrlMemParaReg_expected;
reg [2:0] DCtrlopALU_expected;
reg  DCtrlOrigALU_expected;
reg [1:0] DCtrlRegDst_expected;
reg [31:0] DInstruction_expected;
reg  DJAL_expected;
reg  DJump_expected;
reg [31:0] DJumpPC_expected;
reg [31:0] DPC_expected;
reg [31:0] DRSDados0_expected;
reg [31:0] DRTDados1_expected;
reg [31:0] EXA_expected;
reg [31:0] EXB_expected;
reg [1:0] EXBranch_expected;
reg [2:0] EXopALU_expected;
reg [31:0] EXULAA_expected;
reg [31:0] EXULAB_expected;
reg  Flush_expected;
reg [1:0] ForwardA_expected;
reg [1:0] ForwardB_expected;
reg  Jump_expected;
reg [1:0] MEMBranch_expected;
reg  MEMEscreveMem_expected;
reg [31:0] MEMnPC_expected;
reg [31:0] MEMReadValue_expected;
reg  MEMZero_expected;
reg  notOpSignal_expected;
reg [31:0] OrigB_expected;
reg  OrigPC_expected;
reg [31:0] outALU_expected;
reg  Stall_expected;
reg [31:0] WBDadoDeRetorno_expected;
reg  WBEscreveReg_expected;
reg  WBMemParaReg_expected;
reg  Zero_expected;

reg [3:0] ALUOperation_prev;
reg [31:0] BInstruction_prev;
reg [31:0] BPC_prev;
reg [31:0] BproxPC_prev;
reg [1:0] DCtrlBranch_prev;
reg [1:0] DCtrlcontrolJump_prev;
reg  DCtrlEscreveMem_prev;
reg  DCtrlEscreveReg_prev;
reg  DCtrlExtent_prev;
reg  DCtrlMemParaReg_prev;
reg [2:0] DCtrlopALU_prev;
reg  DCtrlOrigALU_prev;
reg [1:0] DCtrlRegDst_prev;
reg [31:0] DInstruction_prev;
reg  DJAL_prev;
reg  DJump_prev;
reg [31:0] DJumpPC_prev;
reg [31:0] DPC_prev;
reg [31:0] DRSDados0_prev;
reg [31:0] DRTDados1_prev;
reg [31:0] EXA_prev;
reg [31:0] EXB_prev;
reg [1:0] EXBranch_prev;
reg [2:0] EXopALU_prev;
reg [31:0] EXULAA_prev;
reg [31:0] EXULAB_prev;
reg  Flush_prev;
reg [1:0] ForwardA_prev;
reg [1:0] ForwardB_prev;
reg  Jump_prev;
reg [1:0] MEMBranch_prev;
reg  MEMEscreveMem_prev;
reg [31:0] MEMnPC_prev;
reg [31:0] MEMReadValue_prev;
reg  MEMZero_prev;
reg  notOpSignal_prev;
reg [31:0] OrigB_prev;
reg  OrigPC_prev;
reg [31:0] outALU_prev;
reg  Stall_prev;
reg [31:0] WBDadoDeRetorno_prev;
reg  WBEscreveReg_prev;
reg  WBMemParaReg_prev;
reg  Zero_prev;

reg [1:0] DCtrlBranch_expected_prev;
reg [1:0] DCtrlcontrolJump_expected_prev;
reg  DCtrlEscreveMem_expected_prev;
reg  DCtrlEscreveReg_expected_prev;
reg  DCtrlExtent_expected_prev;
reg  DCtrlMemParaReg_expected_prev;
reg [2:0] DCtrlopALU_expected_prev;
reg  DCtrlOrigALU_expected_prev;
reg [1:0] DCtrlRegDst_expected_prev;
reg [31:0] DInstruction_expected_prev;
reg  DJAL_expected_prev;
reg  DJump_expected_prev;
reg [31:0] DJumpPC_expected_prev;
reg [31:0] DPC_expected_prev;
reg [31:0] DRSDados0_expected_prev;
reg [31:0] DRTDados1_expected_prev;

reg [1:0] last_DCtrlBranch_exp;
reg [1:0] last_DCtrlcontrolJump_exp;
reg  last_DCtrlEscreveMem_exp;
reg  last_DCtrlEscreveReg_exp;
reg  last_DCtrlExtent_exp;
reg  last_DCtrlMemParaReg_exp;
reg [2:0] last_DCtrlopALU_exp;
reg  last_DCtrlOrigALU_exp;
reg [1:0] last_DCtrlRegDst_exp;
reg [31:0] last_DInstruction_exp;
reg  last_DJAL_exp;
reg  last_DJump_exp;
reg [31:0] last_DJumpPC_exp;
reg [31:0] last_DPC_exp;
reg [31:0] last_DRSDados0_exp;
reg [31:0] last_DRTDados1_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:44] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 44'b1;
end

// update real /o prevs

always @(trigger)
begin
	ALUOperation_prev = ALUOperation;
	BInstruction_prev = BInstruction;
	BPC_prev = BPC;
	BproxPC_prev = BproxPC;
	DCtrlBranch_prev = DCtrlBranch;
	DCtrlcontrolJump_prev = DCtrlcontrolJump;
	DCtrlEscreveMem_prev = DCtrlEscreveMem;
	DCtrlEscreveReg_prev = DCtrlEscreveReg;
	DCtrlExtent_prev = DCtrlExtent;
	DCtrlMemParaReg_prev = DCtrlMemParaReg;
	DCtrlopALU_prev = DCtrlopALU;
	DCtrlOrigALU_prev = DCtrlOrigALU;
	DCtrlRegDst_prev = DCtrlRegDst;
	DInstruction_prev = DInstruction;
	DJAL_prev = DJAL;
	DJump_prev = DJump;
	DJumpPC_prev = DJumpPC;
	DPC_prev = DPC;
	DRSDados0_prev = DRSDados0;
	DRTDados1_prev = DRTDados1;
	EXA_prev = EXA;
	EXB_prev = EXB;
	EXBranch_prev = EXBranch;
	EXopALU_prev = EXopALU;
	EXULAA_prev = EXULAA;
	EXULAB_prev = EXULAB;
	Flush_prev = Flush;
	ForwardA_prev = ForwardA;
	ForwardB_prev = ForwardB;
	Jump_prev = Jump;
	MEMBranch_prev = MEMBranch;
	MEMEscreveMem_prev = MEMEscreveMem;
	MEMnPC_prev = MEMnPC;
	MEMReadValue_prev = MEMReadValue;
	MEMZero_prev = MEMZero;
	notOpSignal_prev = notOpSignal;
	OrigB_prev = OrigB;
	OrigPC_prev = OrigPC;
	outALU_prev = outALU;
	Stall_prev = Stall;
	WBDadoDeRetorno_prev = WBDadoDeRetorno;
	WBEscreveReg_prev = WBEscreveReg;
	WBMemParaReg_prev = WBMemParaReg;
	Zero_prev = Zero;
end

// update expected /o prevs

always @(trigger)
begin
	DCtrlBranch_expected_prev = DCtrlBranch_expected;
	DCtrlcontrolJump_expected_prev = DCtrlcontrolJump_expected;
	DCtrlEscreveMem_expected_prev = DCtrlEscreveMem_expected;
	DCtrlEscreveReg_expected_prev = DCtrlEscreveReg_expected;
	DCtrlExtent_expected_prev = DCtrlExtent_expected;
	DCtrlMemParaReg_expected_prev = DCtrlMemParaReg_expected;
	DCtrlopALU_expected_prev = DCtrlopALU_expected;
	DCtrlOrigALU_expected_prev = DCtrlOrigALU_expected;
	DCtrlRegDst_expected_prev = DCtrlRegDst_expected;
	DInstruction_expected_prev = DInstruction_expected;
	DJAL_expected_prev = DJAL_expected;
	DJump_expected_prev = DJump_expected;
	DJumpPC_expected_prev = DJumpPC_expected;
	DPC_expected_prev = DPC_expected;
	DRSDados0_expected_prev = DRSDados0_expected;
	DRTDados1_expected_prev = DRTDados1_expected;
end


// expected DPC[ 31 ]
initial
begin
	DPC_expected[31] = 1'bX;
end 
// expected DPC[ 30 ]
initial
begin
	DPC_expected[30] = 1'bX;
end 
// expected DPC[ 29 ]
initial
begin
	DPC_expected[29] = 1'bX;
end 
// expected DPC[ 28 ]
initial
begin
	DPC_expected[28] = 1'bX;
end 
// expected DPC[ 27 ]
initial
begin
	DPC_expected[27] = 1'bX;
end 
// expected DPC[ 26 ]
initial
begin
	DPC_expected[26] = 1'bX;
end 
// expected DPC[ 25 ]
initial
begin
	DPC_expected[25] = 1'bX;
end 
// expected DPC[ 24 ]
initial
begin
	DPC_expected[24] = 1'bX;
end 
// expected DPC[ 23 ]
initial
begin
	DPC_expected[23] = 1'bX;
end 
// expected DPC[ 22 ]
initial
begin
	DPC_expected[22] = 1'bX;
end 
// expected DPC[ 21 ]
initial
begin
	DPC_expected[21] = 1'bX;
end 
// expected DPC[ 20 ]
initial
begin
	DPC_expected[20] = 1'bX;
end 
// expected DPC[ 19 ]
initial
begin
	DPC_expected[19] = 1'bX;
end 
// expected DPC[ 18 ]
initial
begin
	DPC_expected[18] = 1'bX;
end 
// expected DPC[ 17 ]
initial
begin
	DPC_expected[17] = 1'bX;
end 
// expected DPC[ 16 ]
initial
begin
	DPC_expected[16] = 1'bX;
end 
// expected DPC[ 15 ]
initial
begin
	DPC_expected[15] = 1'bX;
end 
// expected DPC[ 14 ]
initial
begin
	DPC_expected[14] = 1'bX;
end 
// expected DPC[ 13 ]
initial
begin
	DPC_expected[13] = 1'bX;
end 
// expected DPC[ 12 ]
initial
begin
	DPC_expected[12] = 1'bX;
end 
// expected DPC[ 11 ]
initial
begin
	DPC_expected[11] = 1'bX;
end 
// expected DPC[ 10 ]
initial
begin
	DPC_expected[10] = 1'bX;
end 
// expected DPC[ 9 ]
initial
begin
	DPC_expected[9] = 1'bX;
end 
// expected DPC[ 8 ]
initial
begin
	DPC_expected[8] = 1'bX;
end 
// expected DPC[ 7 ]
initial
begin
	DPC_expected[7] = 1'bX;
end 
// expected DPC[ 6 ]
initial
begin
	DPC_expected[6] = 1'bX;
end 
// expected DPC[ 5 ]
initial
begin
	DPC_expected[5] = 1'bX;
end 
// expected DPC[ 4 ]
initial
begin
	DPC_expected[4] = 1'bX;
end 
// expected DPC[ 3 ]
initial
begin
	DPC_expected[3] = 1'bX;
end 
// expected DPC[ 2 ]
initial
begin
	DPC_expected[2] = 1'bX;
end 
// expected DPC[ 1 ]
initial
begin
	DPC_expected[1] = 1'bX;
end 
// expected DPC[ 0 ]
initial
begin
	DPC_expected[0] = 1'bX;
end 
// expected DCtrlBranch[ 1 ]
initial
begin
	DCtrlBranch_expected[1] = 1'bX;
end 
// expected DCtrlBranch[ 0 ]
initial
begin
	DCtrlBranch_expected[0] = 1'bX;
end 
// expected DCtrlcontrolJump[ 1 ]
initial
begin
	DCtrlcontrolJump_expected[1] = 1'bX;
end 
// expected DCtrlcontrolJump[ 0 ]
initial
begin
	DCtrlcontrolJump_expected[0] = 1'bX;
end 
// expected DCtrlopALU[ 2 ]
initial
begin
	DCtrlopALU_expected[2] = 1'bX;
end 
// expected DCtrlopALU[ 1 ]
initial
begin
	DCtrlopALU_expected[1] = 1'bX;
end 
// expected DCtrlopALU[ 0 ]
initial
begin
	DCtrlopALU_expected[0] = 1'bX;
end 
// expected DCtrlRegDst[ 1 ]
initial
begin
	DCtrlRegDst_expected[1] = 1'bX;
end 
// expected DCtrlRegDst[ 0 ]
initial
begin
	DCtrlRegDst_expected[0] = 1'bX;
end 
// expected DInstruction[ 31 ]
initial
begin
	DInstruction_expected[31] = 1'bX;
end 
// expected DInstruction[ 30 ]
initial
begin
	DInstruction_expected[30] = 1'bX;
end 
// expected DInstruction[ 29 ]
initial
begin
	DInstruction_expected[29] = 1'bX;
end 
// expected DInstruction[ 28 ]
initial
begin
	DInstruction_expected[28] = 1'bX;
end 
// expected DInstruction[ 27 ]
initial
begin
	DInstruction_expected[27] = 1'bX;
end 
// expected DInstruction[ 26 ]
initial
begin
	DInstruction_expected[26] = 1'bX;
end 
// expected DInstruction[ 25 ]
initial
begin
	DInstruction_expected[25] = 1'bX;
end 
// expected DInstruction[ 24 ]
initial
begin
	DInstruction_expected[24] = 1'bX;
end 
// expected DInstruction[ 23 ]
initial
begin
	DInstruction_expected[23] = 1'bX;
end 
// expected DInstruction[ 22 ]
initial
begin
	DInstruction_expected[22] = 1'bX;
end 
// expected DInstruction[ 21 ]
initial
begin
	DInstruction_expected[21] = 1'bX;
end 
// expected DInstruction[ 20 ]
initial
begin
	DInstruction_expected[20] = 1'bX;
end 
// expected DInstruction[ 19 ]
initial
begin
	DInstruction_expected[19] = 1'bX;
end 
// expected DInstruction[ 18 ]
initial
begin
	DInstruction_expected[18] = 1'bX;
end 
// expected DInstruction[ 17 ]
initial
begin
	DInstruction_expected[17] = 1'bX;
end 
// expected DInstruction[ 16 ]
initial
begin
	DInstruction_expected[16] = 1'bX;
end 
// expected DInstruction[ 15 ]
initial
begin
	DInstruction_expected[15] = 1'bX;
end 
// expected DInstruction[ 14 ]
initial
begin
	DInstruction_expected[14] = 1'bX;
end 
// expected DInstruction[ 13 ]
initial
begin
	DInstruction_expected[13] = 1'bX;
end 
// expected DInstruction[ 12 ]
initial
begin
	DInstruction_expected[12] = 1'bX;
end 
// expected DInstruction[ 11 ]
initial
begin
	DInstruction_expected[11] = 1'bX;
end 
// expected DInstruction[ 10 ]
initial
begin
	DInstruction_expected[10] = 1'bX;
end 
// expected DInstruction[ 9 ]
initial
begin
	DInstruction_expected[9] = 1'bX;
end 
// expected DInstruction[ 8 ]
initial
begin
	DInstruction_expected[8] = 1'bX;
end 
// expected DInstruction[ 7 ]
initial
begin
	DInstruction_expected[7] = 1'bX;
end 
// expected DInstruction[ 6 ]
initial
begin
	DInstruction_expected[6] = 1'bX;
end 
// expected DInstruction[ 5 ]
initial
begin
	DInstruction_expected[5] = 1'bX;
end 
// expected DInstruction[ 4 ]
initial
begin
	DInstruction_expected[4] = 1'bX;
end 
// expected DInstruction[ 3 ]
initial
begin
	DInstruction_expected[3] = 1'bX;
end 
// expected DInstruction[ 2 ]
initial
begin
	DInstruction_expected[2] = 1'bX;
end 
// expected DInstruction[ 1 ]
initial
begin
	DInstruction_expected[1] = 1'bX;
end 
// expected DInstruction[ 0 ]
initial
begin
	DInstruction_expected[0] = 1'bX;
end 
// expected DJumpPC[ 31 ]
initial
begin
	DJumpPC_expected[31] = 1'bX;
end 
// expected DJumpPC[ 30 ]
initial
begin
	DJumpPC_expected[30] = 1'bX;
end 
// expected DJumpPC[ 29 ]
initial
begin
	DJumpPC_expected[29] = 1'bX;
end 
// expected DJumpPC[ 28 ]
initial
begin
	DJumpPC_expected[28] = 1'bX;
end 
// expected DJumpPC[ 27 ]
initial
begin
	DJumpPC_expected[27] = 1'bX;
end 
// expected DJumpPC[ 26 ]
initial
begin
	DJumpPC_expected[26] = 1'bX;
end 
// expected DJumpPC[ 25 ]
initial
begin
	DJumpPC_expected[25] = 1'bX;
end 
// expected DJumpPC[ 24 ]
initial
begin
	DJumpPC_expected[24] = 1'bX;
end 
// expected DJumpPC[ 23 ]
initial
begin
	DJumpPC_expected[23] = 1'bX;
end 
// expected DJumpPC[ 22 ]
initial
begin
	DJumpPC_expected[22] = 1'bX;
end 
// expected DJumpPC[ 21 ]
initial
begin
	DJumpPC_expected[21] = 1'bX;
end 
// expected DJumpPC[ 20 ]
initial
begin
	DJumpPC_expected[20] = 1'bX;
end 
// expected DJumpPC[ 19 ]
initial
begin
	DJumpPC_expected[19] = 1'bX;
end 
// expected DJumpPC[ 18 ]
initial
begin
	DJumpPC_expected[18] = 1'bX;
end 
// expected DJumpPC[ 17 ]
initial
begin
	DJumpPC_expected[17] = 1'bX;
end 
// expected DJumpPC[ 16 ]
initial
begin
	DJumpPC_expected[16] = 1'bX;
end 
// expected DJumpPC[ 15 ]
initial
begin
	DJumpPC_expected[15] = 1'bX;
end 
// expected DJumpPC[ 14 ]
initial
begin
	DJumpPC_expected[14] = 1'bX;
end 
// expected DJumpPC[ 13 ]
initial
begin
	DJumpPC_expected[13] = 1'bX;
end 
// expected DJumpPC[ 12 ]
initial
begin
	DJumpPC_expected[12] = 1'bX;
end 
// expected DJumpPC[ 11 ]
initial
begin
	DJumpPC_expected[11] = 1'bX;
end 
// expected DJumpPC[ 10 ]
initial
begin
	DJumpPC_expected[10] = 1'bX;
end 
// expected DJumpPC[ 9 ]
initial
begin
	DJumpPC_expected[9] = 1'bX;
end 
// expected DJumpPC[ 8 ]
initial
begin
	DJumpPC_expected[8] = 1'bX;
end 
// expected DJumpPC[ 7 ]
initial
begin
	DJumpPC_expected[7] = 1'bX;
end 
// expected DJumpPC[ 6 ]
initial
begin
	DJumpPC_expected[6] = 1'bX;
end 
// expected DJumpPC[ 5 ]
initial
begin
	DJumpPC_expected[5] = 1'bX;
end 
// expected DJumpPC[ 4 ]
initial
begin
	DJumpPC_expected[4] = 1'bX;
end 
// expected DJumpPC[ 3 ]
initial
begin
	DJumpPC_expected[3] = 1'bX;
end 
// expected DJumpPC[ 2 ]
initial
begin
	DJumpPC_expected[2] = 1'bX;
end 
// expected DJumpPC[ 1 ]
initial
begin
	DJumpPC_expected[1] = 1'bX;
end 
// expected DJumpPC[ 0 ]
initial
begin
	DJumpPC_expected[0] = 1'bX;
end 
// expected DRSDados0[ 31 ]
initial
begin
	DRSDados0_expected[31] = 1'bX;
end 
// expected DRSDados0[ 30 ]
initial
begin
	DRSDados0_expected[30] = 1'bX;
end 
// expected DRSDados0[ 29 ]
initial
begin
	DRSDados0_expected[29] = 1'bX;
end 
// expected DRSDados0[ 28 ]
initial
begin
	DRSDados0_expected[28] = 1'bX;
end 
// expected DRSDados0[ 27 ]
initial
begin
	DRSDados0_expected[27] = 1'bX;
end 
// expected DRSDados0[ 26 ]
initial
begin
	DRSDados0_expected[26] = 1'bX;
end 
// expected DRSDados0[ 25 ]
initial
begin
	DRSDados0_expected[25] = 1'bX;
end 
// expected DRSDados0[ 24 ]
initial
begin
	DRSDados0_expected[24] = 1'bX;
end 
// expected DRSDados0[ 23 ]
initial
begin
	DRSDados0_expected[23] = 1'bX;
end 
// expected DRSDados0[ 22 ]
initial
begin
	DRSDados0_expected[22] = 1'bX;
end 
// expected DRSDados0[ 21 ]
initial
begin
	DRSDados0_expected[21] = 1'bX;
end 
// expected DRSDados0[ 20 ]
initial
begin
	DRSDados0_expected[20] = 1'bX;
end 
// expected DRSDados0[ 19 ]
initial
begin
	DRSDados0_expected[19] = 1'bX;
end 
// expected DRSDados0[ 18 ]
initial
begin
	DRSDados0_expected[18] = 1'bX;
end 
// expected DRSDados0[ 17 ]
initial
begin
	DRSDados0_expected[17] = 1'bX;
end 
// expected DRSDados0[ 16 ]
initial
begin
	DRSDados0_expected[16] = 1'bX;
end 
// expected DRSDados0[ 15 ]
initial
begin
	DRSDados0_expected[15] = 1'bX;
end 
// expected DRSDados0[ 14 ]
initial
begin
	DRSDados0_expected[14] = 1'bX;
end 
// expected DRSDados0[ 13 ]
initial
begin
	DRSDados0_expected[13] = 1'bX;
end 
// expected DRSDados0[ 12 ]
initial
begin
	DRSDados0_expected[12] = 1'bX;
end 
// expected DRSDados0[ 11 ]
initial
begin
	DRSDados0_expected[11] = 1'bX;
end 
// expected DRSDados0[ 10 ]
initial
begin
	DRSDados0_expected[10] = 1'bX;
end 
// expected DRSDados0[ 9 ]
initial
begin
	DRSDados0_expected[9] = 1'bX;
end 
// expected DRSDados0[ 8 ]
initial
begin
	DRSDados0_expected[8] = 1'bX;
end 
// expected DRSDados0[ 7 ]
initial
begin
	DRSDados0_expected[7] = 1'bX;
end 
// expected DRSDados0[ 6 ]
initial
begin
	DRSDados0_expected[6] = 1'bX;
end 
// expected DRSDados0[ 5 ]
initial
begin
	DRSDados0_expected[5] = 1'bX;
end 
// expected DRSDados0[ 4 ]
initial
begin
	DRSDados0_expected[4] = 1'bX;
end 
// expected DRSDados0[ 3 ]
initial
begin
	DRSDados0_expected[3] = 1'bX;
end 
// expected DRSDados0[ 2 ]
initial
begin
	DRSDados0_expected[2] = 1'bX;
end 
// expected DRSDados0[ 1 ]
initial
begin
	DRSDados0_expected[1] = 1'bX;
end 
// expected DRSDados0[ 0 ]
initial
begin
	DRSDados0_expected[0] = 1'bX;
end 
// expected DRTDados1[ 31 ]
initial
begin
	DRTDados1_expected[31] = 1'bX;
end 
// expected DRTDados1[ 30 ]
initial
begin
	DRTDados1_expected[30] = 1'bX;
end 
// expected DRTDados1[ 29 ]
initial
begin
	DRTDados1_expected[29] = 1'bX;
end 
// expected DRTDados1[ 28 ]
initial
begin
	DRTDados1_expected[28] = 1'bX;
end 
// expected DRTDados1[ 27 ]
initial
begin
	DRTDados1_expected[27] = 1'bX;
end 
// expected DRTDados1[ 26 ]
initial
begin
	DRTDados1_expected[26] = 1'bX;
end 
// expected DRTDados1[ 25 ]
initial
begin
	DRTDados1_expected[25] = 1'bX;
end 
// expected DRTDados1[ 24 ]
initial
begin
	DRTDados1_expected[24] = 1'bX;
end 
// expected DRTDados1[ 23 ]
initial
begin
	DRTDados1_expected[23] = 1'bX;
end 
// expected DRTDados1[ 22 ]
initial
begin
	DRTDados1_expected[22] = 1'bX;
end 
// expected DRTDados1[ 21 ]
initial
begin
	DRTDados1_expected[21] = 1'bX;
end 
// expected DRTDados1[ 20 ]
initial
begin
	DRTDados1_expected[20] = 1'bX;
end 
// expected DRTDados1[ 19 ]
initial
begin
	DRTDados1_expected[19] = 1'bX;
end 
// expected DRTDados1[ 18 ]
initial
begin
	DRTDados1_expected[18] = 1'bX;
end 
// expected DRTDados1[ 17 ]
initial
begin
	DRTDados1_expected[17] = 1'bX;
end 
// expected DRTDados1[ 16 ]
initial
begin
	DRTDados1_expected[16] = 1'bX;
end 
// expected DRTDados1[ 15 ]
initial
begin
	DRTDados1_expected[15] = 1'bX;
end 
// expected DRTDados1[ 14 ]
initial
begin
	DRTDados1_expected[14] = 1'bX;
end 
// expected DRTDados1[ 13 ]
initial
begin
	DRTDados1_expected[13] = 1'bX;
end 
// expected DRTDados1[ 12 ]
initial
begin
	DRTDados1_expected[12] = 1'bX;
end 
// expected DRTDados1[ 11 ]
initial
begin
	DRTDados1_expected[11] = 1'bX;
end 
// expected DRTDados1[ 10 ]
initial
begin
	DRTDados1_expected[10] = 1'bX;
end 
// expected DRTDados1[ 9 ]
initial
begin
	DRTDados1_expected[9] = 1'bX;
end 
// expected DRTDados1[ 8 ]
initial
begin
	DRTDados1_expected[8] = 1'bX;
end 
// expected DRTDados1[ 7 ]
initial
begin
	DRTDados1_expected[7] = 1'bX;
end 
// expected DRTDados1[ 6 ]
initial
begin
	DRTDados1_expected[6] = 1'bX;
end 
// expected DRTDados1[ 5 ]
initial
begin
	DRTDados1_expected[5] = 1'bX;
end 
// expected DRTDados1[ 4 ]
initial
begin
	DRTDados1_expected[4] = 1'bX;
end 
// expected DRTDados1[ 3 ]
initial
begin
	DRTDados1_expected[3] = 1'bX;
end 
// expected DRTDados1[ 2 ]
initial
begin
	DRTDados1_expected[2] = 1'bX;
end 
// expected DRTDados1[ 1 ]
initial
begin
	DRTDados1_expected[1] = 1'bX;
end 
// expected DRTDados1[ 0 ]
initial
begin
	DRTDados1_expected[0] = 1'bX;
end 

// expected DJAL
initial
begin
	DJAL_expected = 1'bX;
end 

// expected DJump
initial
begin
	DJump_expected = 1'bX;
end 

// expected DCtrlEscreveMem
initial
begin
	DCtrlEscreveMem_expected = 1'bX;
end 

// expected DCtrlEscreveReg
initial
begin
	DCtrlEscreveReg_expected = 1'bX;
end 

// expected DCtrlExtent
initial
begin
	DCtrlExtent_expected = 1'bX;
end 

// expected DCtrlMemParaReg
initial
begin
	DCtrlMemParaReg_expected = 1'bX;
end 

// expected DCtrlOrigALU
initial
begin
	DCtrlOrigALU_expected = 1'bX;
end 
// generate trigger
always @(ALUOperation_expected or ALUOperation or BInstruction_expected or BInstruction or BPC_expected or BPC or BproxPC_expected or BproxPC or DCtrlBranch_expected or DCtrlBranch or DCtrlcontrolJump_expected or DCtrlcontrolJump or DCtrlEscreveMem_expected or DCtrlEscreveMem or DCtrlEscreveReg_expected or DCtrlEscreveReg or DCtrlExtent_expected or DCtrlExtent or DCtrlMemParaReg_expected or DCtrlMemParaReg or DCtrlopALU_expected or DCtrlopALU or DCtrlOrigALU_expected or DCtrlOrigALU or DCtrlRegDst_expected or DCtrlRegDst or DInstruction_expected or DInstruction or DJAL_expected or DJAL or DJump_expected or DJump or DJumpPC_expected or DJumpPC or DPC_expected or DPC or DRSDados0_expected or DRSDados0 or DRTDados1_expected or DRTDados1 or EXA_expected or EXA or EXB_expected or EXB or EXBranch_expected or EXBranch or EXopALU_expected or EXopALU or EXULAA_expected or EXULAA or EXULAB_expected or EXULAB or Flush_expected or Flush or ForwardA_expected or ForwardA or ForwardB_expected or ForwardB or Jump_expected or Jump or MEMBranch_expected or MEMBranch or MEMEscreveMem_expected or MEMEscreveMem or MEMnPC_expected or MEMnPC or MEMReadValue_expected or MEMReadValue or MEMZero_expected or MEMZero or notOpSignal_expected or notOpSignal or OrigB_expected or OrigB or OrigPC_expected or OrigPC or outALU_expected or outALU or Stall_expected or Stall or WBDadoDeRetorno_expected or WBDadoDeRetorno or WBEscreveReg_expected or WBEscreveReg or WBMemParaReg_expected or WBMemParaReg or Zero_expected or Zero)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected ALUOperation = %b | expected BInstruction = %b | expected BPC = %b | expected BproxPC = %b | expected DCtrlBranch = %b | expected DCtrlcontrolJump = %b | expected DCtrlEscreveMem = %b | expected DCtrlEscreveReg = %b | expected DCtrlExtent = %b | expected DCtrlMemParaReg = %b | expected DCtrlopALU = %b | expected DCtrlOrigALU = %b | expected DCtrlRegDst = %b | expected DInstruction = %b | expected DJAL = %b | expected DJump = %b | expected DJumpPC = %b | expected DPC = %b | expected DRSDados0 = %b | expected DRTDados1 = %b | expected EXA = %b | expected EXB = %b | expected EXBranch = %b | expected EXopALU = %b | expected EXULAA = %b | expected EXULAB = %b | expected Flush = %b | expected ForwardA = %b | expected ForwardB = %b | expected Jump = %b | expected MEMBranch = %b | expected MEMEscreveMem = %b | expected MEMnPC = %b | expected MEMReadValue = %b | expected MEMZero = %b | expected notOpSignal = %b | expected OrigB = %b | expected OrigPC = %b | expected outALU = %b | expected Stall = %b | expected WBDadoDeRetorno = %b | expected WBEscreveReg = %b | expected WBMemParaReg = %b | expected Zero = %b | ",ALUOperation_expected_prev,BInstruction_expected_prev,BPC_expected_prev,BproxPC_expected_prev,DCtrlBranch_expected_prev,DCtrlcontrolJump_expected_prev,DCtrlEscreveMem_expected_prev,DCtrlEscreveReg_expected_prev,DCtrlExtent_expected_prev,DCtrlMemParaReg_expected_prev,DCtrlopALU_expected_prev,DCtrlOrigALU_expected_prev,DCtrlRegDst_expected_prev,DInstruction_expected_prev,DJAL_expected_prev,DJump_expected_prev,DJumpPC_expected_prev,DPC_expected_prev,DRSDados0_expected_prev,DRTDados1_expected_prev,EXA_expected_prev,EXB_expected_prev,EXBranch_expected_prev,EXopALU_expected_prev,EXULAA_expected_prev,EXULAB_expected_prev,Flush_expected_prev,ForwardA_expected_prev,ForwardB_expected_prev,Jump_expected_prev,MEMBranch_expected_prev,MEMEscreveMem_expected_prev,MEMnPC_expected_prev,MEMReadValue_expected_prev,MEMZero_expected_prev,notOpSignal_expected_prev,OrigB_expected_prev,OrigPC_expected_prev,outALU_expected_prev,Stall_expected_prev,WBDadoDeRetorno_expected_prev,WBEscreveReg_expected_prev,WBMemParaReg_expected_prev,Zero_expected_prev);
	$display("| real ALUOperation = %b | real BInstruction = %b | real BPC = %b | real BproxPC = %b | real DCtrlBranch = %b | real DCtrlcontrolJump = %b | real DCtrlEscreveMem = %b | real DCtrlEscreveReg = %b | real DCtrlExtent = %b | real DCtrlMemParaReg = %b | real DCtrlopALU = %b | real DCtrlOrigALU = %b | real DCtrlRegDst = %b | real DInstruction = %b | real DJAL = %b | real DJump = %b | real DJumpPC = %b | real DPC = %b | real DRSDados0 = %b | real DRTDados1 = %b | real EXA = %b | real EXB = %b | real EXBranch = %b | real EXopALU = %b | real EXULAA = %b | real EXULAB = %b | real Flush = %b | real ForwardA = %b | real ForwardB = %b | real Jump = %b | real MEMBranch = %b | real MEMEscreveMem = %b | real MEMnPC = %b | real MEMReadValue = %b | real MEMZero = %b | real notOpSignal = %b | real OrigB = %b | real OrigPC = %b | real outALU = %b | real Stall = %b | real WBDadoDeRetorno = %b | real WBEscreveReg = %b | real WBMemParaReg = %b | real Zero = %b | ",ALUOperation_prev,BInstruction_prev,BPC_prev,BproxPC_prev,DCtrlBranch_prev,DCtrlcontrolJump_prev,DCtrlEscreveMem_prev,DCtrlEscreveReg_prev,DCtrlExtent_prev,DCtrlMemParaReg_prev,DCtrlopALU_prev,DCtrlOrigALU_prev,DCtrlRegDst_prev,DInstruction_prev,DJAL_prev,DJump_prev,DJumpPC_prev,DPC_prev,DRSDados0_prev,DRTDados1_prev,EXA_prev,EXB_prev,EXBranch_prev,EXopALU_prev,EXULAA_prev,EXULAB_prev,Flush_prev,ForwardA_prev,ForwardB_prev,Jump_prev,MEMBranch_prev,MEMEscreveMem_prev,MEMnPC_prev,MEMReadValue_prev,MEMZero_prev,notOpSignal_prev,OrigB_prev,OrigPC_prev,outALU_prev,Stall_prev,WBDadoDeRetorno_prev,WBEscreveReg_prev,WBMemParaReg_prev,Zero_prev);
`endif
	if (
		( DCtrlBranch_expected_prev[0] !== 1'bx ) && ( DCtrlBranch_prev[0] !== DCtrlBranch_expected_prev[0] )
		&& ((DCtrlBranch_expected_prev[0] !== last_DCtrlBranch_exp[0]) ||
			on_first_change[5])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlBranch[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlBranch_expected_prev);
		$display ("     Real value = %b", DCtrlBranch_prev);
		nummismatches = nummismatches + 1;
		on_first_change[5] = 1'b0;
		last_DCtrlBranch_exp[0] = DCtrlBranch_expected_prev[0];
	end
	if (
		( DCtrlBranch_expected_prev[1] !== 1'bx ) && ( DCtrlBranch_prev[1] !== DCtrlBranch_expected_prev[1] )
		&& ((DCtrlBranch_expected_prev[1] !== last_DCtrlBranch_exp[1]) ||
			on_first_change[5])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlBranch[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlBranch_expected_prev);
		$display ("     Real value = %b", DCtrlBranch_prev);
		nummismatches = nummismatches + 1;
		on_first_change[5] = 1'b0;
		last_DCtrlBranch_exp[1] = DCtrlBranch_expected_prev[1];
	end
	if (
		( DCtrlcontrolJump_expected_prev[0] !== 1'bx ) && ( DCtrlcontrolJump_prev[0] !== DCtrlcontrolJump_expected_prev[0] )
		&& ((DCtrlcontrolJump_expected_prev[0] !== last_DCtrlcontrolJump_exp[0]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlcontrolJump[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlcontrolJump_expected_prev);
		$display ("     Real value = %b", DCtrlcontrolJump_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_DCtrlcontrolJump_exp[0] = DCtrlcontrolJump_expected_prev[0];
	end
	if (
		( DCtrlcontrolJump_expected_prev[1] !== 1'bx ) && ( DCtrlcontrolJump_prev[1] !== DCtrlcontrolJump_expected_prev[1] )
		&& ((DCtrlcontrolJump_expected_prev[1] !== last_DCtrlcontrolJump_exp[1]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlcontrolJump[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlcontrolJump_expected_prev);
		$display ("     Real value = %b", DCtrlcontrolJump_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_DCtrlcontrolJump_exp[1] = DCtrlcontrolJump_expected_prev[1];
	end
	if (
		( DCtrlEscreveMem_expected_prev !== 1'bx ) && ( DCtrlEscreveMem_prev !== DCtrlEscreveMem_expected_prev )
		&& ((DCtrlEscreveMem_expected_prev !== last_DCtrlEscreveMem_exp) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlEscreveMem :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlEscreveMem_expected_prev);
		$display ("     Real value = %b", DCtrlEscreveMem_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_DCtrlEscreveMem_exp = DCtrlEscreveMem_expected_prev;
	end
	if (
		( DCtrlEscreveReg_expected_prev !== 1'bx ) && ( DCtrlEscreveReg_prev !== DCtrlEscreveReg_expected_prev )
		&& ((DCtrlEscreveReg_expected_prev !== last_DCtrlEscreveReg_exp) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlEscreveReg :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlEscreveReg_expected_prev);
		$display ("     Real value = %b", DCtrlEscreveReg_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_DCtrlEscreveReg_exp = DCtrlEscreveReg_expected_prev;
	end
	if (
		( DCtrlExtent_expected_prev !== 1'bx ) && ( DCtrlExtent_prev !== DCtrlExtent_expected_prev )
		&& ((DCtrlExtent_expected_prev !== last_DCtrlExtent_exp) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlExtent :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlExtent_expected_prev);
		$display ("     Real value = %b", DCtrlExtent_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_DCtrlExtent_exp = DCtrlExtent_expected_prev;
	end
	if (
		( DCtrlMemParaReg_expected_prev !== 1'bx ) && ( DCtrlMemParaReg_prev !== DCtrlMemParaReg_expected_prev )
		&& ((DCtrlMemParaReg_expected_prev !== last_DCtrlMemParaReg_exp) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlMemParaReg :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlMemParaReg_expected_prev);
		$display ("     Real value = %b", DCtrlMemParaReg_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_DCtrlMemParaReg_exp = DCtrlMemParaReg_expected_prev;
	end
	if (
		( DCtrlopALU_expected_prev[0] !== 1'bx ) && ( DCtrlopALU_prev[0] !== DCtrlopALU_expected_prev[0] )
		&& ((DCtrlopALU_expected_prev[0] !== last_DCtrlopALU_exp[0]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlopALU[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlopALU_expected_prev);
		$display ("     Real value = %b", DCtrlopALU_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_DCtrlopALU_exp[0] = DCtrlopALU_expected_prev[0];
	end
	if (
		( DCtrlopALU_expected_prev[1] !== 1'bx ) && ( DCtrlopALU_prev[1] !== DCtrlopALU_expected_prev[1] )
		&& ((DCtrlopALU_expected_prev[1] !== last_DCtrlopALU_exp[1]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlopALU[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlopALU_expected_prev);
		$display ("     Real value = %b", DCtrlopALU_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_DCtrlopALU_exp[1] = DCtrlopALU_expected_prev[1];
	end
	if (
		( DCtrlopALU_expected_prev[2] !== 1'bx ) && ( DCtrlopALU_prev[2] !== DCtrlopALU_expected_prev[2] )
		&& ((DCtrlopALU_expected_prev[2] !== last_DCtrlopALU_exp[2]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlopALU[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlopALU_expected_prev);
		$display ("     Real value = %b", DCtrlopALU_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_DCtrlopALU_exp[2] = DCtrlopALU_expected_prev[2];
	end
	if (
		( DCtrlOrigALU_expected_prev !== 1'bx ) && ( DCtrlOrigALU_prev !== DCtrlOrigALU_expected_prev )
		&& ((DCtrlOrigALU_expected_prev !== last_DCtrlOrigALU_exp) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlOrigALU :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlOrigALU_expected_prev);
		$display ("     Real value = %b", DCtrlOrigALU_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_DCtrlOrigALU_exp = DCtrlOrigALU_expected_prev;
	end
	if (
		( DCtrlRegDst_expected_prev[0] !== 1'bx ) && ( DCtrlRegDst_prev[0] !== DCtrlRegDst_expected_prev[0] )
		&& ((DCtrlRegDst_expected_prev[0] !== last_DCtrlRegDst_exp[0]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlRegDst[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlRegDst_expected_prev);
		$display ("     Real value = %b", DCtrlRegDst_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_DCtrlRegDst_exp[0] = DCtrlRegDst_expected_prev[0];
	end
	if (
		( DCtrlRegDst_expected_prev[1] !== 1'bx ) && ( DCtrlRegDst_prev[1] !== DCtrlRegDst_expected_prev[1] )
		&& ((DCtrlRegDst_expected_prev[1] !== last_DCtrlRegDst_exp[1]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DCtrlRegDst[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DCtrlRegDst_expected_prev);
		$display ("     Real value = %b", DCtrlRegDst_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_DCtrlRegDst_exp[1] = DCtrlRegDst_expected_prev[1];
	end
	if (
		( DInstruction_expected_prev[0] !== 1'bx ) && ( DInstruction_prev[0] !== DInstruction_expected_prev[0] )
		&& ((DInstruction_expected_prev[0] !== last_DInstruction_exp[0]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[0] = DInstruction_expected_prev[0];
	end
	if (
		( DInstruction_expected_prev[1] !== 1'bx ) && ( DInstruction_prev[1] !== DInstruction_expected_prev[1] )
		&& ((DInstruction_expected_prev[1] !== last_DInstruction_exp[1]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[1] = DInstruction_expected_prev[1];
	end
	if (
		( DInstruction_expected_prev[2] !== 1'bx ) && ( DInstruction_prev[2] !== DInstruction_expected_prev[2] )
		&& ((DInstruction_expected_prev[2] !== last_DInstruction_exp[2]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[2] = DInstruction_expected_prev[2];
	end
	if (
		( DInstruction_expected_prev[3] !== 1'bx ) && ( DInstruction_prev[3] !== DInstruction_expected_prev[3] )
		&& ((DInstruction_expected_prev[3] !== last_DInstruction_exp[3]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[3] = DInstruction_expected_prev[3];
	end
	if (
		( DInstruction_expected_prev[4] !== 1'bx ) && ( DInstruction_prev[4] !== DInstruction_expected_prev[4] )
		&& ((DInstruction_expected_prev[4] !== last_DInstruction_exp[4]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[4] = DInstruction_expected_prev[4];
	end
	if (
		( DInstruction_expected_prev[5] !== 1'bx ) && ( DInstruction_prev[5] !== DInstruction_expected_prev[5] )
		&& ((DInstruction_expected_prev[5] !== last_DInstruction_exp[5]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[5] = DInstruction_expected_prev[5];
	end
	if (
		( DInstruction_expected_prev[6] !== 1'bx ) && ( DInstruction_prev[6] !== DInstruction_expected_prev[6] )
		&& ((DInstruction_expected_prev[6] !== last_DInstruction_exp[6]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[6] = DInstruction_expected_prev[6];
	end
	if (
		( DInstruction_expected_prev[7] !== 1'bx ) && ( DInstruction_prev[7] !== DInstruction_expected_prev[7] )
		&& ((DInstruction_expected_prev[7] !== last_DInstruction_exp[7]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[7] = DInstruction_expected_prev[7];
	end
	if (
		( DInstruction_expected_prev[8] !== 1'bx ) && ( DInstruction_prev[8] !== DInstruction_expected_prev[8] )
		&& ((DInstruction_expected_prev[8] !== last_DInstruction_exp[8]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[8] = DInstruction_expected_prev[8];
	end
	if (
		( DInstruction_expected_prev[9] !== 1'bx ) && ( DInstruction_prev[9] !== DInstruction_expected_prev[9] )
		&& ((DInstruction_expected_prev[9] !== last_DInstruction_exp[9]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[9] = DInstruction_expected_prev[9];
	end
	if (
		( DInstruction_expected_prev[10] !== 1'bx ) && ( DInstruction_prev[10] !== DInstruction_expected_prev[10] )
		&& ((DInstruction_expected_prev[10] !== last_DInstruction_exp[10]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[10] = DInstruction_expected_prev[10];
	end
	if (
		( DInstruction_expected_prev[11] !== 1'bx ) && ( DInstruction_prev[11] !== DInstruction_expected_prev[11] )
		&& ((DInstruction_expected_prev[11] !== last_DInstruction_exp[11]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[11] = DInstruction_expected_prev[11];
	end
	if (
		( DInstruction_expected_prev[12] !== 1'bx ) && ( DInstruction_prev[12] !== DInstruction_expected_prev[12] )
		&& ((DInstruction_expected_prev[12] !== last_DInstruction_exp[12]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[12] = DInstruction_expected_prev[12];
	end
	if (
		( DInstruction_expected_prev[13] !== 1'bx ) && ( DInstruction_prev[13] !== DInstruction_expected_prev[13] )
		&& ((DInstruction_expected_prev[13] !== last_DInstruction_exp[13]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[13] = DInstruction_expected_prev[13];
	end
	if (
		( DInstruction_expected_prev[14] !== 1'bx ) && ( DInstruction_prev[14] !== DInstruction_expected_prev[14] )
		&& ((DInstruction_expected_prev[14] !== last_DInstruction_exp[14]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[14] = DInstruction_expected_prev[14];
	end
	if (
		( DInstruction_expected_prev[15] !== 1'bx ) && ( DInstruction_prev[15] !== DInstruction_expected_prev[15] )
		&& ((DInstruction_expected_prev[15] !== last_DInstruction_exp[15]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[15] = DInstruction_expected_prev[15];
	end
	if (
		( DInstruction_expected_prev[16] !== 1'bx ) && ( DInstruction_prev[16] !== DInstruction_expected_prev[16] )
		&& ((DInstruction_expected_prev[16] !== last_DInstruction_exp[16]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[16] = DInstruction_expected_prev[16];
	end
	if (
		( DInstruction_expected_prev[17] !== 1'bx ) && ( DInstruction_prev[17] !== DInstruction_expected_prev[17] )
		&& ((DInstruction_expected_prev[17] !== last_DInstruction_exp[17]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[17] = DInstruction_expected_prev[17];
	end
	if (
		( DInstruction_expected_prev[18] !== 1'bx ) && ( DInstruction_prev[18] !== DInstruction_expected_prev[18] )
		&& ((DInstruction_expected_prev[18] !== last_DInstruction_exp[18]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[18] = DInstruction_expected_prev[18];
	end
	if (
		( DInstruction_expected_prev[19] !== 1'bx ) && ( DInstruction_prev[19] !== DInstruction_expected_prev[19] )
		&& ((DInstruction_expected_prev[19] !== last_DInstruction_exp[19]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[19] = DInstruction_expected_prev[19];
	end
	if (
		( DInstruction_expected_prev[20] !== 1'bx ) && ( DInstruction_prev[20] !== DInstruction_expected_prev[20] )
		&& ((DInstruction_expected_prev[20] !== last_DInstruction_exp[20]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[20] = DInstruction_expected_prev[20];
	end
	if (
		( DInstruction_expected_prev[21] !== 1'bx ) && ( DInstruction_prev[21] !== DInstruction_expected_prev[21] )
		&& ((DInstruction_expected_prev[21] !== last_DInstruction_exp[21]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[21] = DInstruction_expected_prev[21];
	end
	if (
		( DInstruction_expected_prev[22] !== 1'bx ) && ( DInstruction_prev[22] !== DInstruction_expected_prev[22] )
		&& ((DInstruction_expected_prev[22] !== last_DInstruction_exp[22]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[22] = DInstruction_expected_prev[22];
	end
	if (
		( DInstruction_expected_prev[23] !== 1'bx ) && ( DInstruction_prev[23] !== DInstruction_expected_prev[23] )
		&& ((DInstruction_expected_prev[23] !== last_DInstruction_exp[23]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[23] = DInstruction_expected_prev[23];
	end
	if (
		( DInstruction_expected_prev[24] !== 1'bx ) && ( DInstruction_prev[24] !== DInstruction_expected_prev[24] )
		&& ((DInstruction_expected_prev[24] !== last_DInstruction_exp[24]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[24] = DInstruction_expected_prev[24];
	end
	if (
		( DInstruction_expected_prev[25] !== 1'bx ) && ( DInstruction_prev[25] !== DInstruction_expected_prev[25] )
		&& ((DInstruction_expected_prev[25] !== last_DInstruction_exp[25]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[25] = DInstruction_expected_prev[25];
	end
	if (
		( DInstruction_expected_prev[26] !== 1'bx ) && ( DInstruction_prev[26] !== DInstruction_expected_prev[26] )
		&& ((DInstruction_expected_prev[26] !== last_DInstruction_exp[26]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[26] = DInstruction_expected_prev[26];
	end
	if (
		( DInstruction_expected_prev[27] !== 1'bx ) && ( DInstruction_prev[27] !== DInstruction_expected_prev[27] )
		&& ((DInstruction_expected_prev[27] !== last_DInstruction_exp[27]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[27] = DInstruction_expected_prev[27];
	end
	if (
		( DInstruction_expected_prev[28] !== 1'bx ) && ( DInstruction_prev[28] !== DInstruction_expected_prev[28] )
		&& ((DInstruction_expected_prev[28] !== last_DInstruction_exp[28]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[28] = DInstruction_expected_prev[28];
	end
	if (
		( DInstruction_expected_prev[29] !== 1'bx ) && ( DInstruction_prev[29] !== DInstruction_expected_prev[29] )
		&& ((DInstruction_expected_prev[29] !== last_DInstruction_exp[29]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[29] = DInstruction_expected_prev[29];
	end
	if (
		( DInstruction_expected_prev[30] !== 1'bx ) && ( DInstruction_prev[30] !== DInstruction_expected_prev[30] )
		&& ((DInstruction_expected_prev[30] !== last_DInstruction_exp[30]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[30] = DInstruction_expected_prev[30];
	end
	if (
		( DInstruction_expected_prev[31] !== 1'bx ) && ( DInstruction_prev[31] !== DInstruction_expected_prev[31] )
		&& ((DInstruction_expected_prev[31] !== last_DInstruction_exp[31]) ||
			on_first_change[14])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DInstruction[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DInstruction_expected_prev);
		$display ("     Real value = %b", DInstruction_prev);
		nummismatches = nummismatches + 1;
		on_first_change[14] = 1'b0;
		last_DInstruction_exp[31] = DInstruction_expected_prev[31];
	end
	if (
		( DJAL_expected_prev !== 1'bx ) && ( DJAL_prev !== DJAL_expected_prev )
		&& ((DJAL_expected_prev !== last_DJAL_exp) ||
			on_first_change[15])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJAL :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJAL_expected_prev);
		$display ("     Real value = %b", DJAL_prev);
		nummismatches = nummismatches + 1;
		on_first_change[15] = 1'b0;
		last_DJAL_exp = DJAL_expected_prev;
	end
	if (
		( DJump_expected_prev !== 1'bx ) && ( DJump_prev !== DJump_expected_prev )
		&& ((DJump_expected_prev !== last_DJump_exp) ||
			on_first_change[16])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJump :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJump_expected_prev);
		$display ("     Real value = %b", DJump_prev);
		nummismatches = nummismatches + 1;
		on_first_change[16] = 1'b0;
		last_DJump_exp = DJump_expected_prev;
	end
	if (
		( DJumpPC_expected_prev[0] !== 1'bx ) && ( DJumpPC_prev[0] !== DJumpPC_expected_prev[0] )
		&& ((DJumpPC_expected_prev[0] !== last_DJumpPC_exp[0]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[0] = DJumpPC_expected_prev[0];
	end
	if (
		( DJumpPC_expected_prev[1] !== 1'bx ) && ( DJumpPC_prev[1] !== DJumpPC_expected_prev[1] )
		&& ((DJumpPC_expected_prev[1] !== last_DJumpPC_exp[1]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[1] = DJumpPC_expected_prev[1];
	end
	if (
		( DJumpPC_expected_prev[2] !== 1'bx ) && ( DJumpPC_prev[2] !== DJumpPC_expected_prev[2] )
		&& ((DJumpPC_expected_prev[2] !== last_DJumpPC_exp[2]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[2] = DJumpPC_expected_prev[2];
	end
	if (
		( DJumpPC_expected_prev[3] !== 1'bx ) && ( DJumpPC_prev[3] !== DJumpPC_expected_prev[3] )
		&& ((DJumpPC_expected_prev[3] !== last_DJumpPC_exp[3]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[3] = DJumpPC_expected_prev[3];
	end
	if (
		( DJumpPC_expected_prev[4] !== 1'bx ) && ( DJumpPC_prev[4] !== DJumpPC_expected_prev[4] )
		&& ((DJumpPC_expected_prev[4] !== last_DJumpPC_exp[4]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[4] = DJumpPC_expected_prev[4];
	end
	if (
		( DJumpPC_expected_prev[5] !== 1'bx ) && ( DJumpPC_prev[5] !== DJumpPC_expected_prev[5] )
		&& ((DJumpPC_expected_prev[5] !== last_DJumpPC_exp[5]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[5] = DJumpPC_expected_prev[5];
	end
	if (
		( DJumpPC_expected_prev[6] !== 1'bx ) && ( DJumpPC_prev[6] !== DJumpPC_expected_prev[6] )
		&& ((DJumpPC_expected_prev[6] !== last_DJumpPC_exp[6]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[6] = DJumpPC_expected_prev[6];
	end
	if (
		( DJumpPC_expected_prev[7] !== 1'bx ) && ( DJumpPC_prev[7] !== DJumpPC_expected_prev[7] )
		&& ((DJumpPC_expected_prev[7] !== last_DJumpPC_exp[7]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[7] = DJumpPC_expected_prev[7];
	end
	if (
		( DJumpPC_expected_prev[8] !== 1'bx ) && ( DJumpPC_prev[8] !== DJumpPC_expected_prev[8] )
		&& ((DJumpPC_expected_prev[8] !== last_DJumpPC_exp[8]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[8] = DJumpPC_expected_prev[8];
	end
	if (
		( DJumpPC_expected_prev[9] !== 1'bx ) && ( DJumpPC_prev[9] !== DJumpPC_expected_prev[9] )
		&& ((DJumpPC_expected_prev[9] !== last_DJumpPC_exp[9]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[9] = DJumpPC_expected_prev[9];
	end
	if (
		( DJumpPC_expected_prev[10] !== 1'bx ) && ( DJumpPC_prev[10] !== DJumpPC_expected_prev[10] )
		&& ((DJumpPC_expected_prev[10] !== last_DJumpPC_exp[10]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[10] = DJumpPC_expected_prev[10];
	end
	if (
		( DJumpPC_expected_prev[11] !== 1'bx ) && ( DJumpPC_prev[11] !== DJumpPC_expected_prev[11] )
		&& ((DJumpPC_expected_prev[11] !== last_DJumpPC_exp[11]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[11] = DJumpPC_expected_prev[11];
	end
	if (
		( DJumpPC_expected_prev[12] !== 1'bx ) && ( DJumpPC_prev[12] !== DJumpPC_expected_prev[12] )
		&& ((DJumpPC_expected_prev[12] !== last_DJumpPC_exp[12]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[12] = DJumpPC_expected_prev[12];
	end
	if (
		( DJumpPC_expected_prev[13] !== 1'bx ) && ( DJumpPC_prev[13] !== DJumpPC_expected_prev[13] )
		&& ((DJumpPC_expected_prev[13] !== last_DJumpPC_exp[13]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[13] = DJumpPC_expected_prev[13];
	end
	if (
		( DJumpPC_expected_prev[14] !== 1'bx ) && ( DJumpPC_prev[14] !== DJumpPC_expected_prev[14] )
		&& ((DJumpPC_expected_prev[14] !== last_DJumpPC_exp[14]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[14] = DJumpPC_expected_prev[14];
	end
	if (
		( DJumpPC_expected_prev[15] !== 1'bx ) && ( DJumpPC_prev[15] !== DJumpPC_expected_prev[15] )
		&& ((DJumpPC_expected_prev[15] !== last_DJumpPC_exp[15]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[15] = DJumpPC_expected_prev[15];
	end
	if (
		( DJumpPC_expected_prev[16] !== 1'bx ) && ( DJumpPC_prev[16] !== DJumpPC_expected_prev[16] )
		&& ((DJumpPC_expected_prev[16] !== last_DJumpPC_exp[16]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[16] = DJumpPC_expected_prev[16];
	end
	if (
		( DJumpPC_expected_prev[17] !== 1'bx ) && ( DJumpPC_prev[17] !== DJumpPC_expected_prev[17] )
		&& ((DJumpPC_expected_prev[17] !== last_DJumpPC_exp[17]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[17] = DJumpPC_expected_prev[17];
	end
	if (
		( DJumpPC_expected_prev[18] !== 1'bx ) && ( DJumpPC_prev[18] !== DJumpPC_expected_prev[18] )
		&& ((DJumpPC_expected_prev[18] !== last_DJumpPC_exp[18]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[18] = DJumpPC_expected_prev[18];
	end
	if (
		( DJumpPC_expected_prev[19] !== 1'bx ) && ( DJumpPC_prev[19] !== DJumpPC_expected_prev[19] )
		&& ((DJumpPC_expected_prev[19] !== last_DJumpPC_exp[19]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[19] = DJumpPC_expected_prev[19];
	end
	if (
		( DJumpPC_expected_prev[20] !== 1'bx ) && ( DJumpPC_prev[20] !== DJumpPC_expected_prev[20] )
		&& ((DJumpPC_expected_prev[20] !== last_DJumpPC_exp[20]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[20] = DJumpPC_expected_prev[20];
	end
	if (
		( DJumpPC_expected_prev[21] !== 1'bx ) && ( DJumpPC_prev[21] !== DJumpPC_expected_prev[21] )
		&& ((DJumpPC_expected_prev[21] !== last_DJumpPC_exp[21]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[21] = DJumpPC_expected_prev[21];
	end
	if (
		( DJumpPC_expected_prev[22] !== 1'bx ) && ( DJumpPC_prev[22] !== DJumpPC_expected_prev[22] )
		&& ((DJumpPC_expected_prev[22] !== last_DJumpPC_exp[22]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[22] = DJumpPC_expected_prev[22];
	end
	if (
		( DJumpPC_expected_prev[23] !== 1'bx ) && ( DJumpPC_prev[23] !== DJumpPC_expected_prev[23] )
		&& ((DJumpPC_expected_prev[23] !== last_DJumpPC_exp[23]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[23] = DJumpPC_expected_prev[23];
	end
	if (
		( DJumpPC_expected_prev[24] !== 1'bx ) && ( DJumpPC_prev[24] !== DJumpPC_expected_prev[24] )
		&& ((DJumpPC_expected_prev[24] !== last_DJumpPC_exp[24]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[24] = DJumpPC_expected_prev[24];
	end
	if (
		( DJumpPC_expected_prev[25] !== 1'bx ) && ( DJumpPC_prev[25] !== DJumpPC_expected_prev[25] )
		&& ((DJumpPC_expected_prev[25] !== last_DJumpPC_exp[25]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[25] = DJumpPC_expected_prev[25];
	end
	if (
		( DJumpPC_expected_prev[26] !== 1'bx ) && ( DJumpPC_prev[26] !== DJumpPC_expected_prev[26] )
		&& ((DJumpPC_expected_prev[26] !== last_DJumpPC_exp[26]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[26] = DJumpPC_expected_prev[26];
	end
	if (
		( DJumpPC_expected_prev[27] !== 1'bx ) && ( DJumpPC_prev[27] !== DJumpPC_expected_prev[27] )
		&& ((DJumpPC_expected_prev[27] !== last_DJumpPC_exp[27]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[27] = DJumpPC_expected_prev[27];
	end
	if (
		( DJumpPC_expected_prev[28] !== 1'bx ) && ( DJumpPC_prev[28] !== DJumpPC_expected_prev[28] )
		&& ((DJumpPC_expected_prev[28] !== last_DJumpPC_exp[28]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[28] = DJumpPC_expected_prev[28];
	end
	if (
		( DJumpPC_expected_prev[29] !== 1'bx ) && ( DJumpPC_prev[29] !== DJumpPC_expected_prev[29] )
		&& ((DJumpPC_expected_prev[29] !== last_DJumpPC_exp[29]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[29] = DJumpPC_expected_prev[29];
	end
	if (
		( DJumpPC_expected_prev[30] !== 1'bx ) && ( DJumpPC_prev[30] !== DJumpPC_expected_prev[30] )
		&& ((DJumpPC_expected_prev[30] !== last_DJumpPC_exp[30]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[30] = DJumpPC_expected_prev[30];
	end
	if (
		( DJumpPC_expected_prev[31] !== 1'bx ) && ( DJumpPC_prev[31] !== DJumpPC_expected_prev[31] )
		&& ((DJumpPC_expected_prev[31] !== last_DJumpPC_exp[31]) ||
			on_first_change[17])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DJumpPC[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DJumpPC_expected_prev);
		$display ("     Real value = %b", DJumpPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[17] = 1'b0;
		last_DJumpPC_exp[31] = DJumpPC_expected_prev[31];
	end
	if (
		( DPC_expected_prev[0] !== 1'bx ) && ( DPC_prev[0] !== DPC_expected_prev[0] )
		&& ((DPC_expected_prev[0] !== last_DPC_exp[0]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[0] = DPC_expected_prev[0];
	end
	if (
		( DPC_expected_prev[1] !== 1'bx ) && ( DPC_prev[1] !== DPC_expected_prev[1] )
		&& ((DPC_expected_prev[1] !== last_DPC_exp[1]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[1] = DPC_expected_prev[1];
	end
	if (
		( DPC_expected_prev[2] !== 1'bx ) && ( DPC_prev[2] !== DPC_expected_prev[2] )
		&& ((DPC_expected_prev[2] !== last_DPC_exp[2]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[2] = DPC_expected_prev[2];
	end
	if (
		( DPC_expected_prev[3] !== 1'bx ) && ( DPC_prev[3] !== DPC_expected_prev[3] )
		&& ((DPC_expected_prev[3] !== last_DPC_exp[3]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[3] = DPC_expected_prev[3];
	end
	if (
		( DPC_expected_prev[4] !== 1'bx ) && ( DPC_prev[4] !== DPC_expected_prev[4] )
		&& ((DPC_expected_prev[4] !== last_DPC_exp[4]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[4] = DPC_expected_prev[4];
	end
	if (
		( DPC_expected_prev[5] !== 1'bx ) && ( DPC_prev[5] !== DPC_expected_prev[5] )
		&& ((DPC_expected_prev[5] !== last_DPC_exp[5]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[5] = DPC_expected_prev[5];
	end
	if (
		( DPC_expected_prev[6] !== 1'bx ) && ( DPC_prev[6] !== DPC_expected_prev[6] )
		&& ((DPC_expected_prev[6] !== last_DPC_exp[6]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[6] = DPC_expected_prev[6];
	end
	if (
		( DPC_expected_prev[7] !== 1'bx ) && ( DPC_prev[7] !== DPC_expected_prev[7] )
		&& ((DPC_expected_prev[7] !== last_DPC_exp[7]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[7] = DPC_expected_prev[7];
	end
	if (
		( DPC_expected_prev[8] !== 1'bx ) && ( DPC_prev[8] !== DPC_expected_prev[8] )
		&& ((DPC_expected_prev[8] !== last_DPC_exp[8]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[8] = DPC_expected_prev[8];
	end
	if (
		( DPC_expected_prev[9] !== 1'bx ) && ( DPC_prev[9] !== DPC_expected_prev[9] )
		&& ((DPC_expected_prev[9] !== last_DPC_exp[9]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[9] = DPC_expected_prev[9];
	end
	if (
		( DPC_expected_prev[10] !== 1'bx ) && ( DPC_prev[10] !== DPC_expected_prev[10] )
		&& ((DPC_expected_prev[10] !== last_DPC_exp[10]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[10] = DPC_expected_prev[10];
	end
	if (
		( DPC_expected_prev[11] !== 1'bx ) && ( DPC_prev[11] !== DPC_expected_prev[11] )
		&& ((DPC_expected_prev[11] !== last_DPC_exp[11]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[11] = DPC_expected_prev[11];
	end
	if (
		( DPC_expected_prev[12] !== 1'bx ) && ( DPC_prev[12] !== DPC_expected_prev[12] )
		&& ((DPC_expected_prev[12] !== last_DPC_exp[12]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[12] = DPC_expected_prev[12];
	end
	if (
		( DPC_expected_prev[13] !== 1'bx ) && ( DPC_prev[13] !== DPC_expected_prev[13] )
		&& ((DPC_expected_prev[13] !== last_DPC_exp[13]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[13] = DPC_expected_prev[13];
	end
	if (
		( DPC_expected_prev[14] !== 1'bx ) && ( DPC_prev[14] !== DPC_expected_prev[14] )
		&& ((DPC_expected_prev[14] !== last_DPC_exp[14]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[14] = DPC_expected_prev[14];
	end
	if (
		( DPC_expected_prev[15] !== 1'bx ) && ( DPC_prev[15] !== DPC_expected_prev[15] )
		&& ((DPC_expected_prev[15] !== last_DPC_exp[15]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[15] = DPC_expected_prev[15];
	end
	if (
		( DPC_expected_prev[16] !== 1'bx ) && ( DPC_prev[16] !== DPC_expected_prev[16] )
		&& ((DPC_expected_prev[16] !== last_DPC_exp[16]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[16] = DPC_expected_prev[16];
	end
	if (
		( DPC_expected_prev[17] !== 1'bx ) && ( DPC_prev[17] !== DPC_expected_prev[17] )
		&& ((DPC_expected_prev[17] !== last_DPC_exp[17]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[17] = DPC_expected_prev[17];
	end
	if (
		( DPC_expected_prev[18] !== 1'bx ) && ( DPC_prev[18] !== DPC_expected_prev[18] )
		&& ((DPC_expected_prev[18] !== last_DPC_exp[18]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[18] = DPC_expected_prev[18];
	end
	if (
		( DPC_expected_prev[19] !== 1'bx ) && ( DPC_prev[19] !== DPC_expected_prev[19] )
		&& ((DPC_expected_prev[19] !== last_DPC_exp[19]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[19] = DPC_expected_prev[19];
	end
	if (
		( DPC_expected_prev[20] !== 1'bx ) && ( DPC_prev[20] !== DPC_expected_prev[20] )
		&& ((DPC_expected_prev[20] !== last_DPC_exp[20]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[20] = DPC_expected_prev[20];
	end
	if (
		( DPC_expected_prev[21] !== 1'bx ) && ( DPC_prev[21] !== DPC_expected_prev[21] )
		&& ((DPC_expected_prev[21] !== last_DPC_exp[21]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[21] = DPC_expected_prev[21];
	end
	if (
		( DPC_expected_prev[22] !== 1'bx ) && ( DPC_prev[22] !== DPC_expected_prev[22] )
		&& ((DPC_expected_prev[22] !== last_DPC_exp[22]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[22] = DPC_expected_prev[22];
	end
	if (
		( DPC_expected_prev[23] !== 1'bx ) && ( DPC_prev[23] !== DPC_expected_prev[23] )
		&& ((DPC_expected_prev[23] !== last_DPC_exp[23]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[23] = DPC_expected_prev[23];
	end
	if (
		( DPC_expected_prev[24] !== 1'bx ) && ( DPC_prev[24] !== DPC_expected_prev[24] )
		&& ((DPC_expected_prev[24] !== last_DPC_exp[24]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[24] = DPC_expected_prev[24];
	end
	if (
		( DPC_expected_prev[25] !== 1'bx ) && ( DPC_prev[25] !== DPC_expected_prev[25] )
		&& ((DPC_expected_prev[25] !== last_DPC_exp[25]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[25] = DPC_expected_prev[25];
	end
	if (
		( DPC_expected_prev[26] !== 1'bx ) && ( DPC_prev[26] !== DPC_expected_prev[26] )
		&& ((DPC_expected_prev[26] !== last_DPC_exp[26]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[26] = DPC_expected_prev[26];
	end
	if (
		( DPC_expected_prev[27] !== 1'bx ) && ( DPC_prev[27] !== DPC_expected_prev[27] )
		&& ((DPC_expected_prev[27] !== last_DPC_exp[27]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[27] = DPC_expected_prev[27];
	end
	if (
		( DPC_expected_prev[28] !== 1'bx ) && ( DPC_prev[28] !== DPC_expected_prev[28] )
		&& ((DPC_expected_prev[28] !== last_DPC_exp[28]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[28] = DPC_expected_prev[28];
	end
	if (
		( DPC_expected_prev[29] !== 1'bx ) && ( DPC_prev[29] !== DPC_expected_prev[29] )
		&& ((DPC_expected_prev[29] !== last_DPC_exp[29]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[29] = DPC_expected_prev[29];
	end
	if (
		( DPC_expected_prev[30] !== 1'bx ) && ( DPC_prev[30] !== DPC_expected_prev[30] )
		&& ((DPC_expected_prev[30] !== last_DPC_exp[30]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[30] = DPC_expected_prev[30];
	end
	if (
		( DPC_expected_prev[31] !== 1'bx ) && ( DPC_prev[31] !== DPC_expected_prev[31] )
		&& ((DPC_expected_prev[31] !== last_DPC_exp[31]) ||
			on_first_change[18])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DPC[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DPC_expected_prev);
		$display ("     Real value = %b", DPC_prev);
		nummismatches = nummismatches + 1;
		on_first_change[18] = 1'b0;
		last_DPC_exp[31] = DPC_expected_prev[31];
	end
	if (
		( DRSDados0_expected_prev[0] !== 1'bx ) && ( DRSDados0_prev[0] !== DRSDados0_expected_prev[0] )
		&& ((DRSDados0_expected_prev[0] !== last_DRSDados0_exp[0]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[0] = DRSDados0_expected_prev[0];
	end
	if (
		( DRSDados0_expected_prev[1] !== 1'bx ) && ( DRSDados0_prev[1] !== DRSDados0_expected_prev[1] )
		&& ((DRSDados0_expected_prev[1] !== last_DRSDados0_exp[1]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[1] = DRSDados0_expected_prev[1];
	end
	if (
		( DRSDados0_expected_prev[2] !== 1'bx ) && ( DRSDados0_prev[2] !== DRSDados0_expected_prev[2] )
		&& ((DRSDados0_expected_prev[2] !== last_DRSDados0_exp[2]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[2] = DRSDados0_expected_prev[2];
	end
	if (
		( DRSDados0_expected_prev[3] !== 1'bx ) && ( DRSDados0_prev[3] !== DRSDados0_expected_prev[3] )
		&& ((DRSDados0_expected_prev[3] !== last_DRSDados0_exp[3]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[3] = DRSDados0_expected_prev[3];
	end
	if (
		( DRSDados0_expected_prev[4] !== 1'bx ) && ( DRSDados0_prev[4] !== DRSDados0_expected_prev[4] )
		&& ((DRSDados0_expected_prev[4] !== last_DRSDados0_exp[4]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[4] = DRSDados0_expected_prev[4];
	end
	if (
		( DRSDados0_expected_prev[5] !== 1'bx ) && ( DRSDados0_prev[5] !== DRSDados0_expected_prev[5] )
		&& ((DRSDados0_expected_prev[5] !== last_DRSDados0_exp[5]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[5] = DRSDados0_expected_prev[5];
	end
	if (
		( DRSDados0_expected_prev[6] !== 1'bx ) && ( DRSDados0_prev[6] !== DRSDados0_expected_prev[6] )
		&& ((DRSDados0_expected_prev[6] !== last_DRSDados0_exp[6]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[6] = DRSDados0_expected_prev[6];
	end
	if (
		( DRSDados0_expected_prev[7] !== 1'bx ) && ( DRSDados0_prev[7] !== DRSDados0_expected_prev[7] )
		&& ((DRSDados0_expected_prev[7] !== last_DRSDados0_exp[7]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[7] = DRSDados0_expected_prev[7];
	end
	if (
		( DRSDados0_expected_prev[8] !== 1'bx ) && ( DRSDados0_prev[8] !== DRSDados0_expected_prev[8] )
		&& ((DRSDados0_expected_prev[8] !== last_DRSDados0_exp[8]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[8] = DRSDados0_expected_prev[8];
	end
	if (
		( DRSDados0_expected_prev[9] !== 1'bx ) && ( DRSDados0_prev[9] !== DRSDados0_expected_prev[9] )
		&& ((DRSDados0_expected_prev[9] !== last_DRSDados0_exp[9]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[9] = DRSDados0_expected_prev[9];
	end
	if (
		( DRSDados0_expected_prev[10] !== 1'bx ) && ( DRSDados0_prev[10] !== DRSDados0_expected_prev[10] )
		&& ((DRSDados0_expected_prev[10] !== last_DRSDados0_exp[10]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[10] = DRSDados0_expected_prev[10];
	end
	if (
		( DRSDados0_expected_prev[11] !== 1'bx ) && ( DRSDados0_prev[11] !== DRSDados0_expected_prev[11] )
		&& ((DRSDados0_expected_prev[11] !== last_DRSDados0_exp[11]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[11] = DRSDados0_expected_prev[11];
	end
	if (
		( DRSDados0_expected_prev[12] !== 1'bx ) && ( DRSDados0_prev[12] !== DRSDados0_expected_prev[12] )
		&& ((DRSDados0_expected_prev[12] !== last_DRSDados0_exp[12]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[12] = DRSDados0_expected_prev[12];
	end
	if (
		( DRSDados0_expected_prev[13] !== 1'bx ) && ( DRSDados0_prev[13] !== DRSDados0_expected_prev[13] )
		&& ((DRSDados0_expected_prev[13] !== last_DRSDados0_exp[13]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[13] = DRSDados0_expected_prev[13];
	end
	if (
		( DRSDados0_expected_prev[14] !== 1'bx ) && ( DRSDados0_prev[14] !== DRSDados0_expected_prev[14] )
		&& ((DRSDados0_expected_prev[14] !== last_DRSDados0_exp[14]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[14] = DRSDados0_expected_prev[14];
	end
	if (
		( DRSDados0_expected_prev[15] !== 1'bx ) && ( DRSDados0_prev[15] !== DRSDados0_expected_prev[15] )
		&& ((DRSDados0_expected_prev[15] !== last_DRSDados0_exp[15]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[15] = DRSDados0_expected_prev[15];
	end
	if (
		( DRSDados0_expected_prev[16] !== 1'bx ) && ( DRSDados0_prev[16] !== DRSDados0_expected_prev[16] )
		&& ((DRSDados0_expected_prev[16] !== last_DRSDados0_exp[16]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[16] = DRSDados0_expected_prev[16];
	end
	if (
		( DRSDados0_expected_prev[17] !== 1'bx ) && ( DRSDados0_prev[17] !== DRSDados0_expected_prev[17] )
		&& ((DRSDados0_expected_prev[17] !== last_DRSDados0_exp[17]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[17] = DRSDados0_expected_prev[17];
	end
	if (
		( DRSDados0_expected_prev[18] !== 1'bx ) && ( DRSDados0_prev[18] !== DRSDados0_expected_prev[18] )
		&& ((DRSDados0_expected_prev[18] !== last_DRSDados0_exp[18]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[18] = DRSDados0_expected_prev[18];
	end
	if (
		( DRSDados0_expected_prev[19] !== 1'bx ) && ( DRSDados0_prev[19] !== DRSDados0_expected_prev[19] )
		&& ((DRSDados0_expected_prev[19] !== last_DRSDados0_exp[19]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[19] = DRSDados0_expected_prev[19];
	end
	if (
		( DRSDados0_expected_prev[20] !== 1'bx ) && ( DRSDados0_prev[20] !== DRSDados0_expected_prev[20] )
		&& ((DRSDados0_expected_prev[20] !== last_DRSDados0_exp[20]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[20] = DRSDados0_expected_prev[20];
	end
	if (
		( DRSDados0_expected_prev[21] !== 1'bx ) && ( DRSDados0_prev[21] !== DRSDados0_expected_prev[21] )
		&& ((DRSDados0_expected_prev[21] !== last_DRSDados0_exp[21]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[21] = DRSDados0_expected_prev[21];
	end
	if (
		( DRSDados0_expected_prev[22] !== 1'bx ) && ( DRSDados0_prev[22] !== DRSDados0_expected_prev[22] )
		&& ((DRSDados0_expected_prev[22] !== last_DRSDados0_exp[22]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[22] = DRSDados0_expected_prev[22];
	end
	if (
		( DRSDados0_expected_prev[23] !== 1'bx ) && ( DRSDados0_prev[23] !== DRSDados0_expected_prev[23] )
		&& ((DRSDados0_expected_prev[23] !== last_DRSDados0_exp[23]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[23] = DRSDados0_expected_prev[23];
	end
	if (
		( DRSDados0_expected_prev[24] !== 1'bx ) && ( DRSDados0_prev[24] !== DRSDados0_expected_prev[24] )
		&& ((DRSDados0_expected_prev[24] !== last_DRSDados0_exp[24]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[24] = DRSDados0_expected_prev[24];
	end
	if (
		( DRSDados0_expected_prev[25] !== 1'bx ) && ( DRSDados0_prev[25] !== DRSDados0_expected_prev[25] )
		&& ((DRSDados0_expected_prev[25] !== last_DRSDados0_exp[25]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[25] = DRSDados0_expected_prev[25];
	end
	if (
		( DRSDados0_expected_prev[26] !== 1'bx ) && ( DRSDados0_prev[26] !== DRSDados0_expected_prev[26] )
		&& ((DRSDados0_expected_prev[26] !== last_DRSDados0_exp[26]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[26] = DRSDados0_expected_prev[26];
	end
	if (
		( DRSDados0_expected_prev[27] !== 1'bx ) && ( DRSDados0_prev[27] !== DRSDados0_expected_prev[27] )
		&& ((DRSDados0_expected_prev[27] !== last_DRSDados0_exp[27]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[27] = DRSDados0_expected_prev[27];
	end
	if (
		( DRSDados0_expected_prev[28] !== 1'bx ) && ( DRSDados0_prev[28] !== DRSDados0_expected_prev[28] )
		&& ((DRSDados0_expected_prev[28] !== last_DRSDados0_exp[28]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[28] = DRSDados0_expected_prev[28];
	end
	if (
		( DRSDados0_expected_prev[29] !== 1'bx ) && ( DRSDados0_prev[29] !== DRSDados0_expected_prev[29] )
		&& ((DRSDados0_expected_prev[29] !== last_DRSDados0_exp[29]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[29] = DRSDados0_expected_prev[29];
	end
	if (
		( DRSDados0_expected_prev[30] !== 1'bx ) && ( DRSDados0_prev[30] !== DRSDados0_expected_prev[30] )
		&& ((DRSDados0_expected_prev[30] !== last_DRSDados0_exp[30]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[30] = DRSDados0_expected_prev[30];
	end
	if (
		( DRSDados0_expected_prev[31] !== 1'bx ) && ( DRSDados0_prev[31] !== DRSDados0_expected_prev[31] )
		&& ((DRSDados0_expected_prev[31] !== last_DRSDados0_exp[31]) ||
			on_first_change[19])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRSDados0[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRSDados0_expected_prev);
		$display ("     Real value = %b", DRSDados0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[19] = 1'b0;
		last_DRSDados0_exp[31] = DRSDados0_expected_prev[31];
	end
	if (
		( DRTDados1_expected_prev[0] !== 1'bx ) && ( DRTDados1_prev[0] !== DRTDados1_expected_prev[0] )
		&& ((DRTDados1_expected_prev[0] !== last_DRTDados1_exp[0]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[0] = DRTDados1_expected_prev[0];
	end
	if (
		( DRTDados1_expected_prev[1] !== 1'bx ) && ( DRTDados1_prev[1] !== DRTDados1_expected_prev[1] )
		&& ((DRTDados1_expected_prev[1] !== last_DRTDados1_exp[1]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[1] = DRTDados1_expected_prev[1];
	end
	if (
		( DRTDados1_expected_prev[2] !== 1'bx ) && ( DRTDados1_prev[2] !== DRTDados1_expected_prev[2] )
		&& ((DRTDados1_expected_prev[2] !== last_DRTDados1_exp[2]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[2] = DRTDados1_expected_prev[2];
	end
	if (
		( DRTDados1_expected_prev[3] !== 1'bx ) && ( DRTDados1_prev[3] !== DRTDados1_expected_prev[3] )
		&& ((DRTDados1_expected_prev[3] !== last_DRTDados1_exp[3]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[3] = DRTDados1_expected_prev[3];
	end
	if (
		( DRTDados1_expected_prev[4] !== 1'bx ) && ( DRTDados1_prev[4] !== DRTDados1_expected_prev[4] )
		&& ((DRTDados1_expected_prev[4] !== last_DRTDados1_exp[4]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[4] = DRTDados1_expected_prev[4];
	end
	if (
		( DRTDados1_expected_prev[5] !== 1'bx ) && ( DRTDados1_prev[5] !== DRTDados1_expected_prev[5] )
		&& ((DRTDados1_expected_prev[5] !== last_DRTDados1_exp[5]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[5] = DRTDados1_expected_prev[5];
	end
	if (
		( DRTDados1_expected_prev[6] !== 1'bx ) && ( DRTDados1_prev[6] !== DRTDados1_expected_prev[6] )
		&& ((DRTDados1_expected_prev[6] !== last_DRTDados1_exp[6]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[6] = DRTDados1_expected_prev[6];
	end
	if (
		( DRTDados1_expected_prev[7] !== 1'bx ) && ( DRTDados1_prev[7] !== DRTDados1_expected_prev[7] )
		&& ((DRTDados1_expected_prev[7] !== last_DRTDados1_exp[7]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[7] = DRTDados1_expected_prev[7];
	end
	if (
		( DRTDados1_expected_prev[8] !== 1'bx ) && ( DRTDados1_prev[8] !== DRTDados1_expected_prev[8] )
		&& ((DRTDados1_expected_prev[8] !== last_DRTDados1_exp[8]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[8] = DRTDados1_expected_prev[8];
	end
	if (
		( DRTDados1_expected_prev[9] !== 1'bx ) && ( DRTDados1_prev[9] !== DRTDados1_expected_prev[9] )
		&& ((DRTDados1_expected_prev[9] !== last_DRTDados1_exp[9]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[9] = DRTDados1_expected_prev[9];
	end
	if (
		( DRTDados1_expected_prev[10] !== 1'bx ) && ( DRTDados1_prev[10] !== DRTDados1_expected_prev[10] )
		&& ((DRTDados1_expected_prev[10] !== last_DRTDados1_exp[10]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[10] = DRTDados1_expected_prev[10];
	end
	if (
		( DRTDados1_expected_prev[11] !== 1'bx ) && ( DRTDados1_prev[11] !== DRTDados1_expected_prev[11] )
		&& ((DRTDados1_expected_prev[11] !== last_DRTDados1_exp[11]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[11] = DRTDados1_expected_prev[11];
	end
	if (
		( DRTDados1_expected_prev[12] !== 1'bx ) && ( DRTDados1_prev[12] !== DRTDados1_expected_prev[12] )
		&& ((DRTDados1_expected_prev[12] !== last_DRTDados1_exp[12]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[12] = DRTDados1_expected_prev[12];
	end
	if (
		( DRTDados1_expected_prev[13] !== 1'bx ) && ( DRTDados1_prev[13] !== DRTDados1_expected_prev[13] )
		&& ((DRTDados1_expected_prev[13] !== last_DRTDados1_exp[13]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[13] = DRTDados1_expected_prev[13];
	end
	if (
		( DRTDados1_expected_prev[14] !== 1'bx ) && ( DRTDados1_prev[14] !== DRTDados1_expected_prev[14] )
		&& ((DRTDados1_expected_prev[14] !== last_DRTDados1_exp[14]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[14] = DRTDados1_expected_prev[14];
	end
	if (
		( DRTDados1_expected_prev[15] !== 1'bx ) && ( DRTDados1_prev[15] !== DRTDados1_expected_prev[15] )
		&& ((DRTDados1_expected_prev[15] !== last_DRTDados1_exp[15]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[15] = DRTDados1_expected_prev[15];
	end
	if (
		( DRTDados1_expected_prev[16] !== 1'bx ) && ( DRTDados1_prev[16] !== DRTDados1_expected_prev[16] )
		&& ((DRTDados1_expected_prev[16] !== last_DRTDados1_exp[16]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[16] = DRTDados1_expected_prev[16];
	end
	if (
		( DRTDados1_expected_prev[17] !== 1'bx ) && ( DRTDados1_prev[17] !== DRTDados1_expected_prev[17] )
		&& ((DRTDados1_expected_prev[17] !== last_DRTDados1_exp[17]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[17] = DRTDados1_expected_prev[17];
	end
	if (
		( DRTDados1_expected_prev[18] !== 1'bx ) && ( DRTDados1_prev[18] !== DRTDados1_expected_prev[18] )
		&& ((DRTDados1_expected_prev[18] !== last_DRTDados1_exp[18]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[18] = DRTDados1_expected_prev[18];
	end
	if (
		( DRTDados1_expected_prev[19] !== 1'bx ) && ( DRTDados1_prev[19] !== DRTDados1_expected_prev[19] )
		&& ((DRTDados1_expected_prev[19] !== last_DRTDados1_exp[19]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[19] = DRTDados1_expected_prev[19];
	end
	if (
		( DRTDados1_expected_prev[20] !== 1'bx ) && ( DRTDados1_prev[20] !== DRTDados1_expected_prev[20] )
		&& ((DRTDados1_expected_prev[20] !== last_DRTDados1_exp[20]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[20] = DRTDados1_expected_prev[20];
	end
	if (
		( DRTDados1_expected_prev[21] !== 1'bx ) && ( DRTDados1_prev[21] !== DRTDados1_expected_prev[21] )
		&& ((DRTDados1_expected_prev[21] !== last_DRTDados1_exp[21]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[21] = DRTDados1_expected_prev[21];
	end
	if (
		( DRTDados1_expected_prev[22] !== 1'bx ) && ( DRTDados1_prev[22] !== DRTDados1_expected_prev[22] )
		&& ((DRTDados1_expected_prev[22] !== last_DRTDados1_exp[22]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[22] = DRTDados1_expected_prev[22];
	end
	if (
		( DRTDados1_expected_prev[23] !== 1'bx ) && ( DRTDados1_prev[23] !== DRTDados1_expected_prev[23] )
		&& ((DRTDados1_expected_prev[23] !== last_DRTDados1_exp[23]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[23] = DRTDados1_expected_prev[23];
	end
	if (
		( DRTDados1_expected_prev[24] !== 1'bx ) && ( DRTDados1_prev[24] !== DRTDados1_expected_prev[24] )
		&& ((DRTDados1_expected_prev[24] !== last_DRTDados1_exp[24]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[24] = DRTDados1_expected_prev[24];
	end
	if (
		( DRTDados1_expected_prev[25] !== 1'bx ) && ( DRTDados1_prev[25] !== DRTDados1_expected_prev[25] )
		&& ((DRTDados1_expected_prev[25] !== last_DRTDados1_exp[25]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[25] = DRTDados1_expected_prev[25];
	end
	if (
		( DRTDados1_expected_prev[26] !== 1'bx ) && ( DRTDados1_prev[26] !== DRTDados1_expected_prev[26] )
		&& ((DRTDados1_expected_prev[26] !== last_DRTDados1_exp[26]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[26] = DRTDados1_expected_prev[26];
	end
	if (
		( DRTDados1_expected_prev[27] !== 1'bx ) && ( DRTDados1_prev[27] !== DRTDados1_expected_prev[27] )
		&& ((DRTDados1_expected_prev[27] !== last_DRTDados1_exp[27]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[27] = DRTDados1_expected_prev[27];
	end
	if (
		( DRTDados1_expected_prev[28] !== 1'bx ) && ( DRTDados1_prev[28] !== DRTDados1_expected_prev[28] )
		&& ((DRTDados1_expected_prev[28] !== last_DRTDados1_exp[28]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[28] = DRTDados1_expected_prev[28];
	end
	if (
		( DRTDados1_expected_prev[29] !== 1'bx ) && ( DRTDados1_prev[29] !== DRTDados1_expected_prev[29] )
		&& ((DRTDados1_expected_prev[29] !== last_DRTDados1_exp[29]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[29] = DRTDados1_expected_prev[29];
	end
	if (
		( DRTDados1_expected_prev[30] !== 1'bx ) && ( DRTDados1_prev[30] !== DRTDados1_expected_prev[30] )
		&& ((DRTDados1_expected_prev[30] !== last_DRTDados1_exp[30]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[30] = DRTDados1_expected_prev[30];
	end
	if (
		( DRTDados1_expected_prev[31] !== 1'bx ) && ( DRTDados1_prev[31] !== DRTDados1_expected_prev[31] )
		&& ((DRTDados1_expected_prev[31] !== last_DRTDados1_exp[31]) ||
			on_first_change[20])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port DRTDados1[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", DRTDados1_expected_prev);
		$display ("     Real value = %b", DRTDados1_prev);
		nummismatches = nummismatches + 1;
		on_first_change[20] = 1'b0;
		last_DRTDados1_exp[31] = DRTDados1_expected_prev[31];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module PipelineInit_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clock;
reg clock2;
// wires                                               
wire [3:0] ALUOperation;
wire [31:0] BInstruction;
wire [31:0] BPC;
wire [31:0] BproxPC;
wire [1:0] DCtrlBranch;
wire [1:0] DCtrlcontrolJump;
wire DCtrlEscreveMem;
wire DCtrlEscreveReg;
wire DCtrlExtent;
wire DCtrlMemParaReg;
wire [2:0] DCtrlopALU;
wire DCtrlOrigALU;
wire [1:0] DCtrlRegDst;
wire [31:0] DInstruction;
wire DJAL;
wire DJump;
wire [31:0] DJumpPC;
wire [31:0] DPC;
wire [31:0] DRSDados0;
wire [31:0] DRTDados1;
wire [31:0] EXA;
wire [31:0] EXB;
wire [1:0] EXBranch;
wire [2:0] EXopALU;
wire [31:0] EXULAA;
wire [31:0] EXULAB;
wire Flush;
wire [1:0] ForwardA;
wire [1:0] ForwardB;
wire Jump;
wire [1:0] MEMBranch;
wire MEMEscreveMem;
wire [31:0] MEMnPC;
wire [31:0] MEMReadValue;
wire MEMZero;
wire notOpSignal;
wire [31:0] OrigB;
wire OrigPC;
wire [31:0] outALU;
wire Stall;
wire [31:0] WBDadoDeRetorno;
wire WBEscreveReg;
wire WBMemParaReg;
wire Zero;

wire sampler;                             

// assign statements (if any)                          
PipelineInit i1 (
// port map - connection between master ports and signals/registers   
	.ALUOperation(ALUOperation),
	.BInstruction(BInstruction),
	.BPC(BPC),
	.BproxPC(BproxPC),
	.clock(clock),
	.clock2(clock2),
	.DCtrlBranch(DCtrlBranch),
	.DCtrlcontrolJump(DCtrlcontrolJump),
	.DCtrlEscreveMem(DCtrlEscreveMem),
	.DCtrlEscreveReg(DCtrlEscreveReg),
	.DCtrlExtent(DCtrlExtent),
	.DCtrlMemParaReg(DCtrlMemParaReg),
	.DCtrlopALU(DCtrlopALU),
	.DCtrlOrigALU(DCtrlOrigALU),
	.DCtrlRegDst(DCtrlRegDst),
	.DInstruction(DInstruction),
	.DJAL(DJAL),
	.DJump(DJump),
	.DJumpPC(DJumpPC),
	.DPC(DPC),
	.DRSDados0(DRSDados0),
	.DRTDados1(DRTDados1),
	.EXA(EXA),
	.EXB(EXB),
	.EXBranch(EXBranch),
	.EXopALU(EXopALU),
	.EXULAA(EXULAA),
	.EXULAB(EXULAB),
	.Flush(Flush),
	.ForwardA(ForwardA),
	.ForwardB(ForwardB),
	.Jump(Jump),
	.MEMBranch(MEMBranch),
	.MEMEscreveMem(MEMEscreveMem),
	.MEMnPC(MEMnPC),
	.MEMReadValue(MEMReadValue),
	.MEMZero(MEMZero),
	.notOpSignal(notOpSignal),
	.OrigB(OrigB),
	.OrigPC(OrigPC),
	.outALU(outALU),
	.Stall(Stall),
	.WBDadoDeRetorno(WBDadoDeRetorno),
	.WBEscreveReg(WBEscreveReg),
	.WBMemParaReg(WBMemParaReg),
	.Zero(Zero)
);

// clock
always
begin
	clock = 1'b0;
	clock = #5000 1'b1;
	#5000;
end 

// clock2
initial
begin
	clock2 = 1'b0;
	clock2 = #2500 1'b1;
	# 5000;
	repeat(99)
	begin
		clock2 = 1'b0;
		clock2 = #5000 1'b1;
		# 5000;
	end
	clock2 = 1'b0;
end 

PipelineInit_vlg_sample_tst tb_sample (
	.clock(clock),
	.clock2(clock2),
	.sampler_tx(sampler)
);

PipelineInit_vlg_check_tst tb_out(
	.ALUOperation(ALUOperation),
	.BInstruction(BInstruction),
	.BPC(BPC),
	.BproxPC(BproxPC),
	.DCtrlBranch(DCtrlBranch),
	.DCtrlcontrolJump(DCtrlcontrolJump),
	.DCtrlEscreveMem(DCtrlEscreveMem),
	.DCtrlEscreveReg(DCtrlEscreveReg),
	.DCtrlExtent(DCtrlExtent),
	.DCtrlMemParaReg(DCtrlMemParaReg),
	.DCtrlopALU(DCtrlopALU),
	.DCtrlOrigALU(DCtrlOrigALU),
	.DCtrlRegDst(DCtrlRegDst),
	.DInstruction(DInstruction),
	.DJAL(DJAL),
	.DJump(DJump),
	.DJumpPC(DJumpPC),
	.DPC(DPC),
	.DRSDados0(DRSDados0),
	.DRTDados1(DRTDados1),
	.EXA(EXA),
	.EXB(EXB),
	.EXBranch(EXBranch),
	.EXopALU(EXopALU),
	.EXULAA(EXULAA),
	.EXULAB(EXULAB),
	.Flush(Flush),
	.ForwardA(ForwardA),
	.ForwardB(ForwardB),
	.Jump(Jump),
	.MEMBranch(MEMBranch),
	.MEMEscreveMem(MEMEscreveMem),
	.MEMnPC(MEMnPC),
	.MEMReadValue(MEMReadValue),
	.MEMZero(MEMZero),
	.notOpSignal(notOpSignal),
	.OrigB(OrigB),
	.OrigPC(OrigPC),
	.outALU(outALU),
	.Stall(Stall),
	.WBDadoDeRetorno(WBDadoDeRetorno),
	.WBEscreveReg(WBEscreveReg),
	.WBMemParaReg(WBMemParaReg),
	.Zero(Zero),
	.sampler_rx(sampler)
);
endmodule

