
MCU-Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005080  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005190  08005190  00015190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051fc  080051fc  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  080051fc  080051fc  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051fc  080051fc  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051fc  080051fc  000151fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005200  08005200  00015200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08005204  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  200000d0  080052d4  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  080052d4  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2fc  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023cb  00000000  00000000  0002e3f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  000307c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c38  00000000  00000000  000314f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187af  00000000  00000000  00032130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8f2  00000000  00000000  0004a8df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b18c  00000000  00000000  000591d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e435d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aa0  00000000  00000000  000e43b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000d0 	.word	0x200000d0
 800012c:	00000000 	.word	0x00000000
 8000130:	08005178 	.word	0x08005178

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000d4 	.word	0x200000d4
 800014c:	08005178 	.word	0x08005178

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <isButtonPressed>:

// Khoi tao cac bien dem chu ki de xac dinh hai su kien co the xay ra cua nut nhan
int TimeOutForKeyPress[NUM_OF_BUTTONS] = {0};

// Xac dinh flag da duoc bao len gia tri 1
int isButtonPressed(int index) {
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000944:	4a09      	ldr	r2, [pc, #36]	; (800096c <isButtonPressed+0x30>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d106      	bne.n	800095e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000950:	4a06      	ldr	r2, [pc, #24]	; (800096c <isButtonPressed+0x30>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2100      	movs	r1, #0
 8000956:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800095a:	2301      	movs	r3, #1
 800095c:	e000      	b.n	8000960 <isButtonPressed+0x24>
	}
	return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	200000ec 	.word	0x200000ec

08000970 <subKeyProcess>:

// Set flag = 1
void subKeyProcess(int index){
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000978:	4a04      	ldr	r2, [pc, #16]	; (800098c <subKeyProcess+0x1c>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2101      	movs	r1, #1
 800097e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	200000ec 	.word	0x200000ec

08000990 <getKeyInput>:

// getKeyInput()
void getKeyInput() {
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_OF_BUTTONS; i++) {
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	e0a7      	b.n	8000aec <getKeyInput+0x15c>
		KeyReg0[i] = KeyReg1[i];	// Xu li chong rung
 800099c:	4a58      	ldr	r2, [pc, #352]	; (8000b00 <getKeyInput+0x170>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009a4:	4957      	ldr	r1, [pc, #348]	; (8000b04 <getKeyInput+0x174>)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80009ac:	4a56      	ldr	r2, [pc, #344]	; (8000b08 <getKeyInput+0x178>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009b4:	4952      	ldr	r1, [pc, #328]	; (8000b00 <getKeyInput+0x170>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// Doc cac tin hieu tu cac nut nhan
		if (i == 0) {
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d10a      	bne.n	80009d8 <getKeyInput+0x48>
			KeyReg2[i] = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin); // MODE
 80009c2:	2102      	movs	r1, #2
 80009c4:	4851      	ldr	r0, [pc, #324]	; (8000b0c <getKeyInput+0x17c>)
 80009c6:	f001 fe51 	bl	800266c <HAL_GPIO_ReadPin>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4619      	mov	r1, r3
 80009ce:	4a4e      	ldr	r2, [pc, #312]	; (8000b08 <getKeyInput+0x178>)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80009d6:	e01a      	b.n	8000a0e <getKeyInput+0x7e>
		}
		else if (i == 1) {
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d10a      	bne.n	80009f4 <getKeyInput+0x64>
			KeyReg2[i] = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin); // INC
 80009de:	2110      	movs	r1, #16
 80009e0:	484a      	ldr	r0, [pc, #296]	; (8000b0c <getKeyInput+0x17c>)
 80009e2:	f001 fe43 	bl	800266c <HAL_GPIO_ReadPin>
 80009e6:	4603      	mov	r3, r0
 80009e8:	4619      	mov	r1, r3
 80009ea:	4a47      	ldr	r2, [pc, #284]	; (8000b08 <getKeyInput+0x178>)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80009f2:	e00c      	b.n	8000a0e <getKeyInput+0x7e>
		}
		else if (i == 2) {
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d109      	bne.n	8000a0e <getKeyInput+0x7e>
			KeyReg2[i] = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin); // SET
 80009fa:	2101      	movs	r1, #1
 80009fc:	4844      	ldr	r0, [pc, #272]	; (8000b10 <getKeyInput+0x180>)
 80009fe:	f001 fe35 	bl	800266c <HAL_GPIO_ReadPin>
 8000a02:	4603      	mov	r3, r0
 8000a04:	4619      	mov	r1, r3
 8000a06:	4a40      	ldr	r2, [pc, #256]	; (8000b08 <getKeyInput+0x178>)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
//		else if (i == 3) {
//			KeyReg2[i] = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin); // PEDESTRIAN BUTTON
//		}
		// Xu li tin hieu
		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000a0e:	4a3c      	ldr	r2, [pc, #240]	; (8000b00 <getKeyInput+0x170>)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a16:	493b      	ldr	r1, [pc, #236]	; (8000b04 <getKeyInput+0x174>)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	d15a      	bne.n	8000ad8 <getKeyInput+0x148>
 8000a22:	4a37      	ldr	r2, [pc, #220]	; (8000b00 <getKeyInput+0x170>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a2a:	4937      	ldr	r1, [pc, #220]	; (8000b08 <getKeyInput+0x178>)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	d150      	bne.n	8000ad8 <getKeyInput+0x148>
			if (KeyReg3[i] != KeyReg2[i]){
 8000a36:	4a37      	ldr	r2, [pc, #220]	; (8000b14 <getKeyInput+0x184>)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a3e:	4932      	ldr	r1, [pc, #200]	; (8000b08 <getKeyInput+0x178>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d02c      	beq.n	8000aa4 <getKeyInput+0x114>
				KeyReg3[i] = KeyReg2[i];
 8000a4a:	4a2f      	ldr	r2, [pc, #188]	; (8000b08 <getKeyInput+0x178>)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a52:	4930      	ldr	r1, [pc, #192]	; (8000b14 <getKeyInput+0x184>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE){
 8000a5a:	4a2b      	ldr	r2, [pc, #172]	; (8000b08 <getKeyInput+0x178>)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d13e      	bne.n	8000ae4 <getKeyInput+0x154>
					subKeyProcess(i);	// Kich timer_flag[i] = 1;
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff ff82 	bl	8000970 <subKeyProcess>
					if (buttonlong_flag[i] == 0) {
 8000a6c:	4a2a      	ldr	r2, [pc, #168]	; (8000b18 <getKeyInput+0x188>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d10a      	bne.n	8000a8e <getKeyInput+0xfe>
						TimeOutForKeyPress[i] = longkeyPress / TIME_CYCLE; // Set thoi gian dieu kien cho su kien longkeyPress dien ra
 8000a78:	4b28      	ldr	r3, [pc, #160]	; (8000b1c <getKeyInput+0x18c>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4b28      	ldr	r3, [pc, #160]	; (8000b20 <getKeyInput+0x190>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	fb92 f2f3 	sdiv	r2, r2, r3
 8000a84:	4927      	ldr	r1, [pc, #156]	; (8000b24 <getKeyInput+0x194>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (KeyReg3[i] != KeyReg2[i]){
 8000a8c:	e02a      	b.n	8000ae4 <getKeyInput+0x154>
					}
					else {
						TimeOutForKeyPress[i] = change_statelongkey / TIME_CYCLE;  // Set thoi gian dieu kien cho nhung lan thay doi trang thai tiep theo
 8000a8e:	4b26      	ldr	r3, [pc, #152]	; (8000b28 <getKeyInput+0x198>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	4b23      	ldr	r3, [pc, #140]	; (8000b20 <getKeyInput+0x190>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	fb92 f2f3 	sdiv	r2, r2, r3
 8000a9a:	4922      	ldr	r1, [pc, #136]	; (8000b24 <getKeyInput+0x194>)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (KeyReg3[i] != KeyReg2[i]){
 8000aa2:	e01f      	b.n	8000ae4 <getKeyInput+0x154>
					}
				}
			} else {
				TimeOutForKeyPress[i]--;
 8000aa4:	4a1f      	ldr	r2, [pc, #124]	; (8000b24 <getKeyInput+0x194>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aac:	1e5a      	subs	r2, r3, #1
 8000aae:	491d      	ldr	r1, [pc, #116]	; (8000b24 <getKeyInput+0x194>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				// Neu sau khoang thoi gian TimeOutForKeyPress lan dau tien ma van con nhan giu button, thi buttonlong_flag[i] se bang 1, nguoc lai se bang 0
				if (TimeOutForKeyPress[i] == 0){
 8000ab6:	4a1b      	ldr	r2, [pc, #108]	; (8000b24 <getKeyInput+0x194>)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d110      	bne.n	8000ae4 <getKeyInput+0x154>
					KeyReg3[i] = NORMAL_STATE;
 8000ac2:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <getKeyInput+0x184>)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					buttonlong_flag[i] = 1;
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <getKeyInput+0x188>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if (KeyReg3[i] != KeyReg2[i]){
 8000ad6:	e005      	b.n	8000ae4 <getKeyInput+0x154>
				}
			}
		}
		else {
			buttonlong_flag[i] = 0;
 8000ad8:	4a0f      	ldr	r2, [pc, #60]	; (8000b18 <getKeyInput+0x188>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2100      	movs	r1, #0
 8000ade:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000ae2:	e000      	b.n	8000ae6 <getKeyInput+0x156>
			if (KeyReg3[i] != KeyReg2[i]){
 8000ae4:	bf00      	nop
	for (int i = 0; i < NUM_OF_BUTTONS; i++) {
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b03      	cmp	r3, #3
 8000af0:	f77f af54 	ble.w	800099c <getKeyInput+0xc>
		}
	}
}
 8000af4:	bf00      	nop
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000018 	.word	0x20000018
 8000b04:	20000008 	.word	0x20000008
 8000b08:	20000028 	.word	0x20000028
 8000b0c:	40010800 	.word	0x40010800
 8000b10:	40010c00 	.word	0x40010c00
 8000b14:	20000038 	.word	0x20000038
 8000b18:	200000fc 	.word	0x200000fc
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000260 	.word	0x20000260
 8000b24:	2000010c 	.word	0x2000010c
 8000b28:	20000004 	.word	0x20000004

08000b2c <redl_greenp>:
#include "display.h"

UART_HandleTypeDef huart2;

// Display traffic light
void redl_greenp() {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b36:	480a      	ldr	r0, [pc, #40]	; (8000b60 <redl_greenp+0x34>)
 8000b38:	f001 fdaf 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	2108      	movs	r1, #8
 8000b40:	4808      	ldr	r0, [pc, #32]	; (8000b64 <redl_greenp+0x38>)
 8000b42:	f001 fdaa 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000b46:	2201      	movs	r2, #1
 8000b48:	2120      	movs	r1, #32
 8000b4a:	4806      	ldr	r0, [pc, #24]	; (8000b64 <redl_greenp+0x38>)
 8000b4c:	f001 fda5 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2110      	movs	r1, #16
 8000b54:	4803      	ldr	r0, [pc, #12]	; (8000b64 <redl_greenp+0x38>)
 8000b56:	f001 fda0 	bl	800269a <HAL_GPIO_WritePin>
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40010800 	.word	0x40010800
 8000b64:	40010c00 	.word	0x40010c00

08000b68 <redl_yellowp>:

void redl_yellowp() {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	480a      	ldr	r0, [pc, #40]	; (8000b9c <redl_yellowp+0x34>)
 8000b74:	f001 fd91 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2108      	movs	r1, #8
 8000b7c:	4808      	ldr	r0, [pc, #32]	; (8000ba0 <redl_yellowp+0x38>)
 8000b7e:	f001 fd8c 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2120      	movs	r1, #32
 8000b86:	4806      	ldr	r0, [pc, #24]	; (8000ba0 <redl_yellowp+0x38>)
 8000b88:	f001 fd87 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2110      	movs	r1, #16
 8000b90:	4803      	ldr	r0, [pc, #12]	; (8000ba0 <redl_yellowp+0x38>)
 8000b92:	f001 fd82 	bl	800269a <HAL_GPIO_WritePin>
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40010800 	.word	0x40010800
 8000ba0:	40010c00 	.word	0x40010c00

08000ba4 <redp_greenl>:

void redp_greenl() {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bae:	480a      	ldr	r0, [pc, #40]	; (8000bd8 <redp_greenl+0x34>)
 8000bb0:	f001 fd73 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	4808      	ldr	r0, [pc, #32]	; (8000bdc <redp_greenl+0x38>)
 8000bba:	f001 fd6e 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2120      	movs	r1, #32
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <redp_greenl+0x38>)
 8000bc4:	f001 fd69 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2110      	movs	r1, #16
 8000bcc:	4803      	ldr	r0, [pc, #12]	; (8000bdc <redp_greenl+0x38>)
 8000bce:	f001 fd64 	bl	800269a <HAL_GPIO_WritePin>
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40010800 	.word	0x40010800
 8000bdc:	40010c00 	.word	0x40010c00

08000be0 <redp_yellowl>:

void redp_yellowl() {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bea:	480a      	ldr	r0, [pc, #40]	; (8000c14 <redp_yellowl+0x34>)
 8000bec:	f001 fd55 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2108      	movs	r1, #8
 8000bf4:	4808      	ldr	r0, [pc, #32]	; (8000c18 <redp_yellowl+0x38>)
 8000bf6:	f001 fd50 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2120      	movs	r1, #32
 8000bfe:	4806      	ldr	r0, [pc, #24]	; (8000c18 <redp_yellowl+0x38>)
 8000c00:	f001 fd4b 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	2110      	movs	r1, #16
 8000c08:	4803      	ldr	r0, [pc, #12]	; (8000c18 <redp_yellowl+0x38>)
 8000c0a:	f001 fd46 	bl	800269a <HAL_GPIO_WritePin>
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40010800 	.word	0x40010800
 8000c18:	40010c00 	.word	0x40010c00

08000c1c <toggle_red>:

void toggle_red() {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000c20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c24:	4809      	ldr	r0, [pc, #36]	; (8000c4c <toggle_red+0x30>)
 8000c26:	f001 fd50 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	4808      	ldr	r0, [pc, #32]	; (8000c50 <toggle_red+0x34>)
 8000c30:	f001 fd33 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 8000c34:	2120      	movs	r1, #32
 8000c36:	4806      	ldr	r0, [pc, #24]	; (8000c50 <toggle_red+0x34>)
 8000c38:	f001 fd47 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2110      	movs	r1, #16
 8000c40:	4803      	ldr	r0, [pc, #12]	; (8000c50 <toggle_red+0x34>)
 8000c42:	f001 fd2a 	bl	800269a <HAL_GPIO_WritePin>
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40010800 	.word	0x40010800
 8000c50:	40010c00 	.word	0x40010c00

08000c54 <toggle_yellow>:

void toggle_yellow() {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000c58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c5c:	4808      	ldr	r0, [pc, #32]	; (8000c80 <toggle_yellow+0x2c>)
 8000c5e:	f001 fd34 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8000c62:	2108      	movs	r1, #8
 8000c64:	4807      	ldr	r0, [pc, #28]	; (8000c84 <toggle_yellow+0x30>)
 8000c66:	f001 fd30 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 8000c6a:	2120      	movs	r1, #32
 8000c6c:	4805      	ldr	r0, [pc, #20]	; (8000c84 <toggle_yellow+0x30>)
 8000c6e:	f001 fd2c 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 8000c72:	2110      	movs	r1, #16
 8000c74:	4803      	ldr	r0, [pc, #12]	; (8000c84 <toggle_yellow+0x30>)
 8000c76:	f001 fd28 	bl	80026ca <HAL_GPIO_TogglePin>
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40010800 	.word	0x40010800
 8000c84:	40010c00 	.word	0x40010c00

08000c88 <toggle_green>:

void toggle_green() {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8000c8c:	2108      	movs	r1, #8
 8000c8e:	480a      	ldr	r0, [pc, #40]	; (8000cb8 <toggle_green+0x30>)
 8000c90:	f001 fd1b 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c9a:	4808      	ldr	r0, [pc, #32]	; (8000cbc <toggle_green+0x34>)
 8000c9c:	f001 fcfd 	bl	800269a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 8000ca0:	2110      	movs	r1, #16
 8000ca2:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <toggle_green+0x30>)
 8000ca4:	f001 fd11 	bl	80026ca <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	2120      	movs	r1, #32
 8000cac:	4802      	ldr	r0, [pc, #8]	; (8000cb8 <toggle_green+0x30>)
 8000cae:	f001 fcf4 	bl	800269a <HAL_GPIO_WritePin>
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40010c00 	.word	0x40010c00
 8000cbc:	40010800 	.word	0x40010800

08000cc0 <display>:


void display(int counter, UART_HandleTypeDef huart2) {
 8000cc0:	b084      	sub	sp, #16
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b084      	sub	sp, #16
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
 8000cca:	f107 001c 	add.w	r0, r7, #28
 8000cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int t = counter / 10;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a14      	ldr	r2, [pc, #80]	; (8000d28 <display+0x68>)
 8000cd6:	fb82 1203 	smull	r1, r2, r2, r3
 8000cda:	1092      	asrs	r2, r2, #2
 8000cdc:	17db      	asrs	r3, r3, #31
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	60fb      	str	r3, [r7, #12]
	int u = counter % 10;
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <display+0x68>)
 8000ce6:	fb83 1302 	smull	r1, r3, r3, r2
 8000cea:	1099      	asrs	r1, r3, #2
 8000cec:	17d3      	asrs	r3, r2, #31
 8000cee:	1ac9      	subs	r1, r1, r3
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "!7SEG=%u%u#\r\n", t, u), 1000);
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	490a      	ldr	r1, [pc, #40]	; (8000d2c <display+0x6c>)
 8000d02:	480b      	ldr	r0, [pc, #44]	; (8000d30 <display+0x70>)
 8000d04:	f003 fdfe 	bl	8004904 <siprintf>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	b29a      	uxth	r2, r3
 8000d0c:	f107 001c 	add.w	r0, r7, #28
 8000d10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d14:	4906      	ldr	r1, [pc, #24]	; (8000d30 <display+0x70>)
 8000d16:	f003 f8d8 	bl	8003eca <HAL_UART_Transmit>
}
 8000d1a:	bf00      	nop
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr
 8000d28:	66666667 	.word	0x66666667
 8000d2c:	08005190 	.word	0x08005190
 8000d30:	2000019c 	.word	0x2000019c

08000d34 <update>:

int indexL, indexP;
void update() {
 8000d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d36:	b091      	sub	sp, #68	; 0x44
 8000d38:	af0e      	add	r7, sp, #56	; 0x38
	if (indexL != -1)
 8000d3a:	4b1d      	ldr	r3, [pc, #116]	; (8000db0 <update+0x7c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d42:	d015      	beq.n	8000d70 <update+0x3c>
		display(indexL, huart2);
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <update+0x7c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	4e1a      	ldr	r6, [pc, #104]	; (8000db4 <update+0x80>)
 8000d4c:	466d      	mov	r5, sp
 8000d4e:	f106 040c 	add.w	r4, r6, #12
 8000d52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d5e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d62:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d66:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff ffa8 	bl	8000cc0 <display>
	if (indexP != -1)
 8000d70:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <update+0x84>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d78:	d015      	beq.n	8000da6 <update+0x72>
		display(indexP, huart2);
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <update+0x84>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	4e0c      	ldr	r6, [pc, #48]	; (8000db4 <update+0x80>)
 8000d82:	466d      	mov	r5, sp
 8000d84:	f106 040c 	add.w	r4, r6, #12
 8000d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d98:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d9c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff ff8d 	bl	8000cc0 <display>
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000154 	.word	0x20000154
 8000db4:	20000158 	.word	0x20000158
 8000db8:	20000150 	.word	0x20000150

08000dbc <updateClockBufferMode1>:


int counterL = 1, counterP = 1;
void updateClockBufferMode1() {
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
	// Cap nhat gia tri thoi gian vao trong clockBuffer
	// Doi voi Landscape
	/* Den RED-Landscape sang (dem nguoc tu RED-1 -> 0) */
	if (counterL <= RED) {
 8000dc0:	4b44      	ldr	r3, [pc, #272]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b44      	ldr	r3, [pc, #272]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	dc07      	bgt.n	8000ddc <updateClockBufferMode1+0x20>
		indexL = RED - counterL;
 8000dcc:	4b42      	ldr	r3, [pc, #264]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b40      	ldr	r3, [pc, #256]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	4a41      	ldr	r2, [pc, #260]	; (8000edc <updateClockBufferMode1+0x120>)
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e020      	b.n	8000e1e <updateClockBufferMode1+0x62>
	}
	/* Den GREEN-Landscape sang (dem nguoc tu GREEN-1 -> 0) */
	else if (counterL <= (RED + GREEN)) {
 8000ddc:	4b3e      	ldr	r3, [pc, #248]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4b3f      	ldr	r3, [pc, #252]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	441a      	add	r2, r3
 8000de6:	4b3b      	ldr	r3, [pc, #236]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	db0a      	blt.n	8000e04 <updateClockBufferMode1+0x48>
		indexL = RED + GREEN - counterL;
 8000dee:	4b3a      	ldr	r3, [pc, #232]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4b3b      	ldr	r3, [pc, #236]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	441a      	add	r2, r3
 8000df8:	4b36      	ldr	r3, [pc, #216]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	4a37      	ldr	r2, [pc, #220]	; (8000edc <updateClockBufferMode1+0x120>)
 8000e00:	6013      	str	r3, [r2, #0]
 8000e02:	e00c      	b.n	8000e1e <updateClockBufferMode1+0x62>
	}
	/* Den YELLOW-Landscape sang (dem nguoc tu YELLOW-1 -> 0) */
	else {
		indexL = RED + GREEN + YELLOW - counterL;
 8000e04:	4b34      	ldr	r3, [pc, #208]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b35      	ldr	r3, [pc, #212]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	441a      	add	r2, r3
 8000e0e:	4b35      	ldr	r3, [pc, #212]	; (8000ee4 <updateClockBufferMode1+0x128>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	441a      	add	r2, r3
 8000e14:	4b2f      	ldr	r3, [pc, #188]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	4a30      	ldr	r2, [pc, #192]	; (8000edc <updateClockBufferMode1+0x120>)
 8000e1c:	6013      	str	r3, [r2, #0]
	}
	counterL++;
 8000e1e:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	3301      	adds	r3, #1
 8000e24:	4a2b      	ldr	r2, [pc, #172]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000e26:	6013      	str	r3, [r2, #0]
	/* Neu thoi gian YELLOW-Landscape ket thuc, quay tro lai setup thoi gian cho RED-Landscape sang lai */
	if (counterL > RED + YELLOW + GREEN) counterL = 1;
 8000e28:	4b2b      	ldr	r3, [pc, #172]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ee4 <updateClockBufferMode1+0x128>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	441a      	add	r2, r3
 8000e32:	4b2b      	ldr	r3, [pc, #172]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	441a      	add	r2, r3
 8000e38:	4b26      	ldr	r3, [pc, #152]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	da02      	bge.n	8000e46 <updateClockBufferMode1+0x8a>
 8000e40:	4b24      	ldr	r3, [pc, #144]	; (8000ed4 <updateClockBufferMode1+0x118>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	601a      	str	r2, [r3, #0]


	// Doi voi 2 LED 7-SEG Portrait
	/* Den GREEN-Portrait sang (dem nguoc tu GREEN-1 -> 0) */
	if (counterP <= GREEN) {
 8000e46:	4b28      	ldr	r3, [pc, #160]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	4b25      	ldr	r3, [pc, #148]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	dc07      	bgt.n	8000e62 <updateClockBufferMode1+0xa6>
		indexP = GREEN - counterP;
 8000e52:	4b23      	ldr	r3, [pc, #140]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	4b24      	ldr	r3, [pc, #144]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	4a23      	ldr	r2, [pc, #140]	; (8000eec <updateClockBufferMode1+0x130>)
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	e020      	b.n	8000ea4 <updateClockBufferMode1+0xe8>
	}
	/* Den YELLOW-Portrait sang (dem nguoc tu YELLOW-1 -> 0) */
	else if (counterP <= (YELLOW + GREEN)) {
 8000e62:	4b20      	ldr	r3, [pc, #128]	; (8000ee4 <updateClockBufferMode1+0x128>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	441a      	add	r2, r3
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	db0a      	blt.n	8000e8a <updateClockBufferMode1+0xce>
		indexP = YELLOW + GREEN - counterP;
 8000e74:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <updateClockBufferMode1+0x128>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b19      	ldr	r3, [pc, #100]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	441a      	add	r2, r3
 8000e7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	4a19      	ldr	r2, [pc, #100]	; (8000eec <updateClockBufferMode1+0x130>)
 8000e86:	6013      	str	r3, [r2, #0]
 8000e88:	e00c      	b.n	8000ea4 <updateClockBufferMode1+0xe8>
	}
	/* Den RED-Portrait sang (dem nguoc tu RED-1 -> 0) */
	else {
		indexP = RED + GREEN + YELLOW - counterP;
 8000e8a:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	441a      	add	r2, r3
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <updateClockBufferMode1+0x128>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	441a      	add	r2, r3
 8000e9a:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	4a12      	ldr	r2, [pc, #72]	; (8000eec <updateClockBufferMode1+0x130>)
 8000ea2:	6013      	str	r3, [r2, #0]
	}
	counterP++;
 8000ea4:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000eac:	6013      	str	r3, [r2, #0]
	/* Neu thoi gian RED-Portrait ket thuc, quay tro lai setup thoi gian cho GREEN-Portrait sang lai */
	if (counterP > RED + YELLOW + GREEN) counterP = 1;
 8000eae:	4b0a      	ldr	r3, [pc, #40]	; (8000ed8 <updateClockBufferMode1+0x11c>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <updateClockBufferMode1+0x128>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	441a      	add	r2, r3
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <updateClockBufferMode1+0x124>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	441a      	add	r2, r3
 8000ebe:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	da02      	bge.n	8000ecc <updateClockBufferMode1+0x110>
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <updateClockBufferMode1+0x12c>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	601a      	str	r2, [r3, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr
 8000ed4:	20000048 	.word	0x20000048
 8000ed8:	20000054 	.word	0x20000054
 8000edc:	20000154 	.word	0x20000154
 8000ee0:	2000005c 	.word	0x2000005c
 8000ee4:	20000058 	.word	0x20000058
 8000ee8:	2000004c 	.word	0x2000004c
 8000eec:	20000150 	.word	0x20000150

08000ef0 <updateClockBufferRed>:

void updateClockBufferRed() {
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
	// Hien thi value RED
	indexL = RED;
 8000ef4:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <updateClockBufferRed+0x1c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a05      	ldr	r2, [pc, #20]	; (8000f10 <updateClockBufferRed+0x20>)
 8000efa:	6013      	str	r3, [r2, #0]
	indexP = -1;
 8000efc:	4b05      	ldr	r3, [pc, #20]	; (8000f14 <updateClockBufferRed+0x24>)
 8000efe:	f04f 32ff 	mov.w	r2, #4294967295
 8000f02:	601a      	str	r2, [r3, #0]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	20000054 	.word	0x20000054
 8000f10:	20000154 	.word	0x20000154
 8000f14:	20000150 	.word	0x20000150

08000f18 <updateClockBufferYellow>:

void updateClockBufferYellow() {
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
	// Hien thi value YELLOW
	indexL = YELLOW;
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <updateClockBufferYellow+0x1c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a05      	ldr	r2, [pc, #20]	; (8000f38 <updateClockBufferYellow+0x20>)
 8000f22:	6013      	str	r3, [r2, #0]
	indexP = -1;
 8000f24:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <updateClockBufferYellow+0x24>)
 8000f26:	f04f 32ff 	mov.w	r2, #4294967295
 8000f2a:	601a      	str	r2, [r3, #0]
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	20000058 	.word	0x20000058
 8000f38:	20000154 	.word	0x20000154
 8000f3c:	20000150 	.word	0x20000150

08000f40 <updateClockBufferGreen>:

void updateClockBufferGreen() {
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	// Hien thi value GREEN
	indexL = GREEN;
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <updateClockBufferGreen+0x1c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <updateClockBufferGreen+0x20>)
 8000f4a:	6013      	str	r3, [r2, #0]
	indexP = -1;
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <updateClockBufferGreen+0x24>)
 8000f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f52:	601a      	str	r2, [r3, #0]
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	2000005c 	.word	0x2000005c
 8000f60:	20000154 	.word	0x20000154
 8000f64:	20000150 	.word	0x20000150

08000f68 <fsm_traffic_light>:

#include "fsm_traffic_light.h"

int man_status = 1;

void fsm_traffic_light() {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
	switch(status){
 8000f6e:	4bbe      	ldr	r3, [pc, #760]	; (8001268 <fsm_traffic_light+0x300>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b21      	cmp	r3, #33	; 0x21
 8000f74:	f200 834b 	bhi.w	800160e <fsm_traffic_light+0x6a6>
 8000f78:	a201      	add	r2, pc, #4	; (adr r2, 8000f80 <fsm_traffic_light+0x18>)
 8000f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f7e:	bf00      	nop
 8000f80:	08001009 	.word	0x08001009
 8000f84:	08001011 	.word	0x08001011
 8000f88:	08001289 	.word	0x08001289
 8000f8c:	080013b9 	.word	0x080013b9
 8000f90:	0800160f 	.word	0x0800160f
 8000f94:	0800160f 	.word	0x0800160f
 8000f98:	0800160f 	.word	0x0800160f
 8000f9c:	0800160f 	.word	0x0800160f
 8000fa0:	0800160f 	.word	0x0800160f
 8000fa4:	0800160f 	.word	0x0800160f
 8000fa8:	0800160f 	.word	0x0800160f
 8000fac:	08001111 	.word	0x08001111
 8000fb0:	08001167 	.word	0x08001167
 8000fb4:	080011bd 	.word	0x080011bd
 8000fb8:	08001213 	.word	0x08001213
 8000fbc:	0800160f 	.word	0x0800160f
 8000fc0:	0800160f 	.word	0x0800160f
 8000fc4:	0800160f 	.word	0x0800160f
 8000fc8:	0800160f 	.word	0x0800160f
 8000fcc:	0800160f 	.word	0x0800160f
 8000fd0:	0800160f 	.word	0x0800160f
 8000fd4:	080012a9 	.word	0x080012a9
 8000fd8:	080012ed 	.word	0x080012ed
 8000fdc:	08001331 	.word	0x08001331
 8000fe0:	08001375 	.word	0x08001375
 8000fe4:	0800160f 	.word	0x0800160f
 8000fe8:	0800160f 	.word	0x0800160f
 8000fec:	0800160f 	.word	0x0800160f
 8000ff0:	0800160f 	.word	0x0800160f
 8000ff4:	0800160f 	.word	0x0800160f
 8000ff8:	0800160f 	.word	0x0800160f
 8000ffc:	080013e3 	.word	0x080013e3
 8001000:	08001485 	.word	0x08001485
 8001004:	08001569 	.word	0x08001569

//----------------------------------------------------------------------------------------------
// MODE INIT
	case INIT:
		// Chuyen ve trang thai mode 1
		status = MODE1;
 8001008:	4b97      	ldr	r3, [pc, #604]	; (8001268 <fsm_traffic_light+0x300>)
 800100a:	2201      	movs	r2, #1
 800100c:	601a      	str	r2, [r3, #0]
		break;
 800100e:	e315      	b.n	800163c <fsm_traffic_light+0x6d4>

//----------------------------------------------------------------------------------------------
// MODE 1: AUTOMATIC MODE
	case MODE1:
		// Chuyen ve trang thai period AUTO_REDL_GREENP
		switch(man_status) {
 8001010:	4b96      	ldr	r3, [pc, #600]	; (800126c <fsm_traffic_light+0x304>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3b01      	subs	r3, #1
 8001016:	2b03      	cmp	r3, #3
 8001018:	d86c      	bhi.n	80010f4 <fsm_traffic_light+0x18c>
 800101a:	a201      	add	r2, pc, #4	; (adr r2, 8001020 <fsm_traffic_light+0xb8>)
 800101c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001020:	08001031 	.word	0x08001031
 8001024:	08001059 	.word	0x08001059
 8001028:	08001089 	.word	0x08001089
 800102c:	080010b9 	.word	0x080010b9
		// Xac dinh trang thai manual set lan gan nhat de setup sang trang thai auto tuong ung
		// Setup ban dau va cap nhat gia tri
		case 1:	// AUTO_REDL_GREENP
			status = AUTO_REDL_GREENP;
 8001030:	4b8d      	ldr	r3, [pc, #564]	; (8001268 <fsm_traffic_light+0x300>)
 8001032:	220b      	movs	r2, #11
 8001034:	601a      	str	r2, [r3, #0]
			setTimer(0, GREEN * 1000);	// Timer
 8001036:	4b8e      	ldr	r3, [pc, #568]	; (8001270 <fsm_traffic_light+0x308>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800103e:	fb02 f303 	mul.w	r3, r2, r3
 8001042:	4619      	mov	r1, r3
 8001044:	2000      	movs	r0, #0
 8001046:	f000 fd6d 	bl	8001b24 <setTimer>
			counterL = 1;
 800104a:	4b8a      	ldr	r3, [pc, #552]	; (8001274 <fsm_traffic_light+0x30c>)
 800104c:	2201      	movs	r2, #1
 800104e:	601a      	str	r2, [r3, #0]
			counterP = 1;
 8001050:	4b89      	ldr	r3, [pc, #548]	; (8001278 <fsm_traffic_light+0x310>)
 8001052:	2201      	movs	r2, #1
 8001054:	601a      	str	r2, [r3, #0]
			break;
 8001056:	e04e      	b.n	80010f6 <fsm_traffic_light+0x18e>
		case 2: // AUTO_REDL_YELLOWP
			status = AUTO_REDL_YELLOWP;
 8001058:	4b83      	ldr	r3, [pc, #524]	; (8001268 <fsm_traffic_light+0x300>)
 800105a:	220c      	movs	r2, #12
 800105c:	601a      	str	r2, [r3, #0]
			setTimer(0, YELLOW * 1000);	// Timer
 800105e:	4b87      	ldr	r3, [pc, #540]	; (800127c <fsm_traffic_light+0x314>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001066:	fb02 f303 	mul.w	r3, r2, r3
 800106a:	4619      	mov	r1, r3
 800106c:	2000      	movs	r0, #0
 800106e:	f000 fd59 	bl	8001b24 <setTimer>
			counterL = GREEN + 1;
 8001072:	4b7f      	ldr	r3, [pc, #508]	; (8001270 <fsm_traffic_light+0x308>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	3301      	adds	r3, #1
 8001078:	4a7e      	ldr	r2, [pc, #504]	; (8001274 <fsm_traffic_light+0x30c>)
 800107a:	6013      	str	r3, [r2, #0]
			counterP = GREEN + 1;
 800107c:	4b7c      	ldr	r3, [pc, #496]	; (8001270 <fsm_traffic_light+0x308>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	4a7d      	ldr	r2, [pc, #500]	; (8001278 <fsm_traffic_light+0x310>)
 8001084:	6013      	str	r3, [r2, #0]
			break;
 8001086:	e036      	b.n	80010f6 <fsm_traffic_light+0x18e>
		case 3: // AUTO_REDP_GREENL
			status = AUTO_REDP_GREENL;
 8001088:	4b77      	ldr	r3, [pc, #476]	; (8001268 <fsm_traffic_light+0x300>)
 800108a:	220d      	movs	r2, #13
 800108c:	601a      	str	r2, [r3, #0]
			setTimer(0, GREEN * 1000);	// Timer
 800108e:	4b78      	ldr	r3, [pc, #480]	; (8001270 <fsm_traffic_light+0x308>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001096:	fb02 f303 	mul.w	r3, r2, r3
 800109a:	4619      	mov	r1, r3
 800109c:	2000      	movs	r0, #0
 800109e:	f000 fd41 	bl	8001b24 <setTimer>
			counterL = RED + 1;
 80010a2:	4b77      	ldr	r3, [pc, #476]	; (8001280 <fsm_traffic_light+0x318>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	3301      	adds	r3, #1
 80010a8:	4a72      	ldr	r2, [pc, #456]	; (8001274 <fsm_traffic_light+0x30c>)
 80010aa:	6013      	str	r3, [r2, #0]
			counterP = RED + 1;
 80010ac:	4b74      	ldr	r3, [pc, #464]	; (8001280 <fsm_traffic_light+0x318>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	3301      	adds	r3, #1
 80010b2:	4a71      	ldr	r2, [pc, #452]	; (8001278 <fsm_traffic_light+0x310>)
 80010b4:	6013      	str	r3, [r2, #0]
			break;
 80010b6:	e01e      	b.n	80010f6 <fsm_traffic_light+0x18e>
		case 4: // AUTO_REDP_YELLOWL
			status = AUTO_REDP_YELLOWL;
 80010b8:	4b6b      	ldr	r3, [pc, #428]	; (8001268 <fsm_traffic_light+0x300>)
 80010ba:	220e      	movs	r2, #14
 80010bc:	601a      	str	r2, [r3, #0]
			setTimer(0, YELLOW * 1000); // Timer
 80010be:	4b6f      	ldr	r3, [pc, #444]	; (800127c <fsm_traffic_light+0x314>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010c6:	fb02 f303 	mul.w	r3, r2, r3
 80010ca:	4619      	mov	r1, r3
 80010cc:	2000      	movs	r0, #0
 80010ce:	f000 fd29 	bl	8001b24 <setTimer>
			counterL = RED + GREEN + 1;
 80010d2:	4b6b      	ldr	r3, [pc, #428]	; (8001280 <fsm_traffic_light+0x318>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	4b66      	ldr	r3, [pc, #408]	; (8001270 <fsm_traffic_light+0x308>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4413      	add	r3, r2
 80010dc:	3301      	adds	r3, #1
 80010de:	4a65      	ldr	r2, [pc, #404]	; (8001274 <fsm_traffic_light+0x30c>)
 80010e0:	6013      	str	r3, [r2, #0]
			counterP = RED + GREEN + 1;
 80010e2:	4b67      	ldr	r3, [pc, #412]	; (8001280 <fsm_traffic_light+0x318>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	4b62      	ldr	r3, [pc, #392]	; (8001270 <fsm_traffic_light+0x308>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4413      	add	r3, r2
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a62      	ldr	r2, [pc, #392]	; (8001278 <fsm_traffic_light+0x310>)
 80010f0:	6013      	str	r3, [r2, #0]
			break;
 80010f2:	e000      	b.n	80010f6 <fsm_traffic_light+0x18e>
		default:
			break;
 80010f4:	bf00      	nop
		}
		// Set Timer
		setTimer(1, 1000);			// Timer updateClockBufferMode1
 80010f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010fa:	2001      	movs	r0, #1
 80010fc:	f000 fd12 	bl	8001b24 <setTimer>
		clearTimer(2);				// O mode 1 khong su dung Timer cho blinking LED
 8001100:	2002      	movs	r0, #2
 8001102:	f000 fd2d 	bl	8001b60 <clearTimer>
		// Hien thi ra UART
		updateClockBufferMode1();
 8001106:	f7ff fe59 	bl	8000dbc <updateClockBufferMode1>
		update();
 800110a:	f7ff fe13 	bl	8000d34 <update>
		break;
 800110e:	e295      	b.n	800163c <fsm_traffic_light+0x6d4>

	case AUTO_REDL_GREENP:
		// Setup cho den Landscape_RED va Portrait_GREEN sang
		redl_greenp();
 8001110:	f7ff fd0c 	bl	8000b2c <redl_greenp>
		// Neu timer_flag[0] == 1, chuyen den trang thai AUTO_REDL_YELLOWP dong thoi setTimer cho truong hop ke tiep
		if (timer_flag[0] == 1) {
 8001114:	4b5b      	ldr	r3, [pc, #364]	; (8001284 <fsm_traffic_light+0x31c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d10c      	bne.n	8001136 <fsm_traffic_light+0x1ce>
			status = AUTO_REDL_YELLOWP;
 800111c:	4b52      	ldr	r3, [pc, #328]	; (8001268 <fsm_traffic_light+0x300>)
 800111e:	220c      	movs	r2, #12
 8001120:	601a      	str	r2, [r3, #0]
			setTimer(0, YELLOW * 1000);
 8001122:	4b56      	ldr	r3, [pc, #344]	; (800127c <fsm_traffic_light+0x314>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800112a:	fb02 f303 	mul.w	r3, r2, r3
 800112e:	4619      	mov	r1, r3
 8001130:	2000      	movs	r0, #0
 8001132:	f000 fcf7 	bl	8001b24 <setTimer>
		}
		// Neu timer_flag[1] == 1, update gia tri thoi gian dem nguoc va setTimer lai
		if (timer_flag[1] == 1) {
 8001136:	4b53      	ldr	r3, [pc, #332]	; (8001284 <fsm_traffic_light+0x31c>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d108      	bne.n	8001150 <fsm_traffic_light+0x1e8>
			updateClockBufferMode1();
 800113e:	f7ff fe3d 	bl	8000dbc <updateClockBufferMode1>
			update();
 8001142:	f7ff fdf7 	bl	8000d34 <update>
			setTimer(1, 1000);
 8001146:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800114a:	2001      	movs	r0, #1
 800114c:	f000 fcea 	bl	8001b24 <setTimer>
		}
		// Neu nhan nut MODE, he thong chuyen sang mode 2
		if (isButtonPressed(0) == 1) {
 8001150:	2000      	movs	r0, #0
 8001152:	f7ff fbf3 	bl	800093c <isButtonPressed>
 8001156:	4603      	mov	r3, r0
 8001158:	2b01      	cmp	r3, #1
 800115a:	f040 825a 	bne.w	8001612 <fsm_traffic_light+0x6aa>
			status = MODE2;
 800115e:	4b42      	ldr	r3, [pc, #264]	; (8001268 <fsm_traffic_light+0x300>)
 8001160:	2202      	movs	r2, #2
 8001162:	601a      	str	r2, [r3, #0]
		}
		break;
 8001164:	e255      	b.n	8001612 <fsm_traffic_light+0x6aa>

	case AUTO_REDL_YELLOWP:
		// Setup cho den Landscape_RED va Portrait_YELLOW sang
		redl_yellowp();
 8001166:	f7ff fcff 	bl	8000b68 <redl_yellowp>
		// Neu timer_flag[0] == 1, chuyen den trang thai AUTO_REDP_GREENL dong thoi setTimer cho truong hop ke tiep
		if (timer_flag[0] == 1) {
 800116a:	4b46      	ldr	r3, [pc, #280]	; (8001284 <fsm_traffic_light+0x31c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d10c      	bne.n	800118c <fsm_traffic_light+0x224>
			status = AUTO_REDP_GREENL;
 8001172:	4b3d      	ldr	r3, [pc, #244]	; (8001268 <fsm_traffic_light+0x300>)
 8001174:	220d      	movs	r2, #13
 8001176:	601a      	str	r2, [r3, #0]
			setTimer(0, GREEN * 1000);
 8001178:	4b3d      	ldr	r3, [pc, #244]	; (8001270 <fsm_traffic_light+0x308>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001180:	fb02 f303 	mul.w	r3, r2, r3
 8001184:	4619      	mov	r1, r3
 8001186:	2000      	movs	r0, #0
 8001188:	f000 fccc 	bl	8001b24 <setTimer>
		}
		// Neu timer_flag[1] == 1, update gia tri thoi gian dem nguoc va setTimer lai
		if (timer_flag[1] == 1) {
 800118c:	4b3d      	ldr	r3, [pc, #244]	; (8001284 <fsm_traffic_light+0x31c>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d108      	bne.n	80011a6 <fsm_traffic_light+0x23e>
			updateClockBufferMode1();
 8001194:	f7ff fe12 	bl	8000dbc <updateClockBufferMode1>
			update();
 8001198:	f7ff fdcc 	bl	8000d34 <update>
			setTimer(1, 1000);
 800119c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011a0:	2001      	movs	r0, #1
 80011a2:	f000 fcbf 	bl	8001b24 <setTimer>
		}
		// Neu nhan nut MODE, he thong chuyen sang mode 2
		if (isButtonPressed(0) == 1) {
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff fbc8 	bl	800093c <isButtonPressed>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	f040 8231 	bne.w	8001616 <fsm_traffic_light+0x6ae>
			status = MODE2;
 80011b4:	4b2c      	ldr	r3, [pc, #176]	; (8001268 <fsm_traffic_light+0x300>)
 80011b6:	2202      	movs	r2, #2
 80011b8:	601a      	str	r2, [r3, #0]
		}
		break;
 80011ba:	e22c      	b.n	8001616 <fsm_traffic_light+0x6ae>

	case AUTO_REDP_GREENL:
		// Setup cho den Portrait_RED va Landscape_GREEN sang
		redp_greenl();
 80011bc:	f7ff fcf2 	bl	8000ba4 <redp_greenl>
		// Neu timer_flag[0] == 1, chuyen den trang thai AUTO_REDP_YELLOWL dong thoi setTimer cho truong hop ke tiep
		if (timer_flag[0] == 1) {
 80011c0:	4b30      	ldr	r3, [pc, #192]	; (8001284 <fsm_traffic_light+0x31c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d10c      	bne.n	80011e2 <fsm_traffic_light+0x27a>
			status = AUTO_REDP_YELLOWL;
 80011c8:	4b27      	ldr	r3, [pc, #156]	; (8001268 <fsm_traffic_light+0x300>)
 80011ca:	220e      	movs	r2, #14
 80011cc:	601a      	str	r2, [r3, #0]
			setTimer(0, YELLOW * 1000);
 80011ce:	4b2b      	ldr	r3, [pc, #172]	; (800127c <fsm_traffic_light+0x314>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011d6:	fb02 f303 	mul.w	r3, r2, r3
 80011da:	4619      	mov	r1, r3
 80011dc:	2000      	movs	r0, #0
 80011de:	f000 fca1 	bl	8001b24 <setTimer>
		}
		// Neu timer_flag[1] == 1, update gia tri thoi gian dem nguoc va setTimer lai
		if (timer_flag[1] == 1) {
 80011e2:	4b28      	ldr	r3, [pc, #160]	; (8001284 <fsm_traffic_light+0x31c>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d108      	bne.n	80011fc <fsm_traffic_light+0x294>
			updateClockBufferMode1();
 80011ea:	f7ff fde7 	bl	8000dbc <updateClockBufferMode1>
			update();
 80011ee:	f7ff fda1 	bl	8000d34 <update>
			setTimer(1, 1000);
 80011f2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011f6:	2001      	movs	r0, #1
 80011f8:	f000 fc94 	bl	8001b24 <setTimer>
		}
		// Neu nhan nut MODE, he thong chuyen sang mode 2
		if (isButtonPressed(0) == 1) {
 80011fc:	2000      	movs	r0, #0
 80011fe:	f7ff fb9d 	bl	800093c <isButtonPressed>
 8001202:	4603      	mov	r3, r0
 8001204:	2b01      	cmp	r3, #1
 8001206:	f040 8208 	bne.w	800161a <fsm_traffic_light+0x6b2>
			status = MODE2;
 800120a:	4b17      	ldr	r3, [pc, #92]	; (8001268 <fsm_traffic_light+0x300>)
 800120c:	2202      	movs	r2, #2
 800120e:	601a      	str	r2, [r3, #0]
		}
		break;
 8001210:	e203      	b.n	800161a <fsm_traffic_light+0x6b2>

	case AUTO_REDP_YELLOWL:
		// Setup cho den Portrait_RED va Landscape_YELLOW sang
		redp_yellowl();
 8001212:	f7ff fce5 	bl	8000be0 <redp_yellowl>
		// Neu timer_flag[0] == 1, chuyen den trang thai AUTO_REDL_GREENP dong thoi setTimer cho truong hop ke tiep
		if (timer_flag[0] == 1) {
 8001216:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <fsm_traffic_light+0x31c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d10c      	bne.n	8001238 <fsm_traffic_light+0x2d0>
			status = AUTO_REDL_GREENP;
 800121e:	4b12      	ldr	r3, [pc, #72]	; (8001268 <fsm_traffic_light+0x300>)
 8001220:	220b      	movs	r2, #11
 8001222:	601a      	str	r2, [r3, #0]
			setTimer(0, GREEN * 1000);
 8001224:	4b12      	ldr	r3, [pc, #72]	; (8001270 <fsm_traffic_light+0x308>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800122c:	fb02 f303 	mul.w	r3, r2, r3
 8001230:	4619      	mov	r1, r3
 8001232:	2000      	movs	r0, #0
 8001234:	f000 fc76 	bl	8001b24 <setTimer>
		}
		// Neu timer_flag[1] == 1, update gia tri thoi gian dem nguoc va setTimer lai
		if (timer_flag[1] == 1) {
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <fsm_traffic_light+0x31c>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d108      	bne.n	8001252 <fsm_traffic_light+0x2ea>
			updateClockBufferMode1();
 8001240:	f7ff fdbc 	bl	8000dbc <updateClockBufferMode1>
			update();
 8001244:	f7ff fd76 	bl	8000d34 <update>
			setTimer(1, 1000);
 8001248:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800124c:	2001      	movs	r0, #1
 800124e:	f000 fc69 	bl	8001b24 <setTimer>
		}
		// Neu nhan nut MODE, he thong chuyen sang mode 2
		if (isButtonPressed(0) == 1) {
 8001252:	2000      	movs	r0, #0
 8001254:	f7ff fb72 	bl	800093c <isButtonPressed>
 8001258:	4603      	mov	r3, r0
 800125a:	2b01      	cmp	r3, #1
 800125c:	f040 81df 	bne.w	800161e <fsm_traffic_light+0x6b6>
			status = MODE2;
 8001260:	4b01      	ldr	r3, [pc, #4]	; (8001268 <fsm_traffic_light+0x300>)
 8001262:	2202      	movs	r2, #2
 8001264:	601a      	str	r2, [r3, #0]
		}
		break;
 8001266:	e1da      	b.n	800161e <fsm_traffic_light+0x6b6>
 8001268:	2000011c 	.word	0x2000011c
 800126c:	20000050 	.word	0x20000050
 8001270:	2000005c 	.word	0x2000005c
 8001274:	20000048 	.word	0x20000048
 8001278:	2000004c 	.word	0x2000004c
 800127c:	20000058 	.word	0x20000058
 8001280:	20000054 	.word	0x20000054
 8001284:	20000134 	.word	0x20000134

//----------------------------------------------------------------------------------------------
// MODE 2: MANUAL MODE
	case MODE2:
		// State ban dau o mode 2 se mac dinh la MAN_REDL_GREENP
		status = MAN_REDL_GREENP;
 8001288:	4bb1      	ldr	r3, [pc, #708]	; (8001550 <fsm_traffic_light+0x5e8>)
 800128a:	2215      	movs	r2, #21
 800128c:	601a      	str	r2, [r3, #0]
		// Clear cac timer khong duoc su dung o mode 2
		for (int i = 0; i < NUM_OF_TIMERS; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	e005      	b.n	80012a0 <fsm_traffic_light+0x338>
			clearTimer(i);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 fc63 	bl	8001b60 <clearTimer>
		for (int i = 0; i < NUM_OF_TIMERS; i++)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3301      	adds	r3, #1
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	ddf6      	ble.n	8001294 <fsm_traffic_light+0x32c>
		break;
 80012a6:	e1c9      	b.n	800163c <fsm_traffic_light+0x6d4>
	case MAN_REDL_GREENP:
		// Setup cho den Landscape_RED va Portrait_GREEN sang
		redl_greenp();
 80012a8:	f7ff fc40 	bl	8000b2c <redl_greenp>
		// Neu nhan nut MODE, chuyen sang MODE3
		if (isButtonPressed(0) == 1) {
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff fb45 	bl	800093c <isButtonPressed>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d102      	bne.n	80012be <fsm_traffic_light+0x356>
			status = MODE3;
 80012b8:	4ba5      	ldr	r3, [pc, #660]	; (8001550 <fsm_traffic_light+0x5e8>)
 80012ba:	2203      	movs	r2, #3
 80012bc:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut INC, chuyen sang trang thai MAN_REDL_YELLOWP
		if (isButtonPressed(1) == 1) {
 80012be:	2001      	movs	r0, #1
 80012c0:	f7ff fb3c 	bl	800093c <isButtonPressed>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d102      	bne.n	80012d0 <fsm_traffic_light+0x368>
			status = MAN_REDL_YELLOWP;
 80012ca:	4ba1      	ldr	r3, [pc, #644]	; (8001550 <fsm_traffic_light+0x5e8>)
 80012cc:	2216      	movs	r2, #22
 80012ce:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut SET, chuyen sang trang thai MODE1, cap nhat man_status de setup cho tu MODE1
		// se sang trang thai auto tuong ung voi trang thai manual vua set xong
		if (isButtonPressed(2) == 1) {
 80012d0:	2002      	movs	r0, #2
 80012d2:	f7ff fb33 	bl	800093c <isButtonPressed>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b01      	cmp	r3, #1
 80012da:	f040 81a2 	bne.w	8001622 <fsm_traffic_light+0x6ba>
			man_status = 1;
 80012de:	4b9d      	ldr	r3, [pc, #628]	; (8001554 <fsm_traffic_light+0x5ec>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	601a      	str	r2, [r3, #0]
			status = MODE1;
 80012e4:	4b9a      	ldr	r3, [pc, #616]	; (8001550 <fsm_traffic_light+0x5e8>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]
		}
		break;
 80012ea:	e19a      	b.n	8001622 <fsm_traffic_light+0x6ba>
	case MAN_REDL_YELLOWP:
		// Setup Landscape_RED va Portrait_YELLOW sang
		redl_yellowp();
 80012ec:	f7ff fc3c 	bl	8000b68 <redl_yellowp>
		// Neu nhan nut MODE, chuyen sang MODE3
		if (isButtonPressed(0) == 1) {
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7ff fb23 	bl	800093c <isButtonPressed>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d102      	bne.n	8001302 <fsm_traffic_light+0x39a>
			status = MODE3;
 80012fc:	4b94      	ldr	r3, [pc, #592]	; (8001550 <fsm_traffic_light+0x5e8>)
 80012fe:	2203      	movs	r2, #3
 8001300:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut INC, chuyen sang trang thai MAN_REDP_GREENL
		if (isButtonPressed(1) == 1) {
 8001302:	2001      	movs	r0, #1
 8001304:	f7ff fb1a 	bl	800093c <isButtonPressed>
 8001308:	4603      	mov	r3, r0
 800130a:	2b01      	cmp	r3, #1
 800130c:	d102      	bne.n	8001314 <fsm_traffic_light+0x3ac>
			status = MAN_REDP_GREENL;
 800130e:	4b90      	ldr	r3, [pc, #576]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001310:	2217      	movs	r2, #23
 8001312:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut SET, cap nhat man_status va chuyen sang trang thai MODE1
		if (isButtonPressed(2) == 1) {
 8001314:	2002      	movs	r0, #2
 8001316:	f7ff fb11 	bl	800093c <isButtonPressed>
 800131a:	4603      	mov	r3, r0
 800131c:	2b01      	cmp	r3, #1
 800131e:	f040 8182 	bne.w	8001626 <fsm_traffic_light+0x6be>
			man_status = 2;
 8001322:	4b8c      	ldr	r3, [pc, #560]	; (8001554 <fsm_traffic_light+0x5ec>)
 8001324:	2202      	movs	r2, #2
 8001326:	601a      	str	r2, [r3, #0]
			status = MODE1;
 8001328:	4b89      	ldr	r3, [pc, #548]	; (8001550 <fsm_traffic_light+0x5e8>)
 800132a:	2201      	movs	r2, #1
 800132c:	601a      	str	r2, [r3, #0]
		}
		break;
 800132e:	e17a      	b.n	8001626 <fsm_traffic_light+0x6be>
	case MAN_REDP_GREENL:
		// Setup Landscape_GREEN va Portrait_RED sang
		redp_greenl();
 8001330:	f7ff fc38 	bl	8000ba4 <redp_greenl>
		// Neu nhan nut MODE, chuyen sang MODE3
		if (isButtonPressed(0) == 1) {
 8001334:	2000      	movs	r0, #0
 8001336:	f7ff fb01 	bl	800093c <isButtonPressed>
 800133a:	4603      	mov	r3, r0
 800133c:	2b01      	cmp	r3, #1
 800133e:	d102      	bne.n	8001346 <fsm_traffic_light+0x3de>
			status = MODE3;
 8001340:	4b83      	ldr	r3, [pc, #524]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001342:	2203      	movs	r2, #3
 8001344:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut INC, chuyen sang trang thai MAN_REDP_GREENL
		if (isButtonPressed(1) == 1) {
 8001346:	2001      	movs	r0, #1
 8001348:	f7ff faf8 	bl	800093c <isButtonPressed>
 800134c:	4603      	mov	r3, r0
 800134e:	2b01      	cmp	r3, #1
 8001350:	d102      	bne.n	8001358 <fsm_traffic_light+0x3f0>
			status = MAN_REDP_YELLOWL;
 8001352:	4b7f      	ldr	r3, [pc, #508]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001354:	2218      	movs	r2, #24
 8001356:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut SET, cap nhat man_status va chuyen sang trang thai MODE1
		if (isButtonPressed(2) == 1) {
 8001358:	2002      	movs	r0, #2
 800135a:	f7ff faef 	bl	800093c <isButtonPressed>
 800135e:	4603      	mov	r3, r0
 8001360:	2b01      	cmp	r3, #1
 8001362:	f040 8162 	bne.w	800162a <fsm_traffic_light+0x6c2>
			man_status = 3;
 8001366:	4b7b      	ldr	r3, [pc, #492]	; (8001554 <fsm_traffic_light+0x5ec>)
 8001368:	2203      	movs	r2, #3
 800136a:	601a      	str	r2, [r3, #0]
			status = MODE1;
 800136c:	4b78      	ldr	r3, [pc, #480]	; (8001550 <fsm_traffic_light+0x5e8>)
 800136e:	2201      	movs	r2, #1
 8001370:	601a      	str	r2, [r3, #0]
		}
		break;
 8001372:	e15a      	b.n	800162a <fsm_traffic_light+0x6c2>
	case MAN_REDP_YELLOWL:
		// Setup Landscape_YELLOW va Portrait_RED sang
		redp_yellowl();
 8001374:	f7ff fc34 	bl	8000be0 <redp_yellowl>
		// Neu nhan nut MODE, chuyen sang MODE3
		if (isButtonPressed(0) == 1) {
 8001378:	2000      	movs	r0, #0
 800137a:	f7ff fadf 	bl	800093c <isButtonPressed>
 800137e:	4603      	mov	r3, r0
 8001380:	2b01      	cmp	r3, #1
 8001382:	d102      	bne.n	800138a <fsm_traffic_light+0x422>
			status = MODE3;
 8001384:	4b72      	ldr	r3, [pc, #456]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001386:	2203      	movs	r2, #3
 8001388:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut INC, chuyen sang trang thai MAN_REDP_GREENL
		if (isButtonPressed(1) == 1) {
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fad6 	bl	800093c <isButtonPressed>
 8001390:	4603      	mov	r3, r0
 8001392:	2b01      	cmp	r3, #1
 8001394:	d102      	bne.n	800139c <fsm_traffic_light+0x434>
			status = MAN_REDL_GREENP;
 8001396:	4b6e      	ldr	r3, [pc, #440]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001398:	2215      	movs	r2, #21
 800139a:	601a      	str	r2, [r3, #0]
		}
		// Neu nhan nut SET, cap nhat man_status va chuyen sang trang thai MODE1
		if (isButtonPressed(2) == 1) {
 800139c:	2002      	movs	r0, #2
 800139e:	f7ff facd 	bl	800093c <isButtonPressed>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	f040 8142 	bne.w	800162e <fsm_traffic_light+0x6c6>
			man_status = 4;
 80013aa:	4b6a      	ldr	r3, [pc, #424]	; (8001554 <fsm_traffic_light+0x5ec>)
 80013ac:	2204      	movs	r2, #4
 80013ae:	601a      	str	r2, [r3, #0]
			status = MODE1;
 80013b0:	4b67      	ldr	r3, [pc, #412]	; (8001550 <fsm_traffic_light+0x5e8>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	601a      	str	r2, [r3, #0]
		}
		break;
 80013b6:	e13a      	b.n	800162e <fsm_traffic_light+0x6c6>
//----------------------------------------------------------------------------------------------
// MODE 3: TUNING MODE
	case MODE3:
		// State ban dau o mode 2 se mac dinh la SET_TIMER_RED
		// Setup cho tat ca cac den RED sang
		toggle_red();
 80013b8:	f7ff fc30 	bl	8000c1c <toggle_red>
		// SetTimer
		clearTimer(0);
 80013bc:	2000      	movs	r0, #0
 80013be:	f000 fbcf 	bl	8001b60 <clearTimer>
		clearTimer(1);
 80013c2:	2001      	movs	r0, #1
 80013c4:	f000 fbcc 	bl	8001b60 <clearTimer>
		setTimer(2, 500);	// Timer blinking
 80013c8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013cc:	2002      	movs	r0, #2
 80013ce:	f000 fba9 	bl	8001b24 <setTimer>
		// Update lai gia tri hien thi
		updateClockBufferRed();
 80013d2:	f7ff fd8d 	bl	8000ef0 <updateClockBufferRed>
		update();
 80013d6:	f7ff fcad 	bl	8000d34 <update>
		// Chuyen ve trang thai SET_TIMER_RED
		status = SET_TIMER_RED;
 80013da:	4b5d      	ldr	r3, [pc, #372]	; (8001550 <fsm_traffic_light+0x5e8>)
 80013dc:	221f      	movs	r2, #31
 80013de:	601a      	str	r2, [r3, #0]
		break;
 80013e0:	e12c      	b.n	800163c <fsm_traffic_light+0x6d4>

	case SET_TIMER_RED:
		// Neu timer_flag[3] == 1, toggle tat ca cac den RED va setTimer lai
		if (timer_flag[2] == 1) {
 80013e2:	4b5d      	ldr	r3, [pc, #372]	; (8001558 <fsm_traffic_light+0x5f0>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d106      	bne.n	80013f8 <fsm_traffic_light+0x490>
			setTimer(2, 500);
 80013ea:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013ee:	2002      	movs	r0, #2
 80013f0:	f000 fb98 	bl	8001b24 <setTimer>
			toggle_red();
 80013f4:	f7ff fc12 	bl	8000c1c <toggle_red>
		}
		// Neu nhan nut MODE, he thong chuyen sang trang thai mode 1
		if (isButtonPressed(0) == 1) {
 80013f8:	2000      	movs	r0, #0
 80013fa:	f7ff fa9f 	bl	800093c <isButtonPressed>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b01      	cmp	r3, #1
 8001402:	d109      	bne.n	8001418 <fsm_traffic_light+0x4b0>
			status = MODE1;
 8001404:	4b52      	ldr	r3, [pc, #328]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001406:	2201      	movs	r2, #1
 8001408:	601a      	str	r2, [r3, #0]
			// Cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
			GREEN = RED - YELLOW;
 800140a:	4b54      	ldr	r3, [pc, #336]	; (800155c <fsm_traffic_light+0x5f4>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	4b54      	ldr	r3, [pc, #336]	; (8001560 <fsm_traffic_light+0x5f8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	4a53      	ldr	r2, [pc, #332]	; (8001564 <fsm_traffic_light+0x5fc>)
 8001416:	6013      	str	r3, [r2, #0]
		}
		// Neu nhan nut INC, thay doi gia tri thoi gian RED, cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
		if (isButtonPressed(1) == 1) {
 8001418:	2001      	movs	r0, #1
 800141a:	f7ff fa8f 	bl	800093c <isButtonPressed>
 800141e:	4603      	mov	r3, r0
 8001420:	2b01      	cmp	r3, #1
 8001422:	d112      	bne.n	800144a <fsm_traffic_light+0x4e2>
			if (RED >= 99) RED = YELLOW + 1;
 8001424:	4b4d      	ldr	r3, [pc, #308]	; (800155c <fsm_traffic_light+0x5f4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b62      	cmp	r3, #98	; 0x62
 800142a:	dd05      	ble.n	8001438 <fsm_traffic_light+0x4d0>
 800142c:	4b4c      	ldr	r3, [pc, #304]	; (8001560 <fsm_traffic_light+0x5f8>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	3301      	adds	r3, #1
 8001432:	4a4a      	ldr	r2, [pc, #296]	; (800155c <fsm_traffic_light+0x5f4>)
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	e004      	b.n	8001442 <fsm_traffic_light+0x4da>
			else RED++;
 8001438:	4b48      	ldr	r3, [pc, #288]	; (800155c <fsm_traffic_light+0x5f4>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3301      	adds	r3, #1
 800143e:	4a47      	ldr	r2, [pc, #284]	; (800155c <fsm_traffic_light+0x5f4>)
 8001440:	6013      	str	r3, [r2, #0]
			updateClockBufferRed();
 8001442:	f7ff fd55 	bl	8000ef0 <updateClockBufferRed>
			update();
 8001446:	f7ff fc75 	bl	8000d34 <update>
		}
		// Neu nhan nut SET, chuyen sang trang thai SET_TIMER_YELLOW
		if (isButtonPressed(2) == 1) {
 800144a:	2002      	movs	r0, #2
 800144c:	f7ff fa76 	bl	800093c <isButtonPressed>
 8001450:	4603      	mov	r3, r0
 8001452:	2b01      	cmp	r3, #1
 8001454:	f040 80ed 	bne.w	8001632 <fsm_traffic_light+0x6ca>
			// Cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
			GREEN = RED - YELLOW;
 8001458:	4b40      	ldr	r3, [pc, #256]	; (800155c <fsm_traffic_light+0x5f4>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4b40      	ldr	r3, [pc, #256]	; (8001560 <fsm_traffic_light+0x5f8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	4a40      	ldr	r2, [pc, #256]	; (8001564 <fsm_traffic_light+0x5fc>)
 8001464:	6013      	str	r3, [r2, #0]
			status = SET_TIMER_YELLOW;
 8001466:	4b3a      	ldr	r3, [pc, #232]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001468:	2220      	movs	r2, #32
 800146a:	601a      	str	r2, [r3, #0]
			setTimer(2, 500);
 800146c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001470:	2002      	movs	r0, #2
 8001472:	f000 fb57 	bl	8001b24 <setTimer>
			toggle_yellow();
 8001476:	f7ff fbed 	bl	8000c54 <toggle_yellow>
			updateClockBufferYellow();
 800147a:	f7ff fd4d 	bl	8000f18 <updateClockBufferYellow>
			update();
 800147e:	f7ff fc59 	bl	8000d34 <update>
		}
		break;
 8001482:	e0d6      	b.n	8001632 <fsm_traffic_light+0x6ca>

	case SET_TIMER_YELLOW:
		// Neu timer_flag[3] == 1, toggle tat ca cac den YELLOW va setTimer lai
		if (timer_flag[2] == 1) {
 8001484:	4b34      	ldr	r3, [pc, #208]	; (8001558 <fsm_traffic_light+0x5f0>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d106      	bne.n	800149a <fsm_traffic_light+0x532>
			setTimer(2, 500);
 800148c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001490:	2002      	movs	r0, #2
 8001492:	f000 fb47 	bl	8001b24 <setTimer>
			toggle_yellow();
 8001496:	f7ff fbdd 	bl	8000c54 <toggle_yellow>
		}
		// Neu nhan nut MODE, he thong chuyen sang trang thai mode 1
		if (isButtonPressed(0) == 1) {
 800149a:	2000      	movs	r0, #0
 800149c:	f7ff fa4e 	bl	800093c <isButtonPressed>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d114      	bne.n	80014d0 <fsm_traffic_light+0x568>
			status = MODE1;
 80014a6:	4b2a      	ldr	r3, [pc, #168]	; (8001550 <fsm_traffic_light+0x5e8>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]
			// Cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
			if (RED <= YELLOW) RED = YELLOW + 1;
 80014ac:	4b2b      	ldr	r3, [pc, #172]	; (800155c <fsm_traffic_light+0x5f4>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	dc04      	bgt.n	80014c2 <fsm_traffic_light+0x55a>
 80014b8:	4b29      	ldr	r3, [pc, #164]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	3301      	adds	r3, #1
 80014be:	4a27      	ldr	r2, [pc, #156]	; (800155c <fsm_traffic_light+0x5f4>)
 80014c0:	6013      	str	r3, [r2, #0]
			GREEN = RED - YELLOW;
 80014c2:	4b26      	ldr	r3, [pc, #152]	; (800155c <fsm_traffic_light+0x5f4>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	4b26      	ldr	r3, [pc, #152]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	4a25      	ldr	r2, [pc, #148]	; (8001564 <fsm_traffic_light+0x5fc>)
 80014ce:	6013      	str	r3, [r2, #0]
		}
		// Neu nhan nut INC, thay doi gia tri thoi gian YELLOW, cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
		if (isButtonPressed(1) == 1) {
 80014d0:	2001      	movs	r0, #1
 80014d2:	f7ff fa33 	bl	800093c <isButtonPressed>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d110      	bne.n	80014fe <fsm_traffic_light+0x596>
			if (YELLOW >= 5) YELLOW = 1;
 80014dc:	4b20      	ldr	r3, [pc, #128]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	dd03      	ble.n	80014ec <fsm_traffic_light+0x584>
 80014e4:	4b1e      	ldr	r3, [pc, #120]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	e004      	b.n	80014f6 <fsm_traffic_light+0x58e>
			else YELLOW++;
 80014ec:	4b1c      	ldr	r3, [pc, #112]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	3301      	adds	r3, #1
 80014f2:	4a1b      	ldr	r2, [pc, #108]	; (8001560 <fsm_traffic_light+0x5f8>)
 80014f4:	6013      	str	r3, [r2, #0]
			updateClockBufferYellow();
 80014f6:	f7ff fd0f 	bl	8000f18 <updateClockBufferYellow>
			update();
 80014fa:	f7ff fc1b 	bl	8000d34 <update>
		}
		// Neu nhan nut SET, chuyen sang trang thai SET_TIMER_GREEN
		if (isButtonPressed(2) == 1) {
 80014fe:	2002      	movs	r0, #2
 8001500:	f7ff fa1c 	bl	800093c <isButtonPressed>
 8001504:	4603      	mov	r3, r0
 8001506:	2b01      	cmp	r3, #1
 8001508:	f040 8095 	bne.w	8001636 <fsm_traffic_light+0x6ce>
			// Cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
			if (RED <= YELLOW) RED = YELLOW + 1;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <fsm_traffic_light+0x5f4>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b13      	ldr	r3, [pc, #76]	; (8001560 <fsm_traffic_light+0x5f8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	429a      	cmp	r2, r3
 8001516:	dc04      	bgt.n	8001522 <fsm_traffic_light+0x5ba>
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <fsm_traffic_light+0x5f8>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	3301      	adds	r3, #1
 800151e:	4a0f      	ldr	r2, [pc, #60]	; (800155c <fsm_traffic_light+0x5f4>)
 8001520:	6013      	str	r3, [r2, #0]
			GREEN = RED - YELLOW;
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <fsm_traffic_light+0x5f4>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <fsm_traffic_light+0x5f8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	4a0d      	ldr	r2, [pc, #52]	; (8001564 <fsm_traffic_light+0x5fc>)
 800152e:	6013      	str	r3, [r2, #0]
			status = SET_TIMER_GREEN;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <fsm_traffic_light+0x5e8>)
 8001532:	2221      	movs	r2, #33	; 0x21
 8001534:	601a      	str	r2, [r3, #0]
			setTimer(2, 500);
 8001536:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800153a:	2002      	movs	r0, #2
 800153c:	f000 faf2 	bl	8001b24 <setTimer>
			toggle_green();
 8001540:	f7ff fba2 	bl	8000c88 <toggle_green>
			updateClockBufferGreen();
 8001544:	f7ff fcfc 	bl	8000f40 <updateClockBufferGreen>
			update();
 8001548:	f7ff fbf4 	bl	8000d34 <update>
		}
		break;
 800154c:	e073      	b.n	8001636 <fsm_traffic_light+0x6ce>
 800154e:	bf00      	nop
 8001550:	2000011c 	.word	0x2000011c
 8001554:	20000050 	.word	0x20000050
 8001558:	20000134 	.word	0x20000134
 800155c:	20000054 	.word	0x20000054
 8001560:	20000058 	.word	0x20000058
 8001564:	2000005c 	.word	0x2000005c

	case SET_TIMER_GREEN:
		// Neu timer_flag[2] == 1, toggle tat ca cac den GREEN va setTimer lai
		if (timer_flag[3] == 1) {
 8001568:	4b36      	ldr	r3, [pc, #216]	; (8001644 <fsm_traffic_light+0x6dc>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d106      	bne.n	800157e <fsm_traffic_light+0x616>
			setTimer(2, 500);
 8001570:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001574:	2002      	movs	r0, #2
 8001576:	f000 fad5 	bl	8001b24 <setTimer>
			toggle_green();
 800157a:	f7ff fb85 	bl	8000c88 <toggle_green>
		}
		// Neu nhan nut MODE, he thong chuyen sang trang thai mode 1
		if (isButtonPressed(0) == 1) {
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff f9dc 	bl	800093c <isButtonPressed>
 8001584:	4603      	mov	r3, r0
 8001586:	2b01      	cmp	r3, #1
 8001588:	d109      	bne.n	800159e <fsm_traffic_light+0x636>
			status = MODE1;
 800158a:	4b2f      	ldr	r3, [pc, #188]	; (8001648 <fsm_traffic_light+0x6e0>)
 800158c:	2201      	movs	r2, #1
 800158e:	601a      	str	r2, [r3, #0]
			// Cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
			RED = GREEN + YELLOW;
 8001590:	4b2e      	ldr	r3, [pc, #184]	; (800164c <fsm_traffic_light+0x6e4>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b2e      	ldr	r3, [pc, #184]	; (8001650 <fsm_traffic_light+0x6e8>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4413      	add	r3, r2
 800159a:	4a2e      	ldr	r2, [pc, #184]	; (8001654 <fsm_traffic_light+0x6ec>)
 800159c:	6013      	str	r3, [r2, #0]
		}
		// Neu nhan nut INC, thay doi gia tri thoi gian YELLOW, cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
		if (isButtonPressed(1) == 1) {
 800159e:	2001      	movs	r0, #1
 80015a0:	f7ff f9cc 	bl	800093c <isButtonPressed>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d115      	bne.n	80015d6 <fsm_traffic_light+0x66e>
			if (GREEN >= RED - YELLOW) GREEN = 1;
 80015aa:	4b2a      	ldr	r3, [pc, #168]	; (8001654 <fsm_traffic_light+0x6ec>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4b28      	ldr	r3, [pc, #160]	; (8001650 <fsm_traffic_light+0x6e8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	1ad2      	subs	r2, r2, r3
 80015b4:	4b25      	ldr	r3, [pc, #148]	; (800164c <fsm_traffic_light+0x6e4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	dc03      	bgt.n	80015c4 <fsm_traffic_light+0x65c>
 80015bc:	4b23      	ldr	r3, [pc, #140]	; (800164c <fsm_traffic_light+0x6e4>)
 80015be:	2201      	movs	r2, #1
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	e004      	b.n	80015ce <fsm_traffic_light+0x666>
			else GREEN++;
 80015c4:	4b21      	ldr	r3, [pc, #132]	; (800164c <fsm_traffic_light+0x6e4>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	3301      	adds	r3, #1
 80015ca:	4a20      	ldr	r2, [pc, #128]	; (800164c <fsm_traffic_light+0x6e4>)
 80015cc:	6013      	str	r3, [r2, #0]
			updateClockBufferGreen();
 80015ce:	f7ff fcb7 	bl	8000f40 <updateClockBufferGreen>
			update();
 80015d2:	f7ff fbaf 	bl	8000d34 <update>
		}
		// Neu nhan nut SET, chuyen sang trang thai SET_TIMER_GREEN
		if (isButtonPressed(2) == 1) {
 80015d6:	2002      	movs	r0, #2
 80015d8:	f7ff f9b0 	bl	800093c <isButtonPressed>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d12b      	bne.n	800163a <fsm_traffic_light+0x6d2>
			// Cap nhat lai bo ba gia tri thoi gian RED, YELLOW va GREEN
			RED = GREEN + YELLOW;
 80015e2:	4b1a      	ldr	r3, [pc, #104]	; (800164c <fsm_traffic_light+0x6e4>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <fsm_traffic_light+0x6e8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4413      	add	r3, r2
 80015ec:	4a19      	ldr	r2, [pc, #100]	; (8001654 <fsm_traffic_light+0x6ec>)
 80015ee:	6013      	str	r3, [r2, #0]
			status = SET_TIMER_RED;
 80015f0:	4b15      	ldr	r3, [pc, #84]	; (8001648 <fsm_traffic_light+0x6e0>)
 80015f2:	221f      	movs	r2, #31
 80015f4:	601a      	str	r2, [r3, #0]
			setTimer(2, 500);
 80015f6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80015fa:	2002      	movs	r0, #2
 80015fc:	f000 fa92 	bl	8001b24 <setTimer>
			toggle_red();
 8001600:	f7ff fb0c 	bl	8000c1c <toggle_red>
			updateClockBufferRed();
 8001604:	f7ff fc74 	bl	8000ef0 <updateClockBufferRed>
			update();
 8001608:	f7ff fb94 	bl	8000d34 <update>
		}
		break;
 800160c:	e015      	b.n	800163a <fsm_traffic_light+0x6d2>


//--------------------------------------------------------------------------------------
// DEFAULT
	default:
		break;
 800160e:	bf00      	nop
 8001610:	e014      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 8001612:	bf00      	nop
 8001614:	e012      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 8001616:	bf00      	nop
 8001618:	e010      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 800161a:	bf00      	nop
 800161c:	e00e      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 800161e:	bf00      	nop
 8001620:	e00c      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 8001622:	bf00      	nop
 8001624:	e00a      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 8001626:	bf00      	nop
 8001628:	e008      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 800162a:	bf00      	nop
 800162c:	e006      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 800162e:	bf00      	nop
 8001630:	e004      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 8001632:	bf00      	nop
 8001634:	e002      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 8001636:	bf00      	nop
 8001638:	e000      	b.n	800163c <fsm_traffic_light+0x6d4>
		break;
 800163a:	bf00      	nop
	}
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000134 	.word	0x20000134
 8001648:	2000011c 	.word	0x2000011c
 800164c:	2000005c 	.word	0x2000005c
 8001650:	20000058 	.word	0x20000058
 8001654:	20000054 	.word	0x20000054

08001658 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a08      	ldr	r2, [pc, #32]	; (8001688 <HAL_UART_RxCpltCallback+0x30>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d10a      	bne.n	8001680 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit(&huart2, &temp, 1, 50);
 800166a:	2332      	movs	r3, #50	; 0x32
 800166c:	2201      	movs	r2, #1
 800166e:	4907      	ldr	r1, [pc, #28]	; (800168c <HAL_UART_RxCpltCallback+0x34>)
 8001670:	4807      	ldr	r0, [pc, #28]	; (8001690 <HAL_UART_RxCpltCallback+0x38>)
 8001672:	f002 fc2a 	bl	8003eca <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, &temp, 1);
 8001676:	2201      	movs	r2, #1
 8001678:	4904      	ldr	r1, [pc, #16]	; (800168c <HAL_UART_RxCpltCallback+0x34>)
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <HAL_UART_RxCpltCallback+0x38>)
 800167c:	f002 fcb7 	bl	8003fee <HAL_UART_Receive_IT>
	}
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40004400 	.word	0x40004400
 800168c:	20000120 	.word	0x20000120
 8001690:	20000158 	.word	0x20000158

08001694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001698:	f000 fc44 	bl	8001f24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800169c:	f000 f820 	bl	80016e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a0:	f000 f98e 	bl	80019c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016a4:	f000 f962 	bl	800196c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80016a8:	f000 f8ea 	bl	8001880 <MX_TIM3_Init>
  MX_TIM2_Init();
 80016ac:	f000 f85c 	bl	8001768 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80016b0:	2100      	movs	r1, #0
 80016b2:	4807      	ldr	r0, [pc, #28]	; (80016d0 <main+0x3c>)
 80016b4:	f001 fd58 	bl	8003168 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80016b8:	4806      	ldr	r0, [pc, #24]	; (80016d4 <main+0x40>)
 80016ba:	f001 fcab 	bl	8003014 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &temp, 1);
 80016be:	2201      	movs	r2, #1
 80016c0:	4905      	ldr	r1, [pc, #20]	; (80016d8 <main+0x44>)
 80016c2:	4806      	ldr	r0, [pc, #24]	; (80016dc <main+0x48>)
 80016c4:	f002 fc93 	bl	8003fee <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  fsm_traffic_light();
 80016c8:	f7ff fc4e 	bl	8000f68 <fsm_traffic_light>
 80016cc:	e7fc      	b.n	80016c8 <main+0x34>
 80016ce:	bf00      	nop
 80016d0:	200001d0 	.word	0x200001d0
 80016d4:	20000218 	.word	0x20000218
 80016d8:	20000120 	.word	0x20000120
 80016dc:	20000158 	.word	0x20000158

080016e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b090      	sub	sp, #64	; 0x40
 80016e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016e6:	f107 0318 	add.w	r3, r7, #24
 80016ea:	2228      	movs	r2, #40	; 0x28
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f003 f900 	bl	80048f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
 8001700:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001702:	2302      	movs	r3, #2
 8001704:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001706:	2301      	movs	r3, #1
 8001708:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800170a:	2310      	movs	r3, #16
 800170c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800170e:	2302      	movs	r3, #2
 8001710:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001712:	2300      	movs	r3, #0
 8001714:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001716:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800171a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171c:	f107 0318 	add.w	r3, r7, #24
 8001720:	4618      	mov	r0, r3
 8001722:	f001 f80d 	bl	8002740 <HAL_RCC_OscConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800172c:	f000 f9f4 	bl	8001b18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001730:	230f      	movs	r3, #15
 8001732:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001734:	2302      	movs	r3, #2
 8001736:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800173c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001740:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	2102      	movs	r1, #2
 800174a:	4618      	mov	r0, r3
 800174c:	f001 fa78 	bl	8002c40 <HAL_RCC_ClockConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001756:	f000 f9df 	bl	8001b18 <Error_Handler>
  }
}
 800175a:	bf00      	nop
 800175c:	3740      	adds	r7, #64	; 0x40
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	0000      	movs	r0, r0
 8001764:	0000      	movs	r0, r0
	...

08001768 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001768:	b5b0      	push	{r4, r5, r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176e:	f107 0308 	add.w	r3, r7, #8
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177c:	463b      	mov	r3, r7
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001784:	4b3a      	ldr	r3, [pc, #232]	; (8001870 <MX_TIM2_Init+0x108>)
 8001786:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800178a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 800178c:	4b38      	ldr	r3, [pc, #224]	; (8001870 <MX_TIM2_Init+0x108>)
 800178e:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001792:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001794:	4b36      	ldr	r3, [pc, #216]	; (8001870 <MX_TIM2_Init+0x108>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800179a:	4b35      	ldr	r3, [pc, #212]	; (8001870 <MX_TIM2_Init+0x108>)
 800179c:	2209      	movs	r2, #9
 800179e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a0:	4b33      	ldr	r3, [pc, #204]	; (8001870 <MX_TIM2_Init+0x108>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a6:	4b32      	ldr	r3, [pc, #200]	; (8001870 <MX_TIM2_Init+0x108>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017ac:	4830      	ldr	r0, [pc, #192]	; (8001870 <MX_TIM2_Init+0x108>)
 80017ae:	f001 fbe1 	bl	8002f74 <HAL_TIM_Base_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017b8:	f000 f9ae 	bl	8001b18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	4619      	mov	r1, r3
 80017c8:	4829      	ldr	r0, [pc, #164]	; (8001870 <MX_TIM2_Init+0x108>)
 80017ca:	f001 ff35 	bl	8003638 <HAL_TIM_ConfigClockSource>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80017d4:	f000 f9a0 	bl	8001b18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d8:	2300      	movs	r3, #0
 80017da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017e0:	463b      	mov	r3, r7
 80017e2:	4619      	mov	r1, r3
 80017e4:	4822      	ldr	r0, [pc, #136]	; (8001870 <MX_TIM2_Init+0x108>)
 80017e6:	f002 fab3 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017f0:	f000 f992 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  TIME_CYCLE = 1/(8e6/(htim2.Init.Prescaler + 1)/(htim2.Init.Period + 1)) * 1000; // Time cycle
 80017f4:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <MX_TIM2_Init+0x108>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	3301      	adds	r3, #1
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fdea 	bl	80003d4 <__aeabi_ui2d>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	a118      	add	r1, pc, #96	; (adr r1, 8001868 <MX_TIM2_Init+0x100>)
 8001806:	e9d1 0100 	ldrd	r0, r1, [r1]
 800180a:	f7fe ff87 	bl	800071c <__aeabi_ddiv>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4614      	mov	r4, r2
 8001814:	461d      	mov	r5, r3
 8001816:	4b16      	ldr	r3, [pc, #88]	; (8001870 <MX_TIM2_Init+0x108>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	3301      	adds	r3, #1
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe fdd9 	bl	80003d4 <__aeabi_ui2d>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4620      	mov	r0, r4
 8001828:	4629      	mov	r1, r5
 800182a:	f7fe ff77 	bl	800071c <__aeabi_ddiv>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	f04f 0000 	mov.w	r0, #0
 8001836:	490f      	ldr	r1, [pc, #60]	; (8001874 <MX_TIM2_Init+0x10c>)
 8001838:	f7fe ff70 	bl	800071c <__aeabi_ddiv>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	4610      	mov	r0, r2
 8001842:	4619      	mov	r1, r3
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <MX_TIM2_Init+0x110>)
 800184a:	f7fe fe3d 	bl	80004c8 <__aeabi_dmul>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff f849 	bl	80008ec <__aeabi_d2iz>
 800185a:	4603      	mov	r3, r0
 800185c:	4a07      	ldr	r2, [pc, #28]	; (800187c <MX_TIM2_Init+0x114>)
 800185e:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bdb0      	pop	{r4, r5, r7, pc}
 8001868:	00000000 	.word	0x00000000
 800186c:	415e8480 	.word	0x415e8480
 8001870:	20000218 	.word	0x20000218
 8001874:	3ff00000 	.word	0x3ff00000
 8001878:	408f4000 	.word	0x408f4000
 800187c:	20000260 	.word	0x20000260

08001880 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08e      	sub	sp, #56	; 0x38
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001886:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001894:	f107 0320 	add.w	r3, r7, #32
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
 80018ac:	615a      	str	r2, [r3, #20]
 80018ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018b0:	4b2c      	ldr	r3, [pc, #176]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018b2:	4a2d      	ldr	r2, [pc, #180]	; (8001968 <MX_TIM3_Init+0xe8>)
 80018b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80018b6:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018b8:	223f      	movs	r2, #63	; 0x3f
 80018ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018bc:	4b29      	ldr	r3, [pc, #164]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80018c2:	4b28      	ldr	r3, [pc, #160]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ca:	4b26      	ldr	r3, [pc, #152]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b24      	ldr	r3, [pc, #144]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018d6:	4823      	ldr	r0, [pc, #140]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018d8:	f001 fb4c 	bl	8002f74 <HAL_TIM_Base_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80018e2:	f000 f919 	bl	8001b18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018f0:	4619      	mov	r1, r3
 80018f2:	481c      	ldr	r0, [pc, #112]	; (8001964 <MX_TIM3_Init+0xe4>)
 80018f4:	f001 fea0 	bl	8003638 <HAL_TIM_ConfigClockSource>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80018fe:	f000 f90b 	bl	8001b18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001902:	4818      	ldr	r0, [pc, #96]	; (8001964 <MX_TIM3_Init+0xe4>)
 8001904:	f001 fbd8 	bl	80030b8 <HAL_TIM_PWM_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800190e:	f000 f903 	bl	8001b18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800191a:	f107 0320 	add.w	r3, r7, #32
 800191e:	4619      	mov	r1, r3
 8001920:	4810      	ldr	r0, [pc, #64]	; (8001964 <MX_TIM3_Init+0xe4>)
 8001922:	f002 fa15 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800192c:	f000 f8f4 	bl	8001b18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001930:	2360      	movs	r3, #96	; 0x60
 8001932:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001934:	2300      	movs	r3, #0
 8001936:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	2200      	movs	r2, #0
 8001944:	4619      	mov	r1, r3
 8001946:	4807      	ldr	r0, [pc, #28]	; (8001964 <MX_TIM3_Init+0xe4>)
 8001948:	f001 fdb8 	bl	80034bc <HAL_TIM_PWM_ConfigChannel>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001952:	f000 f8e1 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001956:	4803      	ldr	r0, [pc, #12]	; (8001964 <MX_TIM3_Init+0xe4>)
 8001958:	f000 f9bc 	bl	8001cd4 <HAL_TIM_MspPostInit>

}
 800195c:	bf00      	nop
 800195e:	3738      	adds	r7, #56	; 0x38
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	200001d0 	.word	0x200001d0
 8001968:	40000400 	.word	0x40000400

0800196c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001970:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 8001972:	4a12      	ldr	r2, [pc, #72]	; (80019bc <MX_USART2_UART_Init+0x50>)
 8001974:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001976:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 8001978:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800197c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800197e:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001984:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 8001986:	2200      	movs	r2, #0
 8001988:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 800198c:	2200      	movs	r2, #0
 800198e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001990:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 8001992:	220c      	movs	r2, #12
 8001994:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800199c:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 800199e:	2200      	movs	r2, #0
 80019a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019a2:	4805      	ldr	r0, [pc, #20]	; (80019b8 <MX_USART2_UART_Init+0x4c>)
 80019a4:	f002 fa44 	bl	8003e30 <HAL_UART_Init>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019ae:	f000 f8b3 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000158 	.word	0x20000158
 80019bc:	40004400 	.word	0x40004400

080019c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d4:	4b45      	ldr	r3, [pc, #276]	; (8001aec <MX_GPIO_Init+0x12c>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	4a44      	ldr	r2, [pc, #272]	; (8001aec <MX_GPIO_Init+0x12c>)
 80019da:	f043 0310 	orr.w	r3, r3, #16
 80019de:	6193      	str	r3, [r2, #24]
 80019e0:	4b42      	ldr	r3, [pc, #264]	; (8001aec <MX_GPIO_Init+0x12c>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0310 	and.w	r3, r3, #16
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ec:	4b3f      	ldr	r3, [pc, #252]	; (8001aec <MX_GPIO_Init+0x12c>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	4a3e      	ldr	r2, [pc, #248]	; (8001aec <MX_GPIO_Init+0x12c>)
 80019f2:	f043 0320 	orr.w	r3, r3, #32
 80019f6:	6193      	str	r3, [r2, #24]
 80019f8:	4b3c      	ldr	r3, [pc, #240]	; (8001aec <MX_GPIO_Init+0x12c>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f003 0320 	and.w	r3, r3, #32
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	4b39      	ldr	r3, [pc, #228]	; (8001aec <MX_GPIO_Init+0x12c>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a38      	ldr	r2, [pc, #224]	; (8001aec <MX_GPIO_Init+0x12c>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b36      	ldr	r3, [pc, #216]	; (8001aec <MX_GPIO_Init+0x12c>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1c:	4b33      	ldr	r3, [pc, #204]	; (8001aec <MX_GPIO_Init+0x12c>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a32      	ldr	r2, [pc, #200]	; (8001aec <MX_GPIO_Init+0x12c>)
 8001a22:	f043 0308 	orr.w	r3, r3, #8
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b30      	ldr	r3, [pc, #192]	; (8001aec <MX_GPIO_Init+0x12c>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	603b      	str	r3, [r7, #0]
 8001a32:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8001a34:	2200      	movs	r2, #0
 8001a36:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8001a3a:	482d      	ldr	r0, [pc, #180]	; (8001af0 <MX_GPIO_Init+0x130>)
 8001a3c:	f000 fe2d 	bl	800269a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8001a46:	482b      	ldr	r0, [pc, #172]	; (8001af4 <MX_GPIO_Init+0x134>)
 8001a48:	f000 fe27 	bl	800269a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a52:	4b29      	ldr	r3, [pc, #164]	; (8001af8 <MX_GPIO_Init+0x138>)
 8001a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	f107 0310 	add.w	r3, r7, #16
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4826      	ldr	r0, [pc, #152]	; (8001afc <MX_GPIO_Init+0x13c>)
 8001a62:	f000 fc7f 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 8001a66:	2313      	movs	r3, #19
 8001a68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a72:	f107 0310 	add.w	r3, r7, #16
 8001a76:	4619      	mov	r1, r3
 8001a78:	481d      	ldr	r0, [pc, #116]	; (8001af0 <MX_GPIO_Init+0x130>)
 8001a7a:	f000 fc73 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D7_Pin|D2_Pin;
 8001a7e:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8001a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a90:	f107 0310 	add.w	r3, r7, #16
 8001a94:	4619      	mov	r1, r3
 8001a96:	4816      	ldr	r0, [pc, #88]	; (8001af0 <MX_GPIO_Init+0x130>)
 8001a98:	f000 fc64 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8001aa8:	f107 0310 	add.w	r3, r7, #16
 8001aac:	4619      	mov	r1, r3
 8001aae:	4811      	ldr	r0, [pc, #68]	; (8001af4 <MX_GPIO_Init+0x134>)
 8001ab0:	f000 fc58 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8001ab4:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 0310 	add.w	r3, r7, #16
 8001aca:	4619      	mov	r1, r3
 8001acc:	4809      	ldr	r0, [pc, #36]	; (8001af4 <MX_GPIO_Init+0x134>)
 8001ace:	f000 fc49 	bl	8002364 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	2028      	movs	r0, #40	; 0x28
 8001ad8:	f000 fb5d 	bl	8002196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001adc:	2028      	movs	r0, #40	; 0x28
 8001ade:	f000 fb76 	bl	80021ce <HAL_NVIC_EnableIRQ>

}
 8001ae2:	bf00      	nop
 8001ae4:	3720      	adds	r7, #32
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40010800 	.word	0x40010800
 8001af4:	40010c00 	.word	0x40010c00
 8001af8:	10110000 	.word	0x10110000
 8001afc:	40011000 	.word	0x40011000

08001b00 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	timerRun();
 8001b08:	f000 f842 	bl	8001b90 <timerRun>
	getKeyInput();
 8001b0c:	f7fe ff40 	bl	8000990 <getKeyInput>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b1c:	b672      	cpsid	i
}
 8001b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b20:	e7fe      	b.n	8001b20 <Error_Handler+0x8>
	...

08001b24 <setTimer>:
// Khoi tao cac mang timer_counter va timer_flag voi so luong phan tu moi mang bang NUM_OF_TIMERS
int timer_counter[NUM_OF_TIMERS] = {0};
int timer_flag[NUM_OF_TIMERS] = {0};

// setTimer (index: Timer duoc xet toi; duration: Thoi gian setTimer (don vi: ms))
void setTimer(int index, int duration) {
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIME_CYCLE;
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <setTimer+0x30>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	fb92 f2f3 	sdiv	r2, r2, r3
 8001b38:	4907      	ldr	r1, [pc, #28]	; (8001b58 <setTimer+0x34>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001b40:	4a06      	ldr	r2, [pc, #24]	; (8001b5c <setTimer+0x38>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2100      	movs	r1, #0
 8001b46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	20000260 	.word	0x20000260
 8001b58:	20000124 	.word	0x20000124
 8001b5c:	20000134 	.word	0x20000134

08001b60 <clearTimer>:

// clearTimer (timer_flag[index] = 0, timer_counter[index] = 0)
void clearTimer(int index) {
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	timer_counter[index] = 0;
 8001b68:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <clearTimer+0x28>)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_flag[index] = 0;
 8001b72:	4a06      	ldr	r2, [pc, #24]	; (8001b8c <clearTimer+0x2c>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2100      	movs	r1, #0
 8001b78:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20000124 	.word	0x20000124
 8001b8c:	20000134 	.word	0x20000134

08001b90 <timerRun>:

// timerRun
void timerRun(){
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
	// Dung vong lap "for" de xet doi voi tung Timer
	// Voi moi Timer, so chu ki timer_counter se dem nguoc, neu timer_counter == 0 thi timer da dem nguoc ve 0, khi do timer_flag se bao gia tri bang 1
	for (int i = 0; i < NUM_OF_TIMERS; i++) {
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	e01c      	b.n	8001bd6 <timerRun+0x46>
		if (timer_counter[i] > 0){
 8001b9c:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <timerRun+0x58>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	dd13      	ble.n	8001bd0 <timerRun+0x40>
			timer_counter[i]--;
 8001ba8:	4a0f      	ldr	r2, [pc, #60]	; (8001be8 <timerRun+0x58>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb0:	1e5a      	subs	r2, r3, #1
 8001bb2:	490d      	ldr	r1, [pc, #52]	; (8001be8 <timerRun+0x58>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 8001bba:	4a0b      	ldr	r2, [pc, #44]	; (8001be8 <timerRun+0x58>)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	dc04      	bgt.n	8001bd0 <timerRun+0x40>
				timer_flag[i] = 1;
 8001bc6:	4a09      	ldr	r2, [pc, #36]	; (8001bec <timerRun+0x5c>)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2101      	movs	r1, #1
 8001bcc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_OF_TIMERS; i++) {
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b03      	cmp	r3, #3
 8001bda:	dddf      	ble.n	8001b9c <timerRun+0xc>
			}
		}
	}
}
 8001bdc:	bf00      	nop
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr
 8001be8:	20000124 	.word	0x20000124
 8001bec:	20000134 	.word	0x20000134

08001bf0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bf6:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <HAL_MspInit+0x5c>)
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	4a14      	ldr	r2, [pc, #80]	; (8001c4c <HAL_MspInit+0x5c>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6193      	str	r3, [r2, #24]
 8001c02:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <HAL_MspInit+0x5c>)
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <HAL_MspInit+0x5c>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	4a0e      	ldr	r2, [pc, #56]	; (8001c4c <HAL_MspInit+0x5c>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c18:	61d3      	str	r3, [r2, #28]
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <HAL_MspInit+0x5c>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_MspInit+0x60>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	4a04      	ldr	r2, [pc, #16]	; (8001c50 <HAL_MspInit+0x60>)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c42:	bf00      	nop
 8001c44:	3714      	adds	r7, #20
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40010000 	.word	0x40010000

08001c54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c64:	d114      	bne.n	8001c90 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <HAL_TIM_Base_MspInit+0x78>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	4a18      	ldr	r2, [pc, #96]	; (8001ccc <HAL_TIM_Base_MspInit+0x78>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	61d3      	str	r3, [r2, #28]
 8001c72:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <HAL_TIM_Base_MspInit+0x78>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2100      	movs	r1, #0
 8001c82:	201c      	movs	r0, #28
 8001c84:	f000 fa87 	bl	8002196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c88:	201c      	movs	r0, #28
 8001c8a:	f000 faa0 	bl	80021ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c8e:	e018      	b.n	8001cc2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a0e      	ldr	r2, [pc, #56]	; (8001cd0 <HAL_TIM_Base_MspInit+0x7c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d113      	bne.n	8001cc2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <HAL_TIM_Base_MspInit+0x78>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <HAL_TIM_Base_MspInit+0x78>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	61d3      	str	r3, [r2, #28]
 8001ca6:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <HAL_TIM_Base_MspInit+0x78>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	60bb      	str	r3, [r7, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	201d      	movs	r0, #29
 8001cb8:	f000 fa6d 	bl	8002196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cbc:	201d      	movs	r0, #29
 8001cbe:	f000 fa86 	bl	80021ce <HAL_NVIC_EnableIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40000400 	.word	0x40000400

08001cd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 0310 	add.w	r3, r7, #16
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a0f      	ldr	r2, [pc, #60]	; (8001d2c <HAL_TIM_MspPostInit+0x58>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d117      	bne.n	8001d24 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <HAL_TIM_MspPostInit+0x5c>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	4a0d      	ldr	r2, [pc, #52]	; (8001d30 <HAL_TIM_MspPostInit+0x5c>)
 8001cfa:	f043 0304 	orr.w	r3, r3, #4
 8001cfe:	6193      	str	r3, [r2, #24]
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_TIM_MspPostInit+0x5c>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = D12_Pin;
 8001d0c:	2340      	movs	r3, #64	; 0x40
 8001d0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(D12_GPIO_Port, &GPIO_InitStruct);
 8001d18:	f107 0310 	add.w	r3, r7, #16
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <HAL_TIM_MspPostInit+0x60>)
 8001d20:	f000 fb20 	bl	8002364 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d24:	bf00      	nop
 8001d26:	3720      	adds	r7, #32
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40000400 	.word	0x40000400
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40010800 	.word	0x40010800

08001d38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 0310 	add.w	r3, r7, #16
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a19      	ldr	r2, [pc, #100]	; (8001db8 <HAL_UART_MspInit+0x80>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d12b      	bne.n	8001db0 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d58:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <HAL_UART_MspInit+0x84>)
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	4a17      	ldr	r2, [pc, #92]	; (8001dbc <HAL_UART_MspInit+0x84>)
 8001d5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d62:	61d3      	str	r3, [r2, #28]
 8001d64:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <HAL_UART_MspInit+0x84>)
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <HAL_UART_MspInit+0x84>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	4a11      	ldr	r2, [pc, #68]	; (8001dbc <HAL_UART_MspInit+0x84>)
 8001d76:	f043 0304 	orr.w	r3, r3, #4
 8001d7a:	6193      	str	r3, [r2, #24]
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <HAL_UART_MspInit+0x84>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d88:	230c      	movs	r3, #12
 8001d8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d90:	2302      	movs	r3, #2
 8001d92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d94:	f107 0310 	add.w	r3, r7, #16
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4809      	ldr	r0, [pc, #36]	; (8001dc0 <HAL_UART_MspInit+0x88>)
 8001d9c:	f000 fae2 	bl	8002364 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001da0:	2200      	movs	r2, #0
 8001da2:	2100      	movs	r1, #0
 8001da4:	2026      	movs	r0, #38	; 0x26
 8001da6:	f000 f9f6 	bl	8002196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001daa:	2026      	movs	r0, #38	; 0x26
 8001dac:	f000 fa0f 	bl	80021ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001db0:	bf00      	nop
 8001db2:	3720      	adds	r7, #32
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40004400 	.word	0x40004400
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40010800 	.word	0x40010800

08001dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dc8:	e7fe      	b.n	8001dc8 <NMI_Handler+0x4>

08001dca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dce:	e7fe      	b.n	8001dce <HardFault_Handler+0x4>

08001dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <MemManage_Handler+0x4>

08001dd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dda:	e7fe      	b.n	8001dda <BusFault_Handler+0x4>

08001ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de0:	e7fe      	b.n	8001de0 <UsageFault_Handler+0x4>

08001de2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr

08001e06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e0a:	f000 f8d1 	bl	8001fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
	...

08001e14 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e18:	4802      	ldr	r0, [pc, #8]	; (8001e24 <TIM2_IRQHandler+0x10>)
 8001e1a:	f001 fa47 	bl	80032ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000218 	.word	0x20000218

08001e28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <TIM3_IRQHandler+0x10>)
 8001e2e:	f001 fa3d 	bl	80032ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200001d0 	.word	0x200001d0

08001e3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e40:	4802      	ldr	r0, [pc, #8]	; (8001e4c <USART2_IRQHandler+0x10>)
 8001e42:	f002 f905 	bl	8004050 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000158 	.word	0x20000158

08001e50 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001e54:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e58:	f000 fc50 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e68:	4a14      	ldr	r2, [pc, #80]	; (8001ebc <_sbrk+0x5c>)
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <_sbrk+0x60>)
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e74:	4b13      	ldr	r3, [pc, #76]	; (8001ec4 <_sbrk+0x64>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d102      	bne.n	8001e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <_sbrk+0x64>)
 8001e7e:	4a12      	ldr	r2, [pc, #72]	; (8001ec8 <_sbrk+0x68>)
 8001e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d207      	bcs.n	8001ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e90:	f002 fd06 	bl	80048a0 <__errno>
 8001e94:	4603      	mov	r3, r0
 8001e96:	220c      	movs	r2, #12
 8001e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9e:	e009      	b.n	8001eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea0:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <_sbrk+0x64>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ea6:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <_sbrk+0x64>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	4a05      	ldr	r2, [pc, #20]	; (8001ec4 <_sbrk+0x64>)
 8001eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20005000 	.word	0x20005000
 8001ec0:	00000400 	.word	0x00000400
 8001ec4:	20000144 	.word	0x20000144
 8001ec8:	20000278 	.word	0x20000278

08001ecc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed8:	480c      	ldr	r0, [pc, #48]	; (8001f0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eda:	490d      	ldr	r1, [pc, #52]	; (8001f10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001edc:	4a0d      	ldr	r2, [pc, #52]	; (8001f14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee0:	e002      	b.n	8001ee8 <LoopCopyDataInit>

08001ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee6:	3304      	adds	r3, #4

08001ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eec:	d3f9      	bcc.n	8001ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eee:	4a0a      	ldr	r2, [pc, #40]	; (8001f18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ef0:	4c0a      	ldr	r4, [pc, #40]	; (8001f1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef4:	e001      	b.n	8001efa <LoopFillZerobss>

08001ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef8:	3204      	adds	r2, #4

08001efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001efc:	d3fb      	bcc.n	8001ef6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001efe:	f7ff ffe5 	bl	8001ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f02:	f002 fcd3 	bl	80048ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f06:	f7ff fbc5 	bl	8001694 <main>
  bx lr
 8001f0a:	4770      	bx	lr
  ldr r0, =_sdata
 8001f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f10:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001f14:	08005204 	.word	0x08005204
  ldr r2, =_sbss
 8001f18:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001f1c:	20000278 	.word	0x20000278

08001f20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f20:	e7fe      	b.n	8001f20 <ADC1_2_IRQHandler>
	...

08001f24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <HAL_Init+0x28>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a07      	ldr	r2, [pc, #28]	; (8001f4c <HAL_Init+0x28>)
 8001f2e:	f043 0310 	orr.w	r3, r3, #16
 8001f32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f34:	2003      	movs	r0, #3
 8001f36:	f000 f923 	bl	8002180 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f000 f808 	bl	8001f50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f40:	f7ff fe56 	bl	8001bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40022000 	.word	0x40022000

08001f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f58:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_InitTick+0x54>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <HAL_InitTick+0x58>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	4619      	mov	r1, r3
 8001f62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 f93b 	bl	80021ea <HAL_SYSTICK_Config>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e00e      	b.n	8001f9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2b0f      	cmp	r3, #15
 8001f82:	d80a      	bhi.n	8001f9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f84:	2200      	movs	r2, #0
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8c:	f000 f903 	bl	8002196 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f90:	4a06      	ldr	r2, [pc, #24]	; (8001fac <HAL_InitTick+0x5c>)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
 8001f98:	e000      	b.n	8001f9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000060 	.word	0x20000060
 8001fa8:	20000068 	.word	0x20000068
 8001fac:	20000064 	.word	0x20000064

08001fb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb4:	4b05      	ldr	r3, [pc, #20]	; (8001fcc <HAL_IncTick+0x1c>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <HAL_IncTick+0x20>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	4a03      	ldr	r2, [pc, #12]	; (8001fd0 <HAL_IncTick+0x20>)
 8001fc2:	6013      	str	r3, [r2, #0]
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr
 8001fcc:	20000068 	.word	0x20000068
 8001fd0:	20000264 	.word	0x20000264

08001fd4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd8:	4b02      	ldr	r3, [pc, #8]	; (8001fe4 <HAL_GetTick+0x10>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	20000264 	.word	0x20000264

08001fe8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	; (800202c <__NVIC_SetPriorityGrouping+0x44>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002004:	4013      	ands	r3, r2
 8002006:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002010:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002018:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800201a:	4a04      	ldr	r2, [pc, #16]	; (800202c <__NVIC_SetPriorityGrouping+0x44>)
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	60d3      	str	r3, [r2, #12]
}
 8002020:	bf00      	nop
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002034:	4b04      	ldr	r3, [pc, #16]	; (8002048 <__NVIC_GetPriorityGrouping+0x18>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	0a1b      	lsrs	r3, r3, #8
 800203a:	f003 0307 	and.w	r3, r3, #7
}
 800203e:	4618      	mov	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	2b00      	cmp	r3, #0
 800205c:	db0b      	blt.n	8002076 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	f003 021f 	and.w	r2, r3, #31
 8002064:	4906      	ldr	r1, [pc, #24]	; (8002080 <__NVIC_EnableIRQ+0x34>)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	095b      	lsrs	r3, r3, #5
 800206c:	2001      	movs	r0, #1
 800206e:	fa00 f202 	lsl.w	r2, r0, r2
 8002072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr
 8002080:	e000e100 	.word	0xe000e100

08002084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	6039      	str	r1, [r7, #0]
 800208e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002094:	2b00      	cmp	r3, #0
 8002096:	db0a      	blt.n	80020ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	b2da      	uxtb	r2, r3
 800209c:	490c      	ldr	r1, [pc, #48]	; (80020d0 <__NVIC_SetPriority+0x4c>)
 800209e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a2:	0112      	lsls	r2, r2, #4
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	440b      	add	r3, r1
 80020a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020ac:	e00a      	b.n	80020c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	4908      	ldr	r1, [pc, #32]	; (80020d4 <__NVIC_SetPriority+0x50>)
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	3b04      	subs	r3, #4
 80020bc:	0112      	lsls	r2, r2, #4
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	440b      	add	r3, r1
 80020c2:	761a      	strb	r2, [r3, #24]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	e000e100 	.word	0xe000e100
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020d8:	b480      	push	{r7}
 80020da:	b089      	sub	sp, #36	; 0x24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	f1c3 0307 	rsb	r3, r3, #7
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	bf28      	it	cs
 80020f6:	2304      	movcs	r3, #4
 80020f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	3304      	adds	r3, #4
 80020fe:	2b06      	cmp	r3, #6
 8002100:	d902      	bls.n	8002108 <NVIC_EncodePriority+0x30>
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3b03      	subs	r3, #3
 8002106:	e000      	b.n	800210a <NVIC_EncodePriority+0x32>
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800210c:	f04f 32ff 	mov.w	r2, #4294967295
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43da      	mvns	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	401a      	ands	r2, r3
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002120:	f04f 31ff 	mov.w	r1, #4294967295
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	fa01 f303 	lsl.w	r3, r1, r3
 800212a:	43d9      	mvns	r1, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002130:	4313      	orrs	r3, r2
         );
}
 8002132:	4618      	mov	r0, r3
 8002134:	3724      	adds	r7, #36	; 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3b01      	subs	r3, #1
 8002148:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800214c:	d301      	bcc.n	8002152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800214e:	2301      	movs	r3, #1
 8002150:	e00f      	b.n	8002172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002152:	4a0a      	ldr	r2, [pc, #40]	; (800217c <SysTick_Config+0x40>)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3b01      	subs	r3, #1
 8002158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800215a:	210f      	movs	r1, #15
 800215c:	f04f 30ff 	mov.w	r0, #4294967295
 8002160:	f7ff ff90 	bl	8002084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <SysTick_Config+0x40>)
 8002166:	2200      	movs	r2, #0
 8002168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800216a:	4b04      	ldr	r3, [pc, #16]	; (800217c <SysTick_Config+0x40>)
 800216c:	2207      	movs	r2, #7
 800216e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	e000e010 	.word	0xe000e010

08002180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff ff2d 	bl	8001fe8 <__NVIC_SetPriorityGrouping>
}
 800218e:	bf00      	nop
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002196:	b580      	push	{r7, lr}
 8002198:	b086      	sub	sp, #24
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
 80021a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021a8:	f7ff ff42 	bl	8002030 <__NVIC_GetPriorityGrouping>
 80021ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	68b9      	ldr	r1, [r7, #8]
 80021b2:	6978      	ldr	r0, [r7, #20]
 80021b4:	f7ff ff90 	bl	80020d8 <NVIC_EncodePriority>
 80021b8:	4602      	mov	r2, r0
 80021ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ff5f 	bl	8002084 <__NVIC_SetPriority>
}
 80021c6:	bf00      	nop
 80021c8:	3718      	adds	r7, #24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b082      	sub	sp, #8
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	4603      	mov	r3, r0
 80021d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff ff35 	bl	800204c <__NVIC_EnableIRQ>
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b082      	sub	sp, #8
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7ff ffa2 	bl	800213c <SysTick_Config>
 80021f8:	4603      	mov	r3, r0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002202:	b480      	push	{r7}
 8002204:	b085      	sub	sp, #20
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002214:	2b02      	cmp	r3, #2
 8002216:	d008      	beq.n	800222a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2204      	movs	r2, #4
 800221c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e020      	b.n	800226c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 020e 	bic.w	r2, r2, #14
 8002238:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0201 	bic.w	r2, r2, #1
 8002248:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002252:	2101      	movs	r1, #1
 8002254:	fa01 f202 	lsl.w	r2, r1, r2
 8002258:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800226a:	7bfb      	ldrb	r3, [r7, #15]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	bc80      	pop	{r7}
 8002274:	4770      	bx	lr
	...

08002278 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002280:	2300      	movs	r3, #0
 8002282:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800228a:	2b02      	cmp	r3, #2
 800228c:	d005      	beq.n	800229a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2204      	movs	r2, #4
 8002292:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
 8002298:	e051      	b.n	800233e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 020e 	bic.w	r2, r2, #14
 80022a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0201 	bic.w	r2, r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a22      	ldr	r2, [pc, #136]	; (8002348 <HAL_DMA_Abort_IT+0xd0>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d029      	beq.n	8002318 <HAL_DMA_Abort_IT+0xa0>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a20      	ldr	r2, [pc, #128]	; (800234c <HAL_DMA_Abort_IT+0xd4>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d022      	beq.n	8002314 <HAL_DMA_Abort_IT+0x9c>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a1f      	ldr	r2, [pc, #124]	; (8002350 <HAL_DMA_Abort_IT+0xd8>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d01a      	beq.n	800230e <HAL_DMA_Abort_IT+0x96>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1d      	ldr	r2, [pc, #116]	; (8002354 <HAL_DMA_Abort_IT+0xdc>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d012      	beq.n	8002308 <HAL_DMA_Abort_IT+0x90>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a1c      	ldr	r2, [pc, #112]	; (8002358 <HAL_DMA_Abort_IT+0xe0>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d00a      	beq.n	8002302 <HAL_DMA_Abort_IT+0x8a>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a1a      	ldr	r2, [pc, #104]	; (800235c <HAL_DMA_Abort_IT+0xe4>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d102      	bne.n	80022fc <HAL_DMA_Abort_IT+0x84>
 80022f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80022fa:	e00e      	b.n	800231a <HAL_DMA_Abort_IT+0xa2>
 80022fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002300:	e00b      	b.n	800231a <HAL_DMA_Abort_IT+0xa2>
 8002302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002306:	e008      	b.n	800231a <HAL_DMA_Abort_IT+0xa2>
 8002308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800230c:	e005      	b.n	800231a <HAL_DMA_Abort_IT+0xa2>
 800230e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002312:	e002      	b.n	800231a <HAL_DMA_Abort_IT+0xa2>
 8002314:	2310      	movs	r3, #16
 8002316:	e000      	b.n	800231a <HAL_DMA_Abort_IT+0xa2>
 8002318:	2301      	movs	r3, #1
 800231a:	4a11      	ldr	r2, [pc, #68]	; (8002360 <HAL_DMA_Abort_IT+0xe8>)
 800231c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	4798      	blx	r3
    } 
  }
  return status;
 800233e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40020008 	.word	0x40020008
 800234c:	4002001c 	.word	0x4002001c
 8002350:	40020030 	.word	0x40020030
 8002354:	40020044 	.word	0x40020044
 8002358:	40020058 	.word	0x40020058
 800235c:	4002006c 	.word	0x4002006c
 8002360:	40020000 	.word	0x40020000

08002364 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002364:	b480      	push	{r7}
 8002366:	b08b      	sub	sp, #44	; 0x2c
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800236e:	2300      	movs	r3, #0
 8002370:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002372:	2300      	movs	r3, #0
 8002374:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002376:	e169      	b.n	800264c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002378:	2201      	movs	r2, #1
 800237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	429a      	cmp	r2, r3
 8002392:	f040 8158 	bne.w	8002646 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	4a9a      	ldr	r2, [pc, #616]	; (8002604 <HAL_GPIO_Init+0x2a0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d05e      	beq.n	800245e <HAL_GPIO_Init+0xfa>
 80023a0:	4a98      	ldr	r2, [pc, #608]	; (8002604 <HAL_GPIO_Init+0x2a0>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d875      	bhi.n	8002492 <HAL_GPIO_Init+0x12e>
 80023a6:	4a98      	ldr	r2, [pc, #608]	; (8002608 <HAL_GPIO_Init+0x2a4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d058      	beq.n	800245e <HAL_GPIO_Init+0xfa>
 80023ac:	4a96      	ldr	r2, [pc, #600]	; (8002608 <HAL_GPIO_Init+0x2a4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d86f      	bhi.n	8002492 <HAL_GPIO_Init+0x12e>
 80023b2:	4a96      	ldr	r2, [pc, #600]	; (800260c <HAL_GPIO_Init+0x2a8>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d052      	beq.n	800245e <HAL_GPIO_Init+0xfa>
 80023b8:	4a94      	ldr	r2, [pc, #592]	; (800260c <HAL_GPIO_Init+0x2a8>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d869      	bhi.n	8002492 <HAL_GPIO_Init+0x12e>
 80023be:	4a94      	ldr	r2, [pc, #592]	; (8002610 <HAL_GPIO_Init+0x2ac>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d04c      	beq.n	800245e <HAL_GPIO_Init+0xfa>
 80023c4:	4a92      	ldr	r2, [pc, #584]	; (8002610 <HAL_GPIO_Init+0x2ac>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d863      	bhi.n	8002492 <HAL_GPIO_Init+0x12e>
 80023ca:	4a92      	ldr	r2, [pc, #584]	; (8002614 <HAL_GPIO_Init+0x2b0>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d046      	beq.n	800245e <HAL_GPIO_Init+0xfa>
 80023d0:	4a90      	ldr	r2, [pc, #576]	; (8002614 <HAL_GPIO_Init+0x2b0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d85d      	bhi.n	8002492 <HAL_GPIO_Init+0x12e>
 80023d6:	2b12      	cmp	r3, #18
 80023d8:	d82a      	bhi.n	8002430 <HAL_GPIO_Init+0xcc>
 80023da:	2b12      	cmp	r3, #18
 80023dc:	d859      	bhi.n	8002492 <HAL_GPIO_Init+0x12e>
 80023de:	a201      	add	r2, pc, #4	; (adr r2, 80023e4 <HAL_GPIO_Init+0x80>)
 80023e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e4:	0800245f 	.word	0x0800245f
 80023e8:	08002439 	.word	0x08002439
 80023ec:	0800244b 	.word	0x0800244b
 80023f0:	0800248d 	.word	0x0800248d
 80023f4:	08002493 	.word	0x08002493
 80023f8:	08002493 	.word	0x08002493
 80023fc:	08002493 	.word	0x08002493
 8002400:	08002493 	.word	0x08002493
 8002404:	08002493 	.word	0x08002493
 8002408:	08002493 	.word	0x08002493
 800240c:	08002493 	.word	0x08002493
 8002410:	08002493 	.word	0x08002493
 8002414:	08002493 	.word	0x08002493
 8002418:	08002493 	.word	0x08002493
 800241c:	08002493 	.word	0x08002493
 8002420:	08002493 	.word	0x08002493
 8002424:	08002493 	.word	0x08002493
 8002428:	08002441 	.word	0x08002441
 800242c:	08002455 	.word	0x08002455
 8002430:	4a79      	ldr	r2, [pc, #484]	; (8002618 <HAL_GPIO_Init+0x2b4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d013      	beq.n	800245e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002436:	e02c      	b.n	8002492 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	623b      	str	r3, [r7, #32]
          break;
 800243e:	e029      	b.n	8002494 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	3304      	adds	r3, #4
 8002446:	623b      	str	r3, [r7, #32]
          break;
 8002448:	e024      	b.n	8002494 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	3308      	adds	r3, #8
 8002450:	623b      	str	r3, [r7, #32]
          break;
 8002452:	e01f      	b.n	8002494 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	330c      	adds	r3, #12
 800245a:	623b      	str	r3, [r7, #32]
          break;
 800245c:	e01a      	b.n	8002494 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d102      	bne.n	800246c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002466:	2304      	movs	r3, #4
 8002468:	623b      	str	r3, [r7, #32]
          break;
 800246a:	e013      	b.n	8002494 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d105      	bne.n	8002480 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002474:	2308      	movs	r3, #8
 8002476:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69fa      	ldr	r2, [r7, #28]
 800247c:	611a      	str	r2, [r3, #16]
          break;
 800247e:	e009      	b.n	8002494 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002480:	2308      	movs	r3, #8
 8002482:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	69fa      	ldr	r2, [r7, #28]
 8002488:	615a      	str	r2, [r3, #20]
          break;
 800248a:	e003      	b.n	8002494 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800248c:	2300      	movs	r3, #0
 800248e:	623b      	str	r3, [r7, #32]
          break;
 8002490:	e000      	b.n	8002494 <HAL_GPIO_Init+0x130>
          break;
 8002492:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	2bff      	cmp	r3, #255	; 0xff
 8002498:	d801      	bhi.n	800249e <HAL_GPIO_Init+0x13a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	e001      	b.n	80024a2 <HAL_GPIO_Init+0x13e>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3304      	adds	r3, #4
 80024a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	2bff      	cmp	r3, #255	; 0xff
 80024a8:	d802      	bhi.n	80024b0 <HAL_GPIO_Init+0x14c>
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	e002      	b.n	80024b6 <HAL_GPIO_Init+0x152>
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	3b08      	subs	r3, #8
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	210f      	movs	r1, #15
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	fa01 f303 	lsl.w	r3, r1, r3
 80024c4:	43db      	mvns	r3, r3
 80024c6:	401a      	ands	r2, r3
 80024c8:	6a39      	ldr	r1, [r7, #32]
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	fa01 f303 	lsl.w	r3, r1, r3
 80024d0:	431a      	orrs	r2, r3
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f000 80b1 	beq.w	8002646 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024e4:	4b4d      	ldr	r3, [pc, #308]	; (800261c <HAL_GPIO_Init+0x2b8>)
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	4a4c      	ldr	r2, [pc, #304]	; (800261c <HAL_GPIO_Init+0x2b8>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6193      	str	r3, [r2, #24]
 80024f0:	4b4a      	ldr	r3, [pc, #296]	; (800261c <HAL_GPIO_Init+0x2b8>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80024fc:	4a48      	ldr	r2, [pc, #288]	; (8002620 <HAL_GPIO_Init+0x2bc>)
 80024fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002500:	089b      	lsrs	r3, r3, #2
 8002502:	3302      	adds	r3, #2
 8002504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002508:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	220f      	movs	r2, #15
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	4013      	ands	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a40      	ldr	r2, [pc, #256]	; (8002624 <HAL_GPIO_Init+0x2c0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d013      	beq.n	8002550 <HAL_GPIO_Init+0x1ec>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a3f      	ldr	r2, [pc, #252]	; (8002628 <HAL_GPIO_Init+0x2c4>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d00d      	beq.n	800254c <HAL_GPIO_Init+0x1e8>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a3e      	ldr	r2, [pc, #248]	; (800262c <HAL_GPIO_Init+0x2c8>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d007      	beq.n	8002548 <HAL_GPIO_Init+0x1e4>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a3d      	ldr	r2, [pc, #244]	; (8002630 <HAL_GPIO_Init+0x2cc>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d101      	bne.n	8002544 <HAL_GPIO_Init+0x1e0>
 8002540:	2303      	movs	r3, #3
 8002542:	e006      	b.n	8002552 <HAL_GPIO_Init+0x1ee>
 8002544:	2304      	movs	r3, #4
 8002546:	e004      	b.n	8002552 <HAL_GPIO_Init+0x1ee>
 8002548:	2302      	movs	r3, #2
 800254a:	e002      	b.n	8002552 <HAL_GPIO_Init+0x1ee>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <HAL_GPIO_Init+0x1ee>
 8002550:	2300      	movs	r3, #0
 8002552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002554:	f002 0203 	and.w	r2, r2, #3
 8002558:	0092      	lsls	r2, r2, #2
 800255a:	4093      	lsls	r3, r2
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	4313      	orrs	r3, r2
 8002560:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002562:	492f      	ldr	r1, [pc, #188]	; (8002620 <HAL_GPIO_Init+0x2bc>)
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	089b      	lsrs	r3, r3, #2
 8002568:	3302      	adds	r3, #2
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d006      	beq.n	800258a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800257c:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	492c      	ldr	r1, [pc, #176]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	4313      	orrs	r3, r2
 8002586:	600b      	str	r3, [r1, #0]
 8002588:	e006      	b.n	8002598 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800258a:	4b2a      	ldr	r3, [pc, #168]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	43db      	mvns	r3, r3
 8002592:	4928      	ldr	r1, [pc, #160]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 8002594:	4013      	ands	r3, r2
 8002596:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d006      	beq.n	80025b2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025a4:	4b23      	ldr	r3, [pc, #140]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	4922      	ldr	r1, [pc, #136]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	604b      	str	r3, [r1, #4]
 80025b0:	e006      	b.n	80025c0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025b2:	4b20      	ldr	r3, [pc, #128]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	43db      	mvns	r3, r3
 80025ba:	491e      	ldr	r1, [pc, #120]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025bc:	4013      	ands	r3, r2
 80025be:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d006      	beq.n	80025da <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025cc:	4b19      	ldr	r3, [pc, #100]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	4918      	ldr	r1, [pc, #96]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	608b      	str	r3, [r1, #8]
 80025d8:	e006      	b.n	80025e8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025da:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	4914      	ldr	r1, [pc, #80]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025e4:	4013      	ands	r3, r2
 80025e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d021      	beq.n	8002638 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025f4:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025f6:	68da      	ldr	r2, [r3, #12]
 80025f8:	490e      	ldr	r1, [pc, #56]	; (8002634 <HAL_GPIO_Init+0x2d0>)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	60cb      	str	r3, [r1, #12]
 8002600:	e021      	b.n	8002646 <HAL_GPIO_Init+0x2e2>
 8002602:	bf00      	nop
 8002604:	10320000 	.word	0x10320000
 8002608:	10310000 	.word	0x10310000
 800260c:	10220000 	.word	0x10220000
 8002610:	10210000 	.word	0x10210000
 8002614:	10120000 	.word	0x10120000
 8002618:	10110000 	.word	0x10110000
 800261c:	40021000 	.word	0x40021000
 8002620:	40010000 	.word	0x40010000
 8002624:	40010800 	.word	0x40010800
 8002628:	40010c00 	.word	0x40010c00
 800262c:	40011000 	.word	0x40011000
 8002630:	40011400 	.word	0x40011400
 8002634:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <HAL_GPIO_Init+0x304>)
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	43db      	mvns	r3, r3
 8002640:	4909      	ldr	r1, [pc, #36]	; (8002668 <HAL_GPIO_Init+0x304>)
 8002642:	4013      	ands	r3, r2
 8002644:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002648:	3301      	adds	r3, #1
 800264a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	fa22 f303 	lsr.w	r3, r2, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	f47f ae8e 	bne.w	8002378 <HAL_GPIO_Init+0x14>
  }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	372c      	adds	r7, #44	; 0x2c
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	40010400 	.word	0x40010400

0800266c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	887b      	ldrh	r3, [r7, #2]
 800267e:	4013      	ands	r3, r2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d002      	beq.n	800268a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
 8002688:	e001      	b.n	800268e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800268a:	2300      	movs	r3, #0
 800268c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800268e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	807b      	strh	r3, [r7, #2]
 80026a6:	4613      	mov	r3, r2
 80026a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026aa:	787b      	ldrb	r3, [r7, #1]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026b0:	887a      	ldrh	r2, [r7, #2]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026b6:	e003      	b.n	80026c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026b8:	887b      	ldrh	r3, [r7, #2]
 80026ba:	041a      	lsls	r2, r3, #16
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	611a      	str	r2, [r3, #16]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr

080026ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b085      	sub	sp, #20
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
 80026d2:	460b      	mov	r3, r1
 80026d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026dc:	887a      	ldrh	r2, [r7, #2]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4013      	ands	r3, r2
 80026e2:	041a      	lsls	r2, r3, #16
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	43d9      	mvns	r1, r3
 80026e8:	887b      	ldrh	r3, [r7, #2]
 80026ea:	400b      	ands	r3, r1
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	611a      	str	r2, [r3, #16]
}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002706:	4b08      	ldr	r3, [pc, #32]	; (8002728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002708:	695a      	ldr	r2, [r3, #20]
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	4013      	ands	r3, r2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d006      	beq.n	8002720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002712:	4a05      	ldr	r2, [pc, #20]	; (8002728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	4618      	mov	r0, r3
 800271c:	f000 f806 	bl	800272c <HAL_GPIO_EXTI_Callback>
  }
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40010400 	.word	0x40010400

0800272c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr

08002740 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e26c      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8087 	beq.w	800286e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002760:	4b92      	ldr	r3, [pc, #584]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 030c 	and.w	r3, r3, #12
 8002768:	2b04      	cmp	r3, #4
 800276a:	d00c      	beq.n	8002786 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800276c:	4b8f      	ldr	r3, [pc, #572]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 030c 	and.w	r3, r3, #12
 8002774:	2b08      	cmp	r3, #8
 8002776:	d112      	bne.n	800279e <HAL_RCC_OscConfig+0x5e>
 8002778:	4b8c      	ldr	r3, [pc, #560]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002784:	d10b      	bne.n	800279e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002786:	4b89      	ldr	r3, [pc, #548]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d06c      	beq.n	800286c <HAL_RCC_OscConfig+0x12c>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d168      	bne.n	800286c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e246      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027a6:	d106      	bne.n	80027b6 <HAL_RCC_OscConfig+0x76>
 80027a8:	4b80      	ldr	r3, [pc, #512]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a7f      	ldr	r2, [pc, #508]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027b2:	6013      	str	r3, [r2, #0]
 80027b4:	e02e      	b.n	8002814 <HAL_RCC_OscConfig+0xd4>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10c      	bne.n	80027d8 <HAL_RCC_OscConfig+0x98>
 80027be:	4b7b      	ldr	r3, [pc, #492]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a7a      	ldr	r2, [pc, #488]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	4b78      	ldr	r3, [pc, #480]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a77      	ldr	r2, [pc, #476]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	e01d      	b.n	8002814 <HAL_RCC_OscConfig+0xd4>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027e0:	d10c      	bne.n	80027fc <HAL_RCC_OscConfig+0xbc>
 80027e2:	4b72      	ldr	r3, [pc, #456]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a71      	ldr	r2, [pc, #452]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	4b6f      	ldr	r3, [pc, #444]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a6e      	ldr	r2, [pc, #440]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e00b      	b.n	8002814 <HAL_RCC_OscConfig+0xd4>
 80027fc:	4b6b      	ldr	r3, [pc, #428]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a6a      	ldr	r2, [pc, #424]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002806:	6013      	str	r3, [r2, #0]
 8002808:	4b68      	ldr	r3, [pc, #416]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a67      	ldr	r2, [pc, #412]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 800280e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002812:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d013      	beq.n	8002844 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7ff fbda 	bl	8001fd4 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002824:	f7ff fbd6 	bl	8001fd4 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b64      	cmp	r3, #100	; 0x64
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e1fa      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002836:	4b5d      	ldr	r3, [pc, #372]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0xe4>
 8002842:	e014      	b.n	800286e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7ff fbc6 	bl	8001fd4 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800284c:	f7ff fbc2 	bl	8001fd4 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	; 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e1e6      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285e:	4b53      	ldr	r3, [pc, #332]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f0      	bne.n	800284c <HAL_RCC_OscConfig+0x10c>
 800286a:	e000      	b.n	800286e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d063      	beq.n	8002942 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800287a:	4b4c      	ldr	r3, [pc, #304]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00b      	beq.n	800289e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002886:	4b49      	ldr	r3, [pc, #292]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f003 030c 	and.w	r3, r3, #12
 800288e:	2b08      	cmp	r3, #8
 8002890:	d11c      	bne.n	80028cc <HAL_RCC_OscConfig+0x18c>
 8002892:	4b46      	ldr	r3, [pc, #280]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d116      	bne.n	80028cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289e:	4b43      	ldr	r3, [pc, #268]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <HAL_RCC_OscConfig+0x176>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d001      	beq.n	80028b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e1ba      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b6:	4b3d      	ldr	r3, [pc, #244]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	4939      	ldr	r1, [pc, #228]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ca:	e03a      	b.n	8002942 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d020      	beq.n	8002916 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d4:	4b36      	ldr	r3, [pc, #216]	; (80029b0 <HAL_RCC_OscConfig+0x270>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028da:	f7ff fb7b 	bl	8001fd4 <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028e2:	f7ff fb77 	bl	8001fd4 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e19b      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f4:	4b2d      	ldr	r3, [pc, #180]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0f0      	beq.n	80028e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002900:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4927      	ldr	r1, [pc, #156]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]
 8002914:	e015      	b.n	8002942 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002916:	4b26      	ldr	r3, [pc, #152]	; (80029b0 <HAL_RCC_OscConfig+0x270>)
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291c:	f7ff fb5a 	bl	8001fd4 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002924:	f7ff fb56 	bl	8001fd4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e17a      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002936:	4b1d      	ldr	r3, [pc, #116]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f0      	bne.n	8002924 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0308 	and.w	r3, r3, #8
 800294a:	2b00      	cmp	r3, #0
 800294c:	d03a      	beq.n	80029c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d019      	beq.n	800298a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002956:	4b17      	ldr	r3, [pc, #92]	; (80029b4 <HAL_RCC_OscConfig+0x274>)
 8002958:	2201      	movs	r2, #1
 800295a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800295c:	f7ff fb3a 	bl	8001fd4 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002964:	f7ff fb36 	bl	8001fd4 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e15a      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002976:	4b0d      	ldr	r3, [pc, #52]	; (80029ac <HAL_RCC_OscConfig+0x26c>)
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d0f0      	beq.n	8002964 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002982:	2001      	movs	r0, #1
 8002984:	f000 fad8 	bl	8002f38 <RCC_Delay>
 8002988:	e01c      	b.n	80029c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <HAL_RCC_OscConfig+0x274>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002990:	f7ff fb20 	bl	8001fd4 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002996:	e00f      	b.n	80029b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002998:	f7ff fb1c 	bl	8001fd4 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d908      	bls.n	80029b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e140      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	42420000 	.word	0x42420000
 80029b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b8:	4b9e      	ldr	r3, [pc, #632]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d1e9      	bne.n	8002998 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f000 80a6 	beq.w	8002b1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029d2:	2300      	movs	r3, #0
 80029d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029d6:	4b97      	ldr	r3, [pc, #604]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10d      	bne.n	80029fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029e2:	4b94      	ldr	r3, [pc, #592]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	4a93      	ldr	r2, [pc, #588]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 80029e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ec:	61d3      	str	r3, [r2, #28]
 80029ee:	4b91      	ldr	r3, [pc, #580]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029fa:	2301      	movs	r3, #1
 80029fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029fe:	4b8e      	ldr	r3, [pc, #568]	; (8002c38 <HAL_RCC_OscConfig+0x4f8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d118      	bne.n	8002a3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a0a:	4b8b      	ldr	r3, [pc, #556]	; (8002c38 <HAL_RCC_OscConfig+0x4f8>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a8a      	ldr	r2, [pc, #552]	; (8002c38 <HAL_RCC_OscConfig+0x4f8>)
 8002a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a16:	f7ff fadd 	bl	8001fd4 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a1e:	f7ff fad9 	bl	8001fd4 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b64      	cmp	r3, #100	; 0x64
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e0fd      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a30:	4b81      	ldr	r3, [pc, #516]	; (8002c38 <HAL_RCC_OscConfig+0x4f8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d106      	bne.n	8002a52 <HAL_RCC_OscConfig+0x312>
 8002a44:	4b7b      	ldr	r3, [pc, #492]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	4a7a      	ldr	r2, [pc, #488]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a4a:	f043 0301 	orr.w	r3, r3, #1
 8002a4e:	6213      	str	r3, [r2, #32]
 8002a50:	e02d      	b.n	8002aae <HAL_RCC_OscConfig+0x36e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10c      	bne.n	8002a74 <HAL_RCC_OscConfig+0x334>
 8002a5a:	4b76      	ldr	r3, [pc, #472]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	4a75      	ldr	r2, [pc, #468]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a60:	f023 0301 	bic.w	r3, r3, #1
 8002a64:	6213      	str	r3, [r2, #32]
 8002a66:	4b73      	ldr	r3, [pc, #460]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	4a72      	ldr	r2, [pc, #456]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a6c:	f023 0304 	bic.w	r3, r3, #4
 8002a70:	6213      	str	r3, [r2, #32]
 8002a72:	e01c      	b.n	8002aae <HAL_RCC_OscConfig+0x36e>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	2b05      	cmp	r3, #5
 8002a7a:	d10c      	bne.n	8002a96 <HAL_RCC_OscConfig+0x356>
 8002a7c:	4b6d      	ldr	r3, [pc, #436]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	4a6c      	ldr	r2, [pc, #432]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a82:	f043 0304 	orr.w	r3, r3, #4
 8002a86:	6213      	str	r3, [r2, #32]
 8002a88:	4b6a      	ldr	r3, [pc, #424]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	4a69      	ldr	r2, [pc, #420]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a8e:	f043 0301 	orr.w	r3, r3, #1
 8002a92:	6213      	str	r3, [r2, #32]
 8002a94:	e00b      	b.n	8002aae <HAL_RCC_OscConfig+0x36e>
 8002a96:	4b67      	ldr	r3, [pc, #412]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	4a66      	ldr	r2, [pc, #408]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002a9c:	f023 0301 	bic.w	r3, r3, #1
 8002aa0:	6213      	str	r3, [r2, #32]
 8002aa2:	4b64      	ldr	r3, [pc, #400]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	4a63      	ldr	r2, [pc, #396]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002aa8:	f023 0304 	bic.w	r3, r3, #4
 8002aac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d015      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab6:	f7ff fa8d 	bl	8001fd4 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002abc:	e00a      	b.n	8002ad4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002abe:	f7ff fa89 	bl	8001fd4 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e0ab      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad4:	4b57      	ldr	r3, [pc, #348]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0ee      	beq.n	8002abe <HAL_RCC_OscConfig+0x37e>
 8002ae0:	e014      	b.n	8002b0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae2:	f7ff fa77 	bl	8001fd4 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ae8:	e00a      	b.n	8002b00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aea:	f7ff fa73 	bl	8001fd4 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e095      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b00:	4b4c      	ldr	r3, [pc, #304]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1ee      	bne.n	8002aea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b0c:	7dfb      	ldrb	r3, [r7, #23]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d105      	bne.n	8002b1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b12:	4b48      	ldr	r3, [pc, #288]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	4a47      	ldr	r2, [pc, #284]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f000 8081 	beq.w	8002c2a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b28:	4b42      	ldr	r3, [pc, #264]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 030c 	and.w	r3, r3, #12
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d061      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d146      	bne.n	8002bca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3c:	4b3f      	ldr	r3, [pc, #252]	; (8002c3c <HAL_RCC_OscConfig+0x4fc>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b42:	f7ff fa47 	bl	8001fd4 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4a:	f7ff fa43 	bl	8001fd4 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e067      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b5c:	4b35      	ldr	r3, [pc, #212]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1f0      	bne.n	8002b4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b70:	d108      	bne.n	8002b84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b72:	4b30      	ldr	r3, [pc, #192]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	492d      	ldr	r1, [pc, #180]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b84:	4b2b      	ldr	r3, [pc, #172]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a19      	ldr	r1, [r3, #32]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	430b      	orrs	r3, r1
 8002b96:	4927      	ldr	r1, [pc, #156]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9c:	4b27      	ldr	r3, [pc, #156]	; (8002c3c <HAL_RCC_OscConfig+0x4fc>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba2:	f7ff fa17 	bl	8001fd4 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002baa:	f7ff fa13 	bl	8001fd4 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e037      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f0      	beq.n	8002baa <HAL_RCC_OscConfig+0x46a>
 8002bc8:	e02f      	b.n	8002c2a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bca:	4b1c      	ldr	r3, [pc, #112]	; (8002c3c <HAL_RCC_OscConfig+0x4fc>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7ff fa00 	bl	8001fd4 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd8:	f7ff f9fc 	bl	8001fd4 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e020      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bea:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x498>
 8002bf6:	e018      	b.n	8002c2a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d101      	bne.n	8002c04 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e013      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c04:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <HAL_RCC_OscConfig+0x4f4>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d106      	bne.n	8002c26 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d001      	beq.n	8002c2a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e000      	b.n	8002c2c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40007000 	.word	0x40007000
 8002c3c:	42420060 	.word	0x42420060

08002c40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0d0      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c54:	4b6a      	ldr	r3, [pc, #424]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d910      	bls.n	8002c84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c62:	4b67      	ldr	r3, [pc, #412]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f023 0207 	bic.w	r2, r3, #7
 8002c6a:	4965      	ldr	r1, [pc, #404]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c72:	4b63      	ldr	r3, [pc, #396]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0b8      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d020      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c9c:	4b59      	ldr	r3, [pc, #356]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	4a58      	ldr	r2, [pc, #352]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ca6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cb4:	4b53      	ldr	r3, [pc, #332]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	4a52      	ldr	r2, [pc, #328]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002cbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc0:	4b50      	ldr	r3, [pc, #320]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	494d      	ldr	r1, [pc, #308]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d040      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d107      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ce6:	4b47      	ldr	r3, [pc, #284]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d115      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e07f      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d107      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cfe:	4b41      	ldr	r3, [pc, #260]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d109      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e073      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0e:	4b3d      	ldr	r3, [pc, #244]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e06b      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d1e:	4b39      	ldr	r3, [pc, #228]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f023 0203 	bic.w	r2, r3, #3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	4936      	ldr	r1, [pc, #216]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d30:	f7ff f950 	bl	8001fd4 <HAL_GetTick>
 8002d34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d36:	e00a      	b.n	8002d4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d38:	f7ff f94c 	bl	8001fd4 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e053      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4e:	4b2d      	ldr	r3, [pc, #180]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f003 020c 	and.w	r2, r3, #12
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d1eb      	bne.n	8002d38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d60:	4b27      	ldr	r3, [pc, #156]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d210      	bcs.n	8002d90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6e:	4b24      	ldr	r3, [pc, #144]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 0207 	bic.w	r2, r3, #7
 8002d76:	4922      	ldr	r1, [pc, #136]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7e:	4b20      	ldr	r3, [pc, #128]	; (8002e00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d001      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e032      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d008      	beq.n	8002dae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d9c:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	4916      	ldr	r1, [pc, #88]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0308 	and.w	r3, r3, #8
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d009      	beq.n	8002dce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dba:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	490e      	ldr	r1, [pc, #56]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dce:	f000 f821 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	091b      	lsrs	r3, r3, #4
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	490a      	ldr	r1, [pc, #40]	; (8002e08 <HAL_RCC_ClockConfig+0x1c8>)
 8002de0:	5ccb      	ldrb	r3, [r1, r3]
 8002de2:	fa22 f303 	lsr.w	r3, r2, r3
 8002de6:	4a09      	ldr	r2, [pc, #36]	; (8002e0c <HAL_RCC_ClockConfig+0x1cc>)
 8002de8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dea:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <HAL_RCC_ClockConfig+0x1d0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff f8ae 	bl	8001f50 <HAL_InitTick>

  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40022000 	.word	0x40022000
 8002e04:	40021000 	.word	0x40021000
 8002e08:	080051b0 	.word	0x080051b0
 8002e0c:	20000060 	.word	0x20000060
 8002e10:	20000064 	.word	0x20000064

08002e14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e14:	b490      	push	{r4, r7}
 8002e16:	b08a      	sub	sp, #40	; 0x28
 8002e18:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e1a:	4b2a      	ldr	r3, [pc, #168]	; (8002ec4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e1c:	1d3c      	adds	r4, r7, #4
 8002e1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e24:	f240 2301 	movw	r3, #513	; 0x201
 8002e28:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61fb      	str	r3, [r7, #28]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61bb      	str	r3, [r7, #24]
 8002e32:	2300      	movs	r3, #0
 8002e34:	627b      	str	r3, [r7, #36]	; 0x24
 8002e36:	2300      	movs	r3, #0
 8002e38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e3e:	4b22      	ldr	r3, [pc, #136]	; (8002ec8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	f003 030c 	and.w	r3, r3, #12
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d002      	beq.n	8002e54 <HAL_RCC_GetSysClockFreq+0x40>
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d003      	beq.n	8002e5a <HAL_RCC_GetSysClockFreq+0x46>
 8002e52:	e02d      	b.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e54:	4b1d      	ldr	r3, [pc, #116]	; (8002ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e56:	623b      	str	r3, [r7, #32]
      break;
 8002e58:	e02d      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	0c9b      	lsrs	r3, r3, #18
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e66:	4413      	add	r3, r2
 8002e68:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002e6c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d013      	beq.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e78:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	0c5b      	lsrs	r3, r3, #17
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e86:	4413      	add	r3, r2
 8002e88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002e8c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	4a0e      	ldr	r2, [pc, #56]	; (8002ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e92:	fb02 f203 	mul.w	r2, r2, r3
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e9e:	e004      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	4a0b      	ldr	r2, [pc, #44]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ea4:	fb02 f303 	mul.w	r3, r2, r3
 8002ea8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	623b      	str	r3, [r7, #32]
      break;
 8002eae:	e002      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eb2:	623b      	str	r3, [r7, #32]
      break;
 8002eb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3728      	adds	r7, #40	; 0x28
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc90      	pop	{r4, r7}
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	080051a0 	.word	0x080051a0
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	007a1200 	.word	0x007a1200
 8002ed0:	003d0900 	.word	0x003d0900

08002ed4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed8:	4b02      	ldr	r3, [pc, #8]	; (8002ee4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eda:	681b      	ldr	r3, [r3, #0]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr
 8002ee4:	20000060 	.word	0x20000060

08002ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eec:	f7ff fff2 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	0a1b      	lsrs	r3, r3, #8
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4903      	ldr	r1, [pc, #12]	; (8002f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	080051c0 	.word	0x080051c0

08002f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f14:	f7ff ffde 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	0adb      	lsrs	r3, r3, #11
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	4903      	ldr	r1, [pc, #12]	; (8002f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f26:	5ccb      	ldrb	r3, [r1, r3]
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40021000 	.word	0x40021000
 8002f34:	080051c0 	.word	0x080051c0

08002f38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f40:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <RCC_Delay+0x34>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <RCC_Delay+0x38>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0a5b      	lsrs	r3, r3, #9
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	fb02 f303 	mul.w	r3, r2, r3
 8002f52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f54:	bf00      	nop
  }
  while (Delay --);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e5a      	subs	r2, r3, #1
 8002f5a:	60fa      	str	r2, [r7, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f9      	bne.n	8002f54 <RCC_Delay+0x1c>
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr
 8002f6c:	20000060 	.word	0x20000060
 8002f70:	10624dd3 	.word	0x10624dd3

08002f74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e041      	b.n	800300a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fe fe5a 	bl	8001c54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3304      	adds	r3, #4
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4610      	mov	r0, r2
 8002fb4:	f000 fc28 	bl	8003808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
	...

08003014 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d001      	beq.n	800302c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e03a      	b.n	80030a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0201 	orr.w	r2, r2, #1
 8003042:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a18      	ldr	r2, [pc, #96]	; (80030ac <HAL_TIM_Base_Start_IT+0x98>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00e      	beq.n	800306c <HAL_TIM_Base_Start_IT+0x58>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003056:	d009      	beq.n	800306c <HAL_TIM_Base_Start_IT+0x58>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a14      	ldr	r2, [pc, #80]	; (80030b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d004      	beq.n	800306c <HAL_TIM_Base_Start_IT+0x58>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a13      	ldr	r2, [pc, #76]	; (80030b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d111      	bne.n	8003090 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b06      	cmp	r3, #6
 800307c:	d010      	beq.n	80030a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f042 0201 	orr.w	r2, r2, #1
 800308c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800308e:	e007      	b.n	80030a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr
 80030ac:	40012c00 	.word	0x40012c00
 80030b0:	40000400 	.word	0x40000400
 80030b4:	40000800 	.word	0x40000800

080030b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e041      	b.n	800314e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d106      	bne.n	80030e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f839 	bl	8003156 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3304      	adds	r3, #4
 80030f4:	4619      	mov	r1, r3
 80030f6:	4610      	mov	r0, r2
 80030f8:	f000 fb86 	bl	8003808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr

08003168 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d109      	bne.n	800318c <HAL_TIM_PWM_Start+0x24>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b01      	cmp	r3, #1
 8003182:	bf14      	ite	ne
 8003184:	2301      	movne	r3, #1
 8003186:	2300      	moveq	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	e022      	b.n	80031d2 <HAL_TIM_PWM_Start+0x6a>
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2b04      	cmp	r3, #4
 8003190:	d109      	bne.n	80031a6 <HAL_TIM_PWM_Start+0x3e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b01      	cmp	r3, #1
 800319c:	bf14      	ite	ne
 800319e:	2301      	movne	r3, #1
 80031a0:	2300      	moveq	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	e015      	b.n	80031d2 <HAL_TIM_PWM_Start+0x6a>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	d109      	bne.n	80031c0 <HAL_TIM_PWM_Start+0x58>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	bf14      	ite	ne
 80031b8:	2301      	movne	r3, #1
 80031ba:	2300      	moveq	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e008      	b.n	80031d2 <HAL_TIM_PWM_Start+0x6a>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	bf14      	ite	ne
 80031cc:	2301      	movne	r3, #1
 80031ce:	2300      	moveq	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e05e      	b.n	8003298 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d104      	bne.n	80031ea <HAL_TIM_PWM_Start+0x82>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2202      	movs	r2, #2
 80031e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031e8:	e013      	b.n	8003212 <HAL_TIM_PWM_Start+0xaa>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d104      	bne.n	80031fa <HAL_TIM_PWM_Start+0x92>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2202      	movs	r2, #2
 80031f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031f8:	e00b      	b.n	8003212 <HAL_TIM_PWM_Start+0xaa>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d104      	bne.n	800320a <HAL_TIM_PWM_Start+0xa2>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2202      	movs	r2, #2
 8003204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003208:	e003      	b.n	8003212 <HAL_TIM_PWM_Start+0xaa>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2202      	movs	r2, #2
 800320e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2201      	movs	r2, #1
 8003218:	6839      	ldr	r1, [r7, #0]
 800321a:	4618      	mov	r0, r3
 800321c:	f000 fd74 	bl	8003d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a1e      	ldr	r2, [pc, #120]	; (80032a0 <HAL_TIM_PWM_Start+0x138>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d107      	bne.n	800323a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003238:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a18      	ldr	r2, [pc, #96]	; (80032a0 <HAL_TIM_PWM_Start+0x138>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d00e      	beq.n	8003262 <HAL_TIM_PWM_Start+0xfa>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800324c:	d009      	beq.n	8003262 <HAL_TIM_PWM_Start+0xfa>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a14      	ldr	r2, [pc, #80]	; (80032a4 <HAL_TIM_PWM_Start+0x13c>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d004      	beq.n	8003262 <HAL_TIM_PWM_Start+0xfa>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a12      	ldr	r2, [pc, #72]	; (80032a8 <HAL_TIM_PWM_Start+0x140>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d111      	bne.n	8003286 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2b06      	cmp	r3, #6
 8003272:	d010      	beq.n	8003296 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0201 	orr.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003284:	e007      	b.n	8003296 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40012c00 	.word	0x40012c00
 80032a4:	40000400 	.word	0x40000400
 80032a8:	40000800 	.word	0x40000800

080032ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d122      	bne.n	8003308 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d11b      	bne.n	8003308 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 0202 	mvn.w	r2, #2
 80032d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fa6f 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 80032f4:	e005      	b.n	8003302 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 fa62 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 fa71 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	f003 0304 	and.w	r3, r3, #4
 8003312:	2b04      	cmp	r3, #4
 8003314:	d122      	bne.n	800335c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b04      	cmp	r3, #4
 8003322:	d11b      	bne.n	800335c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f06f 0204 	mvn.w	r2, #4
 800332c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2202      	movs	r2, #2
 8003332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 fa45 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 8003348:	e005      	b.n	8003356 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fa38 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 fa47 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b08      	cmp	r3, #8
 8003368:	d122      	bne.n	80033b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b08      	cmp	r3, #8
 8003376:	d11b      	bne.n	80033b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f06f 0208 	mvn.w	r2, #8
 8003380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2204      	movs	r2, #4
 8003386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 fa1b 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 800339c:	e005      	b.n	80033aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 fa0e 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fa1d 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	f003 0310 	and.w	r3, r3, #16
 80033ba:	2b10      	cmp	r3, #16
 80033bc:	d122      	bne.n	8003404 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	2b10      	cmp	r3, #16
 80033ca:	d11b      	bne.n	8003404 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f06f 0210 	mvn.w	r2, #16
 80033d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2208      	movs	r2, #8
 80033da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d003      	beq.n	80033f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f9f1 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 80033f0:	e005      	b.n	80033fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 f9e4 	bl	80037c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f9f3 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b01      	cmp	r3, #1
 8003410:	d10e      	bne.n	8003430 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	d107      	bne.n	8003430 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f06f 0201 	mvn.w	r2, #1
 8003428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7fe fb68 	bl	8001b00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343a:	2b80      	cmp	r3, #128	; 0x80
 800343c:	d10e      	bne.n	800345c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003448:	2b80      	cmp	r3, #128	; 0x80
 800344a:	d107      	bne.n	800345c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fce1 	bl	8003e1e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003466:	2b40      	cmp	r3, #64	; 0x40
 8003468:	d10e      	bne.n	8003488 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003474:	2b40      	cmp	r3, #64	; 0x40
 8003476:	d107      	bne.n	8003488 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f9b7 	bl	80037f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b20      	cmp	r3, #32
 8003494:	d10e      	bne.n	80034b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f003 0320 	and.w	r3, r3, #32
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	d107      	bne.n	80034b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f06f 0220 	mvn.w	r2, #32
 80034ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fcac 	bl	8003e0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034b4:	bf00      	nop
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d101      	bne.n	80034d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80034d2:	2302      	movs	r3, #2
 80034d4:	e0ac      	b.n	8003630 <HAL_TIM_PWM_ConfigChannel+0x174>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b0c      	cmp	r3, #12
 80034e2:	f200 809f 	bhi.w	8003624 <HAL_TIM_PWM_ConfigChannel+0x168>
 80034e6:	a201      	add	r2, pc, #4	; (adr r2, 80034ec <HAL_TIM_PWM_ConfigChannel+0x30>)
 80034e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ec:	08003521 	.word	0x08003521
 80034f0:	08003625 	.word	0x08003625
 80034f4:	08003625 	.word	0x08003625
 80034f8:	08003625 	.word	0x08003625
 80034fc:	08003561 	.word	0x08003561
 8003500:	08003625 	.word	0x08003625
 8003504:	08003625 	.word	0x08003625
 8003508:	08003625 	.word	0x08003625
 800350c:	080035a3 	.word	0x080035a3
 8003510:	08003625 	.word	0x08003625
 8003514:	08003625 	.word	0x08003625
 8003518:	08003625 	.word	0x08003625
 800351c:	080035e3 	.word	0x080035e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68b9      	ldr	r1, [r7, #8]
 8003526:	4618      	mov	r0, r3
 8003528:	f000 f9d0 	bl	80038cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699a      	ldr	r2, [r3, #24]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f042 0208 	orr.w	r2, r2, #8
 800353a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	699a      	ldr	r2, [r3, #24]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0204 	bic.w	r2, r2, #4
 800354a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6999      	ldr	r1, [r3, #24]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	619a      	str	r2, [r3, #24]
      break;
 800355e:	e062      	b.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68b9      	ldr	r1, [r7, #8]
 8003566:	4618      	mov	r0, r3
 8003568:	f000 fa16 	bl	8003998 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	699a      	ldr	r2, [r3, #24]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699a      	ldr	r2, [r3, #24]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6999      	ldr	r1, [r3, #24]
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	021a      	lsls	r2, r3, #8
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	619a      	str	r2, [r3, #24]
      break;
 80035a0:	e041      	b.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68b9      	ldr	r1, [r7, #8]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fa5f 	bl	8003a6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	69da      	ldr	r2, [r3, #28]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 0208 	orr.w	r2, r2, #8
 80035bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	69da      	ldr	r2, [r3, #28]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0204 	bic.w	r2, r2, #4
 80035cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69d9      	ldr	r1, [r3, #28]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	61da      	str	r2, [r3, #28]
      break;
 80035e0:	e021      	b.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68b9      	ldr	r1, [r7, #8]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 faa9 	bl	8003b40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69da      	ldr	r2, [r3, #28]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	69da      	ldr	r2, [r3, #28]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800360c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	69d9      	ldr	r1, [r3, #28]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	021a      	lsls	r2, r3, #8
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	61da      	str	r2, [r3, #28]
      break;
 8003622:	e000      	b.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003624:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003648:	2b01      	cmp	r3, #1
 800364a:	d101      	bne.n	8003650 <HAL_TIM_ConfigClockSource+0x18>
 800364c:	2302      	movs	r3, #2
 800364e:	e0b3      	b.n	80037b8 <HAL_TIM_ConfigClockSource+0x180>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800366e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003676:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003688:	d03e      	beq.n	8003708 <HAL_TIM_ConfigClockSource+0xd0>
 800368a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800368e:	f200 8087 	bhi.w	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 8003692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003696:	f000 8085 	beq.w	80037a4 <HAL_TIM_ConfigClockSource+0x16c>
 800369a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800369e:	d87f      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036a0:	2b70      	cmp	r3, #112	; 0x70
 80036a2:	d01a      	beq.n	80036da <HAL_TIM_ConfigClockSource+0xa2>
 80036a4:	2b70      	cmp	r3, #112	; 0x70
 80036a6:	d87b      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036a8:	2b60      	cmp	r3, #96	; 0x60
 80036aa:	d050      	beq.n	800374e <HAL_TIM_ConfigClockSource+0x116>
 80036ac:	2b60      	cmp	r3, #96	; 0x60
 80036ae:	d877      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036b0:	2b50      	cmp	r3, #80	; 0x50
 80036b2:	d03c      	beq.n	800372e <HAL_TIM_ConfigClockSource+0xf6>
 80036b4:	2b50      	cmp	r3, #80	; 0x50
 80036b6:	d873      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036b8:	2b40      	cmp	r3, #64	; 0x40
 80036ba:	d058      	beq.n	800376e <HAL_TIM_ConfigClockSource+0x136>
 80036bc:	2b40      	cmp	r3, #64	; 0x40
 80036be:	d86f      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036c0:	2b30      	cmp	r3, #48	; 0x30
 80036c2:	d064      	beq.n	800378e <HAL_TIM_ConfigClockSource+0x156>
 80036c4:	2b30      	cmp	r3, #48	; 0x30
 80036c6:	d86b      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d060      	beq.n	800378e <HAL_TIM_ConfigClockSource+0x156>
 80036cc:	2b20      	cmp	r3, #32
 80036ce:	d867      	bhi.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d05c      	beq.n	800378e <HAL_TIM_ConfigClockSource+0x156>
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d05a      	beq.n	800378e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80036d8:	e062      	b.n	80037a0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6818      	ldr	r0, [r3, #0]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	6899      	ldr	r1, [r3, #8]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	f000 faee 	bl	8003cca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	609a      	str	r2, [r3, #8]
      break;
 8003706:	e04e      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6818      	ldr	r0, [r3, #0]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	6899      	ldr	r1, [r3, #8]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	f000 fad7 	bl	8003cca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689a      	ldr	r2, [r3, #8]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800372a:	609a      	str	r2, [r3, #8]
      break;
 800372c:	e03b      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6818      	ldr	r0, [r3, #0]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	6859      	ldr	r1, [r3, #4]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	461a      	mov	r2, r3
 800373c:	f000 fa4e 	bl	8003bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2150      	movs	r1, #80	; 0x50
 8003746:	4618      	mov	r0, r3
 8003748:	f000 faa5 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 800374c:	e02b      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	6859      	ldr	r1, [r3, #4]
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	461a      	mov	r2, r3
 800375c:	f000 fa6c 	bl	8003c38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2160      	movs	r1, #96	; 0x60
 8003766:	4618      	mov	r0, r3
 8003768:	f000 fa95 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 800376c:	e01b      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6818      	ldr	r0, [r3, #0]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	6859      	ldr	r1, [r3, #4]
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	461a      	mov	r2, r3
 800377c:	f000 fa2e 	bl	8003bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2140      	movs	r1, #64	; 0x40
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fa85 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 800378c:	e00b      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4619      	mov	r1, r3
 8003798:	4610      	mov	r0, r2
 800379a:	f000 fa7c 	bl	8003c96 <TIM_ITRx_SetConfig>
        break;
 800379e:	e002      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80037a0:	bf00      	nop
 80037a2:	e000      	b.n	80037a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80037a4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr

080037d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr

080037f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a29      	ldr	r2, [pc, #164]	; (80038c0 <TIM_Base_SetConfig+0xb8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d00b      	beq.n	8003838 <TIM_Base_SetConfig+0x30>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003826:	d007      	beq.n	8003838 <TIM_Base_SetConfig+0x30>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a26      	ldr	r2, [pc, #152]	; (80038c4 <TIM_Base_SetConfig+0xbc>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d003      	beq.n	8003838 <TIM_Base_SetConfig+0x30>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a25      	ldr	r2, [pc, #148]	; (80038c8 <TIM_Base_SetConfig+0xc0>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d108      	bne.n	800384a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	4313      	orrs	r3, r2
 8003848:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a1c      	ldr	r2, [pc, #112]	; (80038c0 <TIM_Base_SetConfig+0xb8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00b      	beq.n	800386a <TIM_Base_SetConfig+0x62>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003858:	d007      	beq.n	800386a <TIM_Base_SetConfig+0x62>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a19      	ldr	r2, [pc, #100]	; (80038c4 <TIM_Base_SetConfig+0xbc>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d003      	beq.n	800386a <TIM_Base_SetConfig+0x62>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a18      	ldr	r2, [pc, #96]	; (80038c8 <TIM_Base_SetConfig+0xc0>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d108      	bne.n	800387c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a07      	ldr	r2, [pc, #28]	; (80038c0 <TIM_Base_SetConfig+0xb8>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d103      	bne.n	80038b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	615a      	str	r2, [r3, #20]
}
 80038b6:	bf00      	nop
 80038b8:	3714      	adds	r7, #20
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr
 80038c0:	40012c00 	.word	0x40012c00
 80038c4:	40000400 	.word	0x40000400
 80038c8:	40000800 	.word	0x40000800

080038cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b087      	sub	sp, #28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	f023 0201 	bic.w	r2, r3, #1
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	4313      	orrs	r3, r2
 800390c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f023 0302 	bic.w	r3, r3, #2
 8003914:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a1c      	ldr	r2, [pc, #112]	; (8003994 <TIM_OC1_SetConfig+0xc8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d10c      	bne.n	8003942 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f023 0308 	bic.w	r3, r3, #8
 800392e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f023 0304 	bic.w	r3, r3, #4
 8003940:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a13      	ldr	r2, [pc, #76]	; (8003994 <TIM_OC1_SetConfig+0xc8>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d111      	bne.n	800396e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003950:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003958:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	4313      	orrs	r3, r2
 8003962:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4313      	orrs	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	621a      	str	r2, [r3, #32]
}
 8003988:	bf00      	nop
 800398a:	371c      	adds	r7, #28
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	40012c00 	.word	0x40012c00

08003998 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003998:	b480      	push	{r7}
 800399a:	b087      	sub	sp, #28
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	f023 0210 	bic.w	r2, r3, #16
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	021b      	lsls	r3, r3, #8
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	4313      	orrs	r3, r2
 80039da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f023 0320 	bic.w	r3, r3, #32
 80039e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a1d      	ldr	r2, [pc, #116]	; (8003a68 <TIM_OC2_SetConfig+0xd0>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d10d      	bne.n	8003a14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a14      	ldr	r2, [pc, #80]	; (8003a68 <TIM_OC2_SetConfig+0xd0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d113      	bne.n	8003a44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	699b      	ldr	r3, [r3, #24]
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	621a      	str	r2, [r3, #32]
}
 8003a5e:	bf00      	nop
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr
 8003a68:	40012c00 	.word	0x40012c00

08003a6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b087      	sub	sp, #28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f023 0303 	bic.w	r3, r3, #3
 8003aa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	021b      	lsls	r3, r3, #8
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a1d      	ldr	r2, [pc, #116]	; (8003b3c <TIM_OC3_SetConfig+0xd0>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d10d      	bne.n	8003ae6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	021b      	lsls	r3, r3, #8
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a14      	ldr	r2, [pc, #80]	; (8003b3c <TIM_OC3_SetConfig+0xd0>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d113      	bne.n	8003b16 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	011b      	lsls	r3, r3, #4
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	621a      	str	r2, [r3, #32]
}
 8003b30:	bf00      	nop
 8003b32:	371c      	adds	r7, #28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc80      	pop	{r7}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40012c00 	.word	0x40012c00

08003b40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	031b      	lsls	r3, r3, #12
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a0f      	ldr	r2, [pc, #60]	; (8003bd8 <TIM_OC4_SetConfig+0x98>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d109      	bne.n	8003bb4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ba6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	019b      	lsls	r3, r3, #6
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	621a      	str	r2, [r3, #32]
}
 8003bce:	bf00      	nop
 8003bd0:	371c      	adds	r7, #28
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr
 8003bd8:	40012c00 	.word	0x40012c00

08003bdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	f023 0201 	bic.w	r2, r3, #1
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	011b      	lsls	r3, r3, #4
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f023 030a 	bic.w	r3, r3, #10
 8003c18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	621a      	str	r2, [r3, #32]
}
 8003c2e:	bf00      	nop
 8003c30:	371c      	adds	r7, #28
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr

08003c38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f023 0210 	bic.w	r2, r3, #16
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	031b      	lsls	r3, r3, #12
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	621a      	str	r2, [r3, #32]
}
 8003c8c:	bf00      	nop
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr

08003c96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b085      	sub	sp, #20
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f043 0307 	orr.w	r3, r3, #7
 8003cb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	609a      	str	r2, [r3, #8]
}
 8003cc0:	bf00      	nop
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bc80      	pop	{r7}
 8003cc8:	4770      	bx	lr

08003cca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b087      	sub	sp, #28
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	60f8      	str	r0, [r7, #12]
 8003cd2:	60b9      	str	r1, [r7, #8]
 8003cd4:	607a      	str	r2, [r7, #4]
 8003cd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	021a      	lsls	r2, r3, #8
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	431a      	orrs	r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	609a      	str	r2, [r3, #8]
}
 8003cfe:	bf00      	nop
 8003d00:	371c      	adds	r7, #28
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bc80      	pop	{r7}
 8003d06:	4770      	bx	lr

08003d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	f003 031f 	and.w	r3, r3, #31
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a1a      	ldr	r2, [r3, #32]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	401a      	ands	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a1a      	ldr	r2, [r3, #32]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f003 031f 	and.w	r3, r3, #31
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d40:	431a      	orrs	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	621a      	str	r2, [r3, #32]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr

08003d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e046      	b.n	8003df6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2202      	movs	r2, #2
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a16      	ldr	r2, [pc, #88]	; (8003e00 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d00e      	beq.n	8003dca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003db4:	d009      	beq.n	8003dca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a12      	ldr	r2, [pc, #72]	; (8003e04 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d004      	beq.n	8003dca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a10      	ldr	r2, [pc, #64]	; (8003e08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d10c      	bne.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	68ba      	ldr	r2, [r7, #8]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68ba      	ldr	r2, [r7, #8]
 8003de2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr
 8003e00:	40012c00 	.word	0x40012c00
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800

08003e0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr

08003e1e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr

08003e30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e03f      	b.n	8003ec2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d106      	bne.n	8003e5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7fd ff6e 	bl	8001d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2224      	movs	r2, #36	; 0x24
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68da      	ldr	r2, [r3, #12]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 fc85 	bl	8004784 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	691a      	ldr	r2, [r3, #16]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695a      	ldr	r2, [r3, #20]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68da      	ldr	r2, [r3, #12]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ea8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2220      	movs	r2, #32
 8003ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b08a      	sub	sp, #40	; 0x28
 8003ece:	af02      	add	r7, sp, #8
 8003ed0:	60f8      	str	r0, [r7, #12]
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	603b      	str	r3, [r7, #0]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b20      	cmp	r3, #32
 8003ee8:	d17c      	bne.n	8003fe4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <HAL_UART_Transmit+0x2c>
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e075      	b.n	8003fe6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_UART_Transmit+0x3e>
 8003f04:	2302      	movs	r3, #2
 8003f06:	e06e      	b.n	8003fe6 <HAL_UART_Transmit+0x11c>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2221      	movs	r2, #33	; 0x21
 8003f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f1e:	f7fe f859 	bl	8001fd4 <HAL_GetTick>
 8003f22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	88fa      	ldrh	r2, [r7, #6]
 8003f28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	88fa      	ldrh	r2, [r7, #6]
 8003f2e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f38:	d108      	bne.n	8003f4c <HAL_UART_Transmit+0x82>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d104      	bne.n	8003f4c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003f42:	2300      	movs	r3, #0
 8003f44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	61bb      	str	r3, [r7, #24]
 8003f4a:	e003      	b.n	8003f54 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003f5c:	e02a      	b.n	8003fb4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	2200      	movs	r2, #0
 8003f66:	2180      	movs	r1, #128	; 0x80
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 fa38 	bl	80043de <UART_WaitOnFlagUntilTimeout>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e036      	b.n	8003fe6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10b      	bne.n	8003f96 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	3302      	adds	r3, #2
 8003f92:	61bb      	str	r3, [r7, #24]
 8003f94:	e007      	b.n	8003fa6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	781a      	ldrb	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1cf      	bne.n	8003f5e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	9300      	str	r3, [sp, #0]
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2140      	movs	r1, #64	; 0x40
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f000 fa08 	bl	80043de <UART_WaitOnFlagUntilTimeout>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e006      	b.n	8003fe6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	e000      	b.n	8003fe6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003fe4:	2302      	movs	r3, #2
  }
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3720      	adds	r7, #32
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b20      	cmp	r3, #32
 8004006:	d11d      	bne.n	8004044 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d002      	beq.n	8004014 <HAL_UART_Receive_IT+0x26>
 800400e:	88fb      	ldrh	r3, [r7, #6]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e016      	b.n	8004046 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800401e:	2b01      	cmp	r3, #1
 8004020:	d101      	bne.n	8004026 <HAL_UART_Receive_IT+0x38>
 8004022:	2302      	movs	r3, #2
 8004024:	e00f      	b.n	8004046 <HAL_UART_Receive_IT+0x58>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	461a      	mov	r2, r3
 8004038:	68b9      	ldr	r1, [r7, #8]
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fa19 	bl	8004472 <UART_Start_Receive_IT>
 8004040:	4603      	mov	r3, r0
 8004042:	e000      	b.n	8004046 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004044:	2302      	movs	r3, #2
  }
}
 8004046:	4618      	mov	r0, r3
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
	...

08004050 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08a      	sub	sp, #40	; 0x28
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004070:	2300      	movs	r3, #0
 8004072:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004074:	2300      	movs	r3, #0
 8004076:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10d      	bne.n	80040a2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004088:	f003 0320 	and.w	r3, r3, #32
 800408c:	2b00      	cmp	r3, #0
 800408e:	d008      	beq.n	80040a2 <HAL_UART_IRQHandler+0x52>
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	f003 0320 	and.w	r3, r3, #32
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 fac9 	bl	8004632 <UART_Receive_IT>
      return;
 80040a0:	e17b      	b.n	800439a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 80b1 	beq.w	800420c <HAL_UART_IRQHandler+0x1bc>
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d105      	bne.n	80040c0 <HAL_UART_IRQHandler+0x70>
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 80a6 	beq.w	800420c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <HAL_UART_IRQHandler+0x90>
 80040ca:	6a3b      	ldr	r3, [r7, #32]
 80040cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d8:	f043 0201 	orr.w	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00a      	beq.n	8004100 <HAL_UART_IRQHandler+0xb0>
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d005      	beq.n	8004100 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	f043 0202 	orr.w	r2, r3, #2
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00a      	beq.n	8004120 <HAL_UART_IRQHandler+0xd0>
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d005      	beq.n	8004120 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004118:	f043 0204 	orr.w	r2, r3, #4
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00f      	beq.n	800414a <HAL_UART_IRQHandler+0xfa>
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	f003 0320 	and.w	r3, r3, #32
 8004130:	2b00      	cmp	r3, #0
 8004132:	d104      	bne.n	800413e <HAL_UART_IRQHandler+0xee>
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f043 0208 	orr.w	r2, r3, #8
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	2b00      	cmp	r3, #0
 8004150:	f000 811e 	beq.w	8004390 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004156:	f003 0320 	and.w	r3, r3, #32
 800415a:	2b00      	cmp	r3, #0
 800415c:	d007      	beq.n	800416e <HAL_UART_IRQHandler+0x11e>
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	f003 0320 	and.w	r3, r3, #32
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 fa62 	bl	8004632 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004178:	2b00      	cmp	r3, #0
 800417a:	bf14      	ite	ne
 800417c:	2301      	movne	r3, #1
 800417e:	2300      	moveq	r3, #0
 8004180:	b2db      	uxtb	r3, r3
 8004182:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004188:	f003 0308 	and.w	r3, r3, #8
 800418c:	2b00      	cmp	r3, #0
 800418e:	d102      	bne.n	8004196 <HAL_UART_IRQHandler+0x146>
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d031      	beq.n	80041fa <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f9a4 	bl	80044e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d023      	beq.n	80041f2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695a      	ldr	r2, [r3, #20]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041b8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d013      	beq.n	80041ea <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c6:	4a76      	ldr	r2, [pc, #472]	; (80043a0 <HAL_UART_IRQHandler+0x350>)
 80041c8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7fe f852 	bl	8002278 <HAL_DMA_Abort_IT>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d016      	beq.n	8004208 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041e4:	4610      	mov	r0, r2
 80041e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e8:	e00e      	b.n	8004208 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f8e3 	bl	80043b6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f0:	e00a      	b.n	8004208 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f8df 	bl	80043b6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f8:	e006      	b.n	8004208 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f8db 	bl	80043b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004206:	e0c3      	b.n	8004390 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004208:	bf00      	nop
    return;
 800420a:	e0c1      	b.n	8004390 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004210:	2b01      	cmp	r3, #1
 8004212:	f040 80a1 	bne.w	8004358 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 809b 	beq.w	8004358 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004222:	6a3b      	ldr	r3, [r7, #32]
 8004224:	f003 0310 	and.w	r3, r3, #16
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 8095 	beq.w	8004358 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800424e:	2b00      	cmp	r3, #0
 8004250:	d04e      	beq.n	80042f0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800425c:	8a3b      	ldrh	r3, [r7, #16]
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 8098 	beq.w	8004394 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004268:	8a3a      	ldrh	r2, [r7, #16]
 800426a:	429a      	cmp	r2, r3
 800426c:	f080 8092 	bcs.w	8004394 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8a3a      	ldrh	r2, [r7, #16]
 8004274:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	2b20      	cmp	r3, #32
 800427e:	d02b      	beq.n	80042d8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800428e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	695a      	ldr	r2, [r3, #20]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0201 	bic.w	r2, r2, #1
 800429e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042ae:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2220      	movs	r2, #32
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0210 	bic.w	r2, r2, #16
 80042cc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d2:	4618      	mov	r0, r3
 80042d4:	f7fd ff95 	bl	8002202 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	4619      	mov	r1, r3
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 f86d 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80042ee:	e051      	b.n	8004394 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004302:	b29b      	uxth	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d047      	beq.n	8004398 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004308:	8a7b      	ldrh	r3, [r7, #18]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d044      	beq.n	8004398 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68da      	ldr	r2, [r3, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800431c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695a      	ldr	r2, [r3, #20]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0201 	bic.w	r2, r2, #1
 800432c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0210 	bic.w	r2, r2, #16
 800434a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800434c:	8a7b      	ldrh	r3, [r7, #18]
 800434e:	4619      	mov	r1, r3
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 f839 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004356:	e01f      	b.n	8004398 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_UART_IRQHandler+0x324>
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f8f9 	bl	8004564 <UART_Transmit_IT>
    return;
 8004372:	e012      	b.n	800439a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00d      	beq.n	800439a <HAL_UART_IRQHandler+0x34a>
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f93a 	bl	8004602 <UART_EndTransmit_IT>
    return;
 800438e:	e004      	b.n	800439a <HAL_UART_IRQHandler+0x34a>
    return;
 8004390:	bf00      	nop
 8004392:	e002      	b.n	800439a <HAL_UART_IRQHandler+0x34a>
      return;
 8004394:	bf00      	nop
 8004396:	e000      	b.n	800439a <HAL_UART_IRQHandler+0x34a>
      return;
 8004398:	bf00      	nop
  }
}
 800439a:	3728      	adds	r7, #40	; 0x28
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	0800453d 	.word	0x0800453d

080043a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043ac:	bf00      	nop
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr

080043b6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr

080043c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc80      	pop	{r7}
 80043dc:	4770      	bx	lr

080043de <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b084      	sub	sp, #16
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	60f8      	str	r0, [r7, #12]
 80043e6:	60b9      	str	r1, [r7, #8]
 80043e8:	603b      	str	r3, [r7, #0]
 80043ea:	4613      	mov	r3, r2
 80043ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ee:	e02c      	b.n	800444a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f6:	d028      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <UART_WaitOnFlagUntilTimeout+0x30>
 80043fe:	f7fd fde9 	bl	8001fd4 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	429a      	cmp	r2, r3
 800440c:	d21d      	bcs.n	800444a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68da      	ldr	r2, [r3, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800441c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	695a      	ldr	r2, [r3, #20]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0201 	bic.w	r2, r2, #1
 800442c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2220      	movs	r2, #32
 800443a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e00f      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4013      	ands	r3, r2
 8004454:	68ba      	ldr	r2, [r7, #8]
 8004456:	429a      	cmp	r2, r3
 8004458:	bf0c      	ite	eq
 800445a:	2301      	moveq	r3, #1
 800445c:	2300      	movne	r3, #0
 800445e:	b2db      	uxtb	r3, r3
 8004460:	461a      	mov	r2, r3
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	429a      	cmp	r2, r3
 8004466:	d0c3      	beq.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004472:	b480      	push	{r7}
 8004474:	b085      	sub	sp, #20
 8004476:	af00      	add	r7, sp, #0
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	4613      	mov	r3, r2
 800447e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	88fa      	ldrh	r2, [r7, #6]
 800448a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	88fa      	ldrh	r2, [r7, #6]
 8004490:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2222      	movs	r2, #34	; 0x22
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044b6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0220 	orr.w	r2, r2, #32
 80044d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3714      	adds	r7, #20
 80044de:	46bd      	mov	sp, r7
 80044e0:	bc80      	pop	{r7}
 80044e2:	4770      	bx	lr

080044e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80044fa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0201 	bic.w	r2, r2, #1
 800450a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004510:	2b01      	cmp	r3, #1
 8004512:	d107      	bne.n	8004524 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0210 	bic.w	r2, r2, #16
 8004522:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004548:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f7ff ff2d 	bl	80043b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800455c:	bf00      	nop
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b21      	cmp	r3, #33	; 0x21
 8004576:	d13e      	bne.n	80045f6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004580:	d114      	bne.n	80045ac <UART_Transmit_IT+0x48>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d110      	bne.n	80045ac <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	881b      	ldrh	r3, [r3, #0]
 8004594:	461a      	mov	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800459e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	1c9a      	adds	r2, r3, #2
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	621a      	str	r2, [r3, #32]
 80045aa:	e008      	b.n	80045be <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	1c59      	adds	r1, r3, #1
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	6211      	str	r1, [r2, #32]
 80045b6:	781a      	ldrb	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	4619      	mov	r1, r3
 80045cc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10f      	bne.n	80045f2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045e0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045f0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	e000      	b.n	80045f8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045f6:	2302      	movs	r3, #2
  }
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3714      	adds	r7, #20
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bc80      	pop	{r7}
 8004600:	4770      	bx	lr

08004602 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b082      	sub	sp, #8
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68da      	ldr	r2, [r3, #12]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004618:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2220      	movs	r2, #32
 800461e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7ff febe 	bl	80043a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b086      	sub	sp, #24
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b22      	cmp	r3, #34	; 0x22
 8004644:	f040 8099 	bne.w	800477a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004650:	d117      	bne.n	8004682 <UART_Receive_IT+0x50>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d113      	bne.n	8004682 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004662:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	b29b      	uxth	r3, r3
 800466c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004670:	b29a      	uxth	r2, r3
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467a:	1c9a      	adds	r2, r3, #2
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	629a      	str	r2, [r3, #40]	; 0x28
 8004680:	e026      	b.n	80046d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004686:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004688:	2300      	movs	r3, #0
 800468a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004694:	d007      	beq.n	80046a6 <UART_Receive_IT+0x74>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10a      	bne.n	80046b4 <UART_Receive_IT+0x82>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	701a      	strb	r2, [r3, #0]
 80046b2:	e008      	b.n	80046c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ca:	1c5a      	adds	r2, r3, #1
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29b      	uxth	r3, r3
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	4619      	mov	r1, r3
 80046de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d148      	bne.n	8004776 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 0220 	bic.w	r2, r2, #32
 80046f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004702:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0201 	bic.w	r2, r2, #1
 8004712:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004720:	2b01      	cmp	r3, #1
 8004722:	d123      	bne.n	800476c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 0210 	bic.w	r2, r2, #16
 8004738:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0310 	and.w	r3, r3, #16
 8004744:	2b10      	cmp	r3, #16
 8004746:	d10a      	bne.n	800475e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004748:	2300      	movs	r3, #0
 800474a:	60fb      	str	r3, [r7, #12]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004762:	4619      	mov	r1, r3
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7ff fe2f 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
 800476a:	e002      	b.n	8004772 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f7fc ff73 	bl	8001658 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004772:	2300      	movs	r3, #0
 8004774:	e002      	b.n	800477c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	e000      	b.n	800477c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800477a:	2302      	movs	r3, #2
  }
}
 800477c:	4618      	mov	r0, r3
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689a      	ldr	r2, [r3, #8]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	431a      	orrs	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80047be:	f023 030c 	bic.w	r3, r3, #12
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	68b9      	ldr	r1, [r7, #8]
 80047c8:	430b      	orrs	r3, r1
 80047ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699a      	ldr	r2, [r3, #24]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a2c      	ldr	r2, [pc, #176]	; (8004898 <UART_SetConfig+0x114>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d103      	bne.n	80047f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80047ec:	f7fe fb90 	bl	8002f10 <HAL_RCC_GetPCLK2Freq>
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	e002      	b.n	80047fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80047f4:	f7fe fb78 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 80047f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	4613      	mov	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	009a      	lsls	r2, r3, #2
 8004804:	441a      	add	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	4a22      	ldr	r2, [pc, #136]	; (800489c <UART_SetConfig+0x118>)
 8004812:	fba2 2303 	umull	r2, r3, r2, r3
 8004816:	095b      	lsrs	r3, r3, #5
 8004818:	0119      	lsls	r1, r3, #4
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	4613      	mov	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	009a      	lsls	r2, r3, #2
 8004824:	441a      	add	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004830:	4b1a      	ldr	r3, [pc, #104]	; (800489c <UART_SetConfig+0x118>)
 8004832:	fba3 0302 	umull	r0, r3, r3, r2
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	2064      	movs	r0, #100	; 0x64
 800483a:	fb00 f303 	mul.w	r3, r0, r3
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	3332      	adds	r3, #50	; 0x32
 8004844:	4a15      	ldr	r2, [pc, #84]	; (800489c <UART_SetConfig+0x118>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004850:	4419      	add	r1, r3
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	4613      	mov	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	009a      	lsls	r2, r3, #2
 800485c:	441a      	add	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	fbb2 f2f3 	udiv	r2, r2, r3
 8004868:	4b0c      	ldr	r3, [pc, #48]	; (800489c <UART_SetConfig+0x118>)
 800486a:	fba3 0302 	umull	r0, r3, r3, r2
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	2064      	movs	r0, #100	; 0x64
 8004872:	fb00 f303 	mul.w	r3, r0, r3
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	011b      	lsls	r3, r3, #4
 800487a:	3332      	adds	r3, #50	; 0x32
 800487c:	4a07      	ldr	r2, [pc, #28]	; (800489c <UART_SetConfig+0x118>)
 800487e:	fba2 2303 	umull	r2, r3, r2, r3
 8004882:	095b      	lsrs	r3, r3, #5
 8004884:	f003 020f 	and.w	r2, r3, #15
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	440a      	add	r2, r1
 800488e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40013800 	.word	0x40013800
 800489c:	51eb851f 	.word	0x51eb851f

080048a0 <__errno>:
 80048a0:	4b01      	ldr	r3, [pc, #4]	; (80048a8 <__errno+0x8>)
 80048a2:	6818      	ldr	r0, [r3, #0]
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	2000006c 	.word	0x2000006c

080048ac <__libc_init_array>:
 80048ac:	b570      	push	{r4, r5, r6, lr}
 80048ae:	2600      	movs	r6, #0
 80048b0:	4d0c      	ldr	r5, [pc, #48]	; (80048e4 <__libc_init_array+0x38>)
 80048b2:	4c0d      	ldr	r4, [pc, #52]	; (80048e8 <__libc_init_array+0x3c>)
 80048b4:	1b64      	subs	r4, r4, r5
 80048b6:	10a4      	asrs	r4, r4, #2
 80048b8:	42a6      	cmp	r6, r4
 80048ba:	d109      	bne.n	80048d0 <__libc_init_array+0x24>
 80048bc:	f000 fc5c 	bl	8005178 <_init>
 80048c0:	2600      	movs	r6, #0
 80048c2:	4d0a      	ldr	r5, [pc, #40]	; (80048ec <__libc_init_array+0x40>)
 80048c4:	4c0a      	ldr	r4, [pc, #40]	; (80048f0 <__libc_init_array+0x44>)
 80048c6:	1b64      	subs	r4, r4, r5
 80048c8:	10a4      	asrs	r4, r4, #2
 80048ca:	42a6      	cmp	r6, r4
 80048cc:	d105      	bne.n	80048da <__libc_init_array+0x2e>
 80048ce:	bd70      	pop	{r4, r5, r6, pc}
 80048d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80048d4:	4798      	blx	r3
 80048d6:	3601      	adds	r6, #1
 80048d8:	e7ee      	b.n	80048b8 <__libc_init_array+0xc>
 80048da:	f855 3b04 	ldr.w	r3, [r5], #4
 80048de:	4798      	blx	r3
 80048e0:	3601      	adds	r6, #1
 80048e2:	e7f2      	b.n	80048ca <__libc_init_array+0x1e>
 80048e4:	080051fc 	.word	0x080051fc
 80048e8:	080051fc 	.word	0x080051fc
 80048ec:	080051fc 	.word	0x080051fc
 80048f0:	08005200 	.word	0x08005200

080048f4 <memset>:
 80048f4:	4603      	mov	r3, r0
 80048f6:	4402      	add	r2, r0
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d100      	bne.n	80048fe <memset+0xa>
 80048fc:	4770      	bx	lr
 80048fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004902:	e7f9      	b.n	80048f8 <memset+0x4>

08004904 <siprintf>:
 8004904:	b40e      	push	{r1, r2, r3}
 8004906:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800490a:	b500      	push	{lr}
 800490c:	b09c      	sub	sp, #112	; 0x70
 800490e:	ab1d      	add	r3, sp, #116	; 0x74
 8004910:	9002      	str	r0, [sp, #8]
 8004912:	9006      	str	r0, [sp, #24]
 8004914:	9107      	str	r1, [sp, #28]
 8004916:	9104      	str	r1, [sp, #16]
 8004918:	4808      	ldr	r0, [pc, #32]	; (800493c <siprintf+0x38>)
 800491a:	4909      	ldr	r1, [pc, #36]	; (8004940 <siprintf+0x3c>)
 800491c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004920:	9105      	str	r1, [sp, #20]
 8004922:	6800      	ldr	r0, [r0, #0]
 8004924:	a902      	add	r1, sp, #8
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	f000 f868 	bl	80049fc <_svfiprintf_r>
 800492c:	2200      	movs	r2, #0
 800492e:	9b02      	ldr	r3, [sp, #8]
 8004930:	701a      	strb	r2, [r3, #0]
 8004932:	b01c      	add	sp, #112	; 0x70
 8004934:	f85d eb04 	ldr.w	lr, [sp], #4
 8004938:	b003      	add	sp, #12
 800493a:	4770      	bx	lr
 800493c:	2000006c 	.word	0x2000006c
 8004940:	ffff0208 	.word	0xffff0208

08004944 <__ssputs_r>:
 8004944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004948:	688e      	ldr	r6, [r1, #8]
 800494a:	4682      	mov	sl, r0
 800494c:	429e      	cmp	r6, r3
 800494e:	460c      	mov	r4, r1
 8004950:	4690      	mov	r8, r2
 8004952:	461f      	mov	r7, r3
 8004954:	d838      	bhi.n	80049c8 <__ssputs_r+0x84>
 8004956:	898a      	ldrh	r2, [r1, #12]
 8004958:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800495c:	d032      	beq.n	80049c4 <__ssputs_r+0x80>
 800495e:	6825      	ldr	r5, [r4, #0]
 8004960:	6909      	ldr	r1, [r1, #16]
 8004962:	3301      	adds	r3, #1
 8004964:	eba5 0901 	sub.w	r9, r5, r1
 8004968:	6965      	ldr	r5, [r4, #20]
 800496a:	444b      	add	r3, r9
 800496c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004974:	106d      	asrs	r5, r5, #1
 8004976:	429d      	cmp	r5, r3
 8004978:	bf38      	it	cc
 800497a:	461d      	movcc	r5, r3
 800497c:	0553      	lsls	r3, r2, #21
 800497e:	d531      	bpl.n	80049e4 <__ssputs_r+0xa0>
 8004980:	4629      	mov	r1, r5
 8004982:	f000 fb53 	bl	800502c <_malloc_r>
 8004986:	4606      	mov	r6, r0
 8004988:	b950      	cbnz	r0, 80049a0 <__ssputs_r+0x5c>
 800498a:	230c      	movs	r3, #12
 800498c:	f04f 30ff 	mov.w	r0, #4294967295
 8004990:	f8ca 3000 	str.w	r3, [sl]
 8004994:	89a3      	ldrh	r3, [r4, #12]
 8004996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800499a:	81a3      	strh	r3, [r4, #12]
 800499c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049a0:	464a      	mov	r2, r9
 80049a2:	6921      	ldr	r1, [r4, #16]
 80049a4:	f000 face 	bl	8004f44 <memcpy>
 80049a8:	89a3      	ldrh	r3, [r4, #12]
 80049aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80049ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049b2:	81a3      	strh	r3, [r4, #12]
 80049b4:	6126      	str	r6, [r4, #16]
 80049b6:	444e      	add	r6, r9
 80049b8:	6026      	str	r6, [r4, #0]
 80049ba:	463e      	mov	r6, r7
 80049bc:	6165      	str	r5, [r4, #20]
 80049be:	eba5 0509 	sub.w	r5, r5, r9
 80049c2:	60a5      	str	r5, [r4, #8]
 80049c4:	42be      	cmp	r6, r7
 80049c6:	d900      	bls.n	80049ca <__ssputs_r+0x86>
 80049c8:	463e      	mov	r6, r7
 80049ca:	4632      	mov	r2, r6
 80049cc:	4641      	mov	r1, r8
 80049ce:	6820      	ldr	r0, [r4, #0]
 80049d0:	f000 fac6 	bl	8004f60 <memmove>
 80049d4:	68a3      	ldr	r3, [r4, #8]
 80049d6:	6822      	ldr	r2, [r4, #0]
 80049d8:	1b9b      	subs	r3, r3, r6
 80049da:	4432      	add	r2, r6
 80049dc:	2000      	movs	r0, #0
 80049de:	60a3      	str	r3, [r4, #8]
 80049e0:	6022      	str	r2, [r4, #0]
 80049e2:	e7db      	b.n	800499c <__ssputs_r+0x58>
 80049e4:	462a      	mov	r2, r5
 80049e6:	f000 fb7b 	bl	80050e0 <_realloc_r>
 80049ea:	4606      	mov	r6, r0
 80049ec:	2800      	cmp	r0, #0
 80049ee:	d1e1      	bne.n	80049b4 <__ssputs_r+0x70>
 80049f0:	4650      	mov	r0, sl
 80049f2:	6921      	ldr	r1, [r4, #16]
 80049f4:	f000 face 	bl	8004f94 <_free_r>
 80049f8:	e7c7      	b.n	800498a <__ssputs_r+0x46>
	...

080049fc <_svfiprintf_r>:
 80049fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a00:	4698      	mov	r8, r3
 8004a02:	898b      	ldrh	r3, [r1, #12]
 8004a04:	4607      	mov	r7, r0
 8004a06:	061b      	lsls	r3, r3, #24
 8004a08:	460d      	mov	r5, r1
 8004a0a:	4614      	mov	r4, r2
 8004a0c:	b09d      	sub	sp, #116	; 0x74
 8004a0e:	d50e      	bpl.n	8004a2e <_svfiprintf_r+0x32>
 8004a10:	690b      	ldr	r3, [r1, #16]
 8004a12:	b963      	cbnz	r3, 8004a2e <_svfiprintf_r+0x32>
 8004a14:	2140      	movs	r1, #64	; 0x40
 8004a16:	f000 fb09 	bl	800502c <_malloc_r>
 8004a1a:	6028      	str	r0, [r5, #0]
 8004a1c:	6128      	str	r0, [r5, #16]
 8004a1e:	b920      	cbnz	r0, 8004a2a <_svfiprintf_r+0x2e>
 8004a20:	230c      	movs	r3, #12
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295
 8004a28:	e0d1      	b.n	8004bce <_svfiprintf_r+0x1d2>
 8004a2a:	2340      	movs	r3, #64	; 0x40
 8004a2c:	616b      	str	r3, [r5, #20]
 8004a2e:	2300      	movs	r3, #0
 8004a30:	9309      	str	r3, [sp, #36]	; 0x24
 8004a32:	2320      	movs	r3, #32
 8004a34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a38:	2330      	movs	r3, #48	; 0x30
 8004a3a:	f04f 0901 	mov.w	r9, #1
 8004a3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a42:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004be8 <_svfiprintf_r+0x1ec>
 8004a46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a4a:	4623      	mov	r3, r4
 8004a4c:	469a      	mov	sl, r3
 8004a4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a52:	b10a      	cbz	r2, 8004a58 <_svfiprintf_r+0x5c>
 8004a54:	2a25      	cmp	r2, #37	; 0x25
 8004a56:	d1f9      	bne.n	8004a4c <_svfiprintf_r+0x50>
 8004a58:	ebba 0b04 	subs.w	fp, sl, r4
 8004a5c:	d00b      	beq.n	8004a76 <_svfiprintf_r+0x7a>
 8004a5e:	465b      	mov	r3, fp
 8004a60:	4622      	mov	r2, r4
 8004a62:	4629      	mov	r1, r5
 8004a64:	4638      	mov	r0, r7
 8004a66:	f7ff ff6d 	bl	8004944 <__ssputs_r>
 8004a6a:	3001      	adds	r0, #1
 8004a6c:	f000 80aa 	beq.w	8004bc4 <_svfiprintf_r+0x1c8>
 8004a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a72:	445a      	add	r2, fp
 8004a74:	9209      	str	r2, [sp, #36]	; 0x24
 8004a76:	f89a 3000 	ldrb.w	r3, [sl]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 80a2 	beq.w	8004bc4 <_svfiprintf_r+0x1c8>
 8004a80:	2300      	movs	r3, #0
 8004a82:	f04f 32ff 	mov.w	r2, #4294967295
 8004a86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a8a:	f10a 0a01 	add.w	sl, sl, #1
 8004a8e:	9304      	str	r3, [sp, #16]
 8004a90:	9307      	str	r3, [sp, #28]
 8004a92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a96:	931a      	str	r3, [sp, #104]	; 0x68
 8004a98:	4654      	mov	r4, sl
 8004a9a:	2205      	movs	r2, #5
 8004a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004aa0:	4851      	ldr	r0, [pc, #324]	; (8004be8 <_svfiprintf_r+0x1ec>)
 8004aa2:	f000 fa41 	bl	8004f28 <memchr>
 8004aa6:	9a04      	ldr	r2, [sp, #16]
 8004aa8:	b9d8      	cbnz	r0, 8004ae2 <_svfiprintf_r+0xe6>
 8004aaa:	06d0      	lsls	r0, r2, #27
 8004aac:	bf44      	itt	mi
 8004aae:	2320      	movmi	r3, #32
 8004ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ab4:	0711      	lsls	r1, r2, #28
 8004ab6:	bf44      	itt	mi
 8004ab8:	232b      	movmi	r3, #43	; 0x2b
 8004aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004abe:	f89a 3000 	ldrb.w	r3, [sl]
 8004ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8004ac4:	d015      	beq.n	8004af2 <_svfiprintf_r+0xf6>
 8004ac6:	4654      	mov	r4, sl
 8004ac8:	2000      	movs	r0, #0
 8004aca:	f04f 0c0a 	mov.w	ip, #10
 8004ace:	9a07      	ldr	r2, [sp, #28]
 8004ad0:	4621      	mov	r1, r4
 8004ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ad6:	3b30      	subs	r3, #48	; 0x30
 8004ad8:	2b09      	cmp	r3, #9
 8004ada:	d94e      	bls.n	8004b7a <_svfiprintf_r+0x17e>
 8004adc:	b1b0      	cbz	r0, 8004b0c <_svfiprintf_r+0x110>
 8004ade:	9207      	str	r2, [sp, #28]
 8004ae0:	e014      	b.n	8004b0c <_svfiprintf_r+0x110>
 8004ae2:	eba0 0308 	sub.w	r3, r0, r8
 8004ae6:	fa09 f303 	lsl.w	r3, r9, r3
 8004aea:	4313      	orrs	r3, r2
 8004aec:	46a2      	mov	sl, r4
 8004aee:	9304      	str	r3, [sp, #16]
 8004af0:	e7d2      	b.n	8004a98 <_svfiprintf_r+0x9c>
 8004af2:	9b03      	ldr	r3, [sp, #12]
 8004af4:	1d19      	adds	r1, r3, #4
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	9103      	str	r1, [sp, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	bfbb      	ittet	lt
 8004afe:	425b      	neglt	r3, r3
 8004b00:	f042 0202 	orrlt.w	r2, r2, #2
 8004b04:	9307      	strge	r3, [sp, #28]
 8004b06:	9307      	strlt	r3, [sp, #28]
 8004b08:	bfb8      	it	lt
 8004b0a:	9204      	strlt	r2, [sp, #16]
 8004b0c:	7823      	ldrb	r3, [r4, #0]
 8004b0e:	2b2e      	cmp	r3, #46	; 0x2e
 8004b10:	d10c      	bne.n	8004b2c <_svfiprintf_r+0x130>
 8004b12:	7863      	ldrb	r3, [r4, #1]
 8004b14:	2b2a      	cmp	r3, #42	; 0x2a
 8004b16:	d135      	bne.n	8004b84 <_svfiprintf_r+0x188>
 8004b18:	9b03      	ldr	r3, [sp, #12]
 8004b1a:	3402      	adds	r4, #2
 8004b1c:	1d1a      	adds	r2, r3, #4
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	9203      	str	r2, [sp, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	bfb8      	it	lt
 8004b26:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b2a:	9305      	str	r3, [sp, #20]
 8004b2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004bf8 <_svfiprintf_r+0x1fc>
 8004b30:	2203      	movs	r2, #3
 8004b32:	4650      	mov	r0, sl
 8004b34:	7821      	ldrb	r1, [r4, #0]
 8004b36:	f000 f9f7 	bl	8004f28 <memchr>
 8004b3a:	b140      	cbz	r0, 8004b4e <_svfiprintf_r+0x152>
 8004b3c:	2340      	movs	r3, #64	; 0x40
 8004b3e:	eba0 000a 	sub.w	r0, r0, sl
 8004b42:	fa03 f000 	lsl.w	r0, r3, r0
 8004b46:	9b04      	ldr	r3, [sp, #16]
 8004b48:	3401      	adds	r4, #1
 8004b4a:	4303      	orrs	r3, r0
 8004b4c:	9304      	str	r3, [sp, #16]
 8004b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b52:	2206      	movs	r2, #6
 8004b54:	4825      	ldr	r0, [pc, #148]	; (8004bec <_svfiprintf_r+0x1f0>)
 8004b56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b5a:	f000 f9e5 	bl	8004f28 <memchr>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d038      	beq.n	8004bd4 <_svfiprintf_r+0x1d8>
 8004b62:	4b23      	ldr	r3, [pc, #140]	; (8004bf0 <_svfiprintf_r+0x1f4>)
 8004b64:	bb1b      	cbnz	r3, 8004bae <_svfiprintf_r+0x1b2>
 8004b66:	9b03      	ldr	r3, [sp, #12]
 8004b68:	3307      	adds	r3, #7
 8004b6a:	f023 0307 	bic.w	r3, r3, #7
 8004b6e:	3308      	adds	r3, #8
 8004b70:	9303      	str	r3, [sp, #12]
 8004b72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b74:	4433      	add	r3, r6
 8004b76:	9309      	str	r3, [sp, #36]	; 0x24
 8004b78:	e767      	b.n	8004a4a <_svfiprintf_r+0x4e>
 8004b7a:	460c      	mov	r4, r1
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b82:	e7a5      	b.n	8004ad0 <_svfiprintf_r+0xd4>
 8004b84:	2300      	movs	r3, #0
 8004b86:	f04f 0c0a 	mov.w	ip, #10
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	3401      	adds	r4, #1
 8004b8e:	9305      	str	r3, [sp, #20]
 8004b90:	4620      	mov	r0, r4
 8004b92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b96:	3a30      	subs	r2, #48	; 0x30
 8004b98:	2a09      	cmp	r2, #9
 8004b9a:	d903      	bls.n	8004ba4 <_svfiprintf_r+0x1a8>
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0c5      	beq.n	8004b2c <_svfiprintf_r+0x130>
 8004ba0:	9105      	str	r1, [sp, #20]
 8004ba2:	e7c3      	b.n	8004b2c <_svfiprintf_r+0x130>
 8004ba4:	4604      	mov	r4, r0
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004bac:	e7f0      	b.n	8004b90 <_svfiprintf_r+0x194>
 8004bae:	ab03      	add	r3, sp, #12
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	462a      	mov	r2, r5
 8004bb4:	4638      	mov	r0, r7
 8004bb6:	4b0f      	ldr	r3, [pc, #60]	; (8004bf4 <_svfiprintf_r+0x1f8>)
 8004bb8:	a904      	add	r1, sp, #16
 8004bba:	f3af 8000 	nop.w
 8004bbe:	1c42      	adds	r2, r0, #1
 8004bc0:	4606      	mov	r6, r0
 8004bc2:	d1d6      	bne.n	8004b72 <_svfiprintf_r+0x176>
 8004bc4:	89ab      	ldrh	r3, [r5, #12]
 8004bc6:	065b      	lsls	r3, r3, #25
 8004bc8:	f53f af2c 	bmi.w	8004a24 <_svfiprintf_r+0x28>
 8004bcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bce:	b01d      	add	sp, #116	; 0x74
 8004bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bd4:	ab03      	add	r3, sp, #12
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	462a      	mov	r2, r5
 8004bda:	4638      	mov	r0, r7
 8004bdc:	4b05      	ldr	r3, [pc, #20]	; (8004bf4 <_svfiprintf_r+0x1f8>)
 8004bde:	a904      	add	r1, sp, #16
 8004be0:	f000 f87c 	bl	8004cdc <_printf_i>
 8004be4:	e7eb      	b.n	8004bbe <_svfiprintf_r+0x1c2>
 8004be6:	bf00      	nop
 8004be8:	080051c8 	.word	0x080051c8
 8004bec:	080051d2 	.word	0x080051d2
 8004bf0:	00000000 	.word	0x00000000
 8004bf4:	08004945 	.word	0x08004945
 8004bf8:	080051ce 	.word	0x080051ce

08004bfc <_printf_common>:
 8004bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c00:	4616      	mov	r6, r2
 8004c02:	4699      	mov	r9, r3
 8004c04:	688a      	ldr	r2, [r1, #8]
 8004c06:	690b      	ldr	r3, [r1, #16]
 8004c08:	4607      	mov	r7, r0
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	bfb8      	it	lt
 8004c0e:	4613      	movlt	r3, r2
 8004c10:	6033      	str	r3, [r6, #0]
 8004c12:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c16:	460c      	mov	r4, r1
 8004c18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c1c:	b10a      	cbz	r2, 8004c22 <_printf_common+0x26>
 8004c1e:	3301      	adds	r3, #1
 8004c20:	6033      	str	r3, [r6, #0]
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	0699      	lsls	r1, r3, #26
 8004c26:	bf42      	ittt	mi
 8004c28:	6833      	ldrmi	r3, [r6, #0]
 8004c2a:	3302      	addmi	r3, #2
 8004c2c:	6033      	strmi	r3, [r6, #0]
 8004c2e:	6825      	ldr	r5, [r4, #0]
 8004c30:	f015 0506 	ands.w	r5, r5, #6
 8004c34:	d106      	bne.n	8004c44 <_printf_common+0x48>
 8004c36:	f104 0a19 	add.w	sl, r4, #25
 8004c3a:	68e3      	ldr	r3, [r4, #12]
 8004c3c:	6832      	ldr	r2, [r6, #0]
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	42ab      	cmp	r3, r5
 8004c42:	dc28      	bgt.n	8004c96 <_printf_common+0x9a>
 8004c44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c48:	1e13      	subs	r3, r2, #0
 8004c4a:	6822      	ldr	r2, [r4, #0]
 8004c4c:	bf18      	it	ne
 8004c4e:	2301      	movne	r3, #1
 8004c50:	0692      	lsls	r2, r2, #26
 8004c52:	d42d      	bmi.n	8004cb0 <_printf_common+0xb4>
 8004c54:	4649      	mov	r1, r9
 8004c56:	4638      	mov	r0, r7
 8004c58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c5c:	47c0      	blx	r8
 8004c5e:	3001      	adds	r0, #1
 8004c60:	d020      	beq.n	8004ca4 <_printf_common+0xa8>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	68e5      	ldr	r5, [r4, #12]
 8004c66:	f003 0306 	and.w	r3, r3, #6
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	bf18      	it	ne
 8004c6e:	2500      	movne	r5, #0
 8004c70:	6832      	ldr	r2, [r6, #0]
 8004c72:	f04f 0600 	mov.w	r6, #0
 8004c76:	68a3      	ldr	r3, [r4, #8]
 8004c78:	bf08      	it	eq
 8004c7a:	1aad      	subeq	r5, r5, r2
 8004c7c:	6922      	ldr	r2, [r4, #16]
 8004c7e:	bf08      	it	eq
 8004c80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c84:	4293      	cmp	r3, r2
 8004c86:	bfc4      	itt	gt
 8004c88:	1a9b      	subgt	r3, r3, r2
 8004c8a:	18ed      	addgt	r5, r5, r3
 8004c8c:	341a      	adds	r4, #26
 8004c8e:	42b5      	cmp	r5, r6
 8004c90:	d11a      	bne.n	8004cc8 <_printf_common+0xcc>
 8004c92:	2000      	movs	r0, #0
 8004c94:	e008      	b.n	8004ca8 <_printf_common+0xac>
 8004c96:	2301      	movs	r3, #1
 8004c98:	4652      	mov	r2, sl
 8004c9a:	4649      	mov	r1, r9
 8004c9c:	4638      	mov	r0, r7
 8004c9e:	47c0      	blx	r8
 8004ca0:	3001      	adds	r0, #1
 8004ca2:	d103      	bne.n	8004cac <_printf_common+0xb0>
 8004ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cac:	3501      	adds	r5, #1
 8004cae:	e7c4      	b.n	8004c3a <_printf_common+0x3e>
 8004cb0:	2030      	movs	r0, #48	; 0x30
 8004cb2:	18e1      	adds	r1, r4, r3
 8004cb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cbe:	4422      	add	r2, r4
 8004cc0:	3302      	adds	r3, #2
 8004cc2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cc6:	e7c5      	b.n	8004c54 <_printf_common+0x58>
 8004cc8:	2301      	movs	r3, #1
 8004cca:	4622      	mov	r2, r4
 8004ccc:	4649      	mov	r1, r9
 8004cce:	4638      	mov	r0, r7
 8004cd0:	47c0      	blx	r8
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d0e6      	beq.n	8004ca4 <_printf_common+0xa8>
 8004cd6:	3601      	adds	r6, #1
 8004cd8:	e7d9      	b.n	8004c8e <_printf_common+0x92>
	...

08004cdc <_printf_i>:
 8004cdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ce0:	460c      	mov	r4, r1
 8004ce2:	7e27      	ldrb	r7, [r4, #24]
 8004ce4:	4691      	mov	r9, r2
 8004ce6:	2f78      	cmp	r7, #120	; 0x78
 8004ce8:	4680      	mov	r8, r0
 8004cea:	469a      	mov	sl, r3
 8004cec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004cee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cf2:	d807      	bhi.n	8004d04 <_printf_i+0x28>
 8004cf4:	2f62      	cmp	r7, #98	; 0x62
 8004cf6:	d80a      	bhi.n	8004d0e <_printf_i+0x32>
 8004cf8:	2f00      	cmp	r7, #0
 8004cfa:	f000 80d9 	beq.w	8004eb0 <_printf_i+0x1d4>
 8004cfe:	2f58      	cmp	r7, #88	; 0x58
 8004d00:	f000 80a4 	beq.w	8004e4c <_printf_i+0x170>
 8004d04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d0c:	e03a      	b.n	8004d84 <_printf_i+0xa8>
 8004d0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d12:	2b15      	cmp	r3, #21
 8004d14:	d8f6      	bhi.n	8004d04 <_printf_i+0x28>
 8004d16:	a001      	add	r0, pc, #4	; (adr r0, 8004d1c <_printf_i+0x40>)
 8004d18:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004d1c:	08004d75 	.word	0x08004d75
 8004d20:	08004d89 	.word	0x08004d89
 8004d24:	08004d05 	.word	0x08004d05
 8004d28:	08004d05 	.word	0x08004d05
 8004d2c:	08004d05 	.word	0x08004d05
 8004d30:	08004d05 	.word	0x08004d05
 8004d34:	08004d89 	.word	0x08004d89
 8004d38:	08004d05 	.word	0x08004d05
 8004d3c:	08004d05 	.word	0x08004d05
 8004d40:	08004d05 	.word	0x08004d05
 8004d44:	08004d05 	.word	0x08004d05
 8004d48:	08004e97 	.word	0x08004e97
 8004d4c:	08004db9 	.word	0x08004db9
 8004d50:	08004e79 	.word	0x08004e79
 8004d54:	08004d05 	.word	0x08004d05
 8004d58:	08004d05 	.word	0x08004d05
 8004d5c:	08004eb9 	.word	0x08004eb9
 8004d60:	08004d05 	.word	0x08004d05
 8004d64:	08004db9 	.word	0x08004db9
 8004d68:	08004d05 	.word	0x08004d05
 8004d6c:	08004d05 	.word	0x08004d05
 8004d70:	08004e81 	.word	0x08004e81
 8004d74:	680b      	ldr	r3, [r1, #0]
 8004d76:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d7a:	1d1a      	adds	r2, r3, #4
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	600a      	str	r2, [r1, #0]
 8004d80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d84:	2301      	movs	r3, #1
 8004d86:	e0a4      	b.n	8004ed2 <_printf_i+0x1f6>
 8004d88:	6825      	ldr	r5, [r4, #0]
 8004d8a:	6808      	ldr	r0, [r1, #0]
 8004d8c:	062e      	lsls	r6, r5, #24
 8004d8e:	f100 0304 	add.w	r3, r0, #4
 8004d92:	d50a      	bpl.n	8004daa <_printf_i+0xce>
 8004d94:	6805      	ldr	r5, [r0, #0]
 8004d96:	600b      	str	r3, [r1, #0]
 8004d98:	2d00      	cmp	r5, #0
 8004d9a:	da03      	bge.n	8004da4 <_printf_i+0xc8>
 8004d9c:	232d      	movs	r3, #45	; 0x2d
 8004d9e:	426d      	negs	r5, r5
 8004da0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004da4:	230a      	movs	r3, #10
 8004da6:	485e      	ldr	r0, [pc, #376]	; (8004f20 <_printf_i+0x244>)
 8004da8:	e019      	b.n	8004dde <_printf_i+0x102>
 8004daa:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004dae:	6805      	ldr	r5, [r0, #0]
 8004db0:	600b      	str	r3, [r1, #0]
 8004db2:	bf18      	it	ne
 8004db4:	b22d      	sxthne	r5, r5
 8004db6:	e7ef      	b.n	8004d98 <_printf_i+0xbc>
 8004db8:	680b      	ldr	r3, [r1, #0]
 8004dba:	6825      	ldr	r5, [r4, #0]
 8004dbc:	1d18      	adds	r0, r3, #4
 8004dbe:	6008      	str	r0, [r1, #0]
 8004dc0:	0628      	lsls	r0, r5, #24
 8004dc2:	d501      	bpl.n	8004dc8 <_printf_i+0xec>
 8004dc4:	681d      	ldr	r5, [r3, #0]
 8004dc6:	e002      	b.n	8004dce <_printf_i+0xf2>
 8004dc8:	0669      	lsls	r1, r5, #25
 8004dca:	d5fb      	bpl.n	8004dc4 <_printf_i+0xe8>
 8004dcc:	881d      	ldrh	r5, [r3, #0]
 8004dce:	2f6f      	cmp	r7, #111	; 0x6f
 8004dd0:	bf0c      	ite	eq
 8004dd2:	2308      	moveq	r3, #8
 8004dd4:	230a      	movne	r3, #10
 8004dd6:	4852      	ldr	r0, [pc, #328]	; (8004f20 <_printf_i+0x244>)
 8004dd8:	2100      	movs	r1, #0
 8004dda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004dde:	6866      	ldr	r6, [r4, #4]
 8004de0:	2e00      	cmp	r6, #0
 8004de2:	bfa8      	it	ge
 8004de4:	6821      	ldrge	r1, [r4, #0]
 8004de6:	60a6      	str	r6, [r4, #8]
 8004de8:	bfa4      	itt	ge
 8004dea:	f021 0104 	bicge.w	r1, r1, #4
 8004dee:	6021      	strge	r1, [r4, #0]
 8004df0:	b90d      	cbnz	r5, 8004df6 <_printf_i+0x11a>
 8004df2:	2e00      	cmp	r6, #0
 8004df4:	d04d      	beq.n	8004e92 <_printf_i+0x1b6>
 8004df6:	4616      	mov	r6, r2
 8004df8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004dfc:	fb03 5711 	mls	r7, r3, r1, r5
 8004e00:	5dc7      	ldrb	r7, [r0, r7]
 8004e02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e06:	462f      	mov	r7, r5
 8004e08:	42bb      	cmp	r3, r7
 8004e0a:	460d      	mov	r5, r1
 8004e0c:	d9f4      	bls.n	8004df8 <_printf_i+0x11c>
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d10b      	bne.n	8004e2a <_printf_i+0x14e>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	07df      	lsls	r7, r3, #31
 8004e16:	d508      	bpl.n	8004e2a <_printf_i+0x14e>
 8004e18:	6923      	ldr	r3, [r4, #16]
 8004e1a:	6861      	ldr	r1, [r4, #4]
 8004e1c:	4299      	cmp	r1, r3
 8004e1e:	bfde      	ittt	le
 8004e20:	2330      	movle	r3, #48	; 0x30
 8004e22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e2a:	1b92      	subs	r2, r2, r6
 8004e2c:	6122      	str	r2, [r4, #16]
 8004e2e:	464b      	mov	r3, r9
 8004e30:	4621      	mov	r1, r4
 8004e32:	4640      	mov	r0, r8
 8004e34:	f8cd a000 	str.w	sl, [sp]
 8004e38:	aa03      	add	r2, sp, #12
 8004e3a:	f7ff fedf 	bl	8004bfc <_printf_common>
 8004e3e:	3001      	adds	r0, #1
 8004e40:	d14c      	bne.n	8004edc <_printf_i+0x200>
 8004e42:	f04f 30ff 	mov.w	r0, #4294967295
 8004e46:	b004      	add	sp, #16
 8004e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e4c:	4834      	ldr	r0, [pc, #208]	; (8004f20 <_printf_i+0x244>)
 8004e4e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e52:	680e      	ldr	r6, [r1, #0]
 8004e54:	6823      	ldr	r3, [r4, #0]
 8004e56:	f856 5b04 	ldr.w	r5, [r6], #4
 8004e5a:	061f      	lsls	r7, r3, #24
 8004e5c:	600e      	str	r6, [r1, #0]
 8004e5e:	d514      	bpl.n	8004e8a <_printf_i+0x1ae>
 8004e60:	07d9      	lsls	r1, r3, #31
 8004e62:	bf44      	itt	mi
 8004e64:	f043 0320 	orrmi.w	r3, r3, #32
 8004e68:	6023      	strmi	r3, [r4, #0]
 8004e6a:	b91d      	cbnz	r5, 8004e74 <_printf_i+0x198>
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	f023 0320 	bic.w	r3, r3, #32
 8004e72:	6023      	str	r3, [r4, #0]
 8004e74:	2310      	movs	r3, #16
 8004e76:	e7af      	b.n	8004dd8 <_printf_i+0xfc>
 8004e78:	6823      	ldr	r3, [r4, #0]
 8004e7a:	f043 0320 	orr.w	r3, r3, #32
 8004e7e:	6023      	str	r3, [r4, #0]
 8004e80:	2378      	movs	r3, #120	; 0x78
 8004e82:	4828      	ldr	r0, [pc, #160]	; (8004f24 <_printf_i+0x248>)
 8004e84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e88:	e7e3      	b.n	8004e52 <_printf_i+0x176>
 8004e8a:	065e      	lsls	r6, r3, #25
 8004e8c:	bf48      	it	mi
 8004e8e:	b2ad      	uxthmi	r5, r5
 8004e90:	e7e6      	b.n	8004e60 <_printf_i+0x184>
 8004e92:	4616      	mov	r6, r2
 8004e94:	e7bb      	b.n	8004e0e <_printf_i+0x132>
 8004e96:	680b      	ldr	r3, [r1, #0]
 8004e98:	6826      	ldr	r6, [r4, #0]
 8004e9a:	1d1d      	adds	r5, r3, #4
 8004e9c:	6960      	ldr	r0, [r4, #20]
 8004e9e:	600d      	str	r5, [r1, #0]
 8004ea0:	0635      	lsls	r5, r6, #24
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	d501      	bpl.n	8004eaa <_printf_i+0x1ce>
 8004ea6:	6018      	str	r0, [r3, #0]
 8004ea8:	e002      	b.n	8004eb0 <_printf_i+0x1d4>
 8004eaa:	0671      	lsls	r1, r6, #25
 8004eac:	d5fb      	bpl.n	8004ea6 <_printf_i+0x1ca>
 8004eae:	8018      	strh	r0, [r3, #0]
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	4616      	mov	r6, r2
 8004eb4:	6123      	str	r3, [r4, #16]
 8004eb6:	e7ba      	b.n	8004e2e <_printf_i+0x152>
 8004eb8:	680b      	ldr	r3, [r1, #0]
 8004eba:	1d1a      	adds	r2, r3, #4
 8004ebc:	600a      	str	r2, [r1, #0]
 8004ebe:	681e      	ldr	r6, [r3, #0]
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	4630      	mov	r0, r6
 8004ec4:	6862      	ldr	r2, [r4, #4]
 8004ec6:	f000 f82f 	bl	8004f28 <memchr>
 8004eca:	b108      	cbz	r0, 8004ed0 <_printf_i+0x1f4>
 8004ecc:	1b80      	subs	r0, r0, r6
 8004ece:	6060      	str	r0, [r4, #4]
 8004ed0:	6863      	ldr	r3, [r4, #4]
 8004ed2:	6123      	str	r3, [r4, #16]
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eda:	e7a8      	b.n	8004e2e <_printf_i+0x152>
 8004edc:	4632      	mov	r2, r6
 8004ede:	4649      	mov	r1, r9
 8004ee0:	4640      	mov	r0, r8
 8004ee2:	6923      	ldr	r3, [r4, #16]
 8004ee4:	47d0      	blx	sl
 8004ee6:	3001      	adds	r0, #1
 8004ee8:	d0ab      	beq.n	8004e42 <_printf_i+0x166>
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	079b      	lsls	r3, r3, #30
 8004eee:	d413      	bmi.n	8004f18 <_printf_i+0x23c>
 8004ef0:	68e0      	ldr	r0, [r4, #12]
 8004ef2:	9b03      	ldr	r3, [sp, #12]
 8004ef4:	4298      	cmp	r0, r3
 8004ef6:	bfb8      	it	lt
 8004ef8:	4618      	movlt	r0, r3
 8004efa:	e7a4      	b.n	8004e46 <_printf_i+0x16a>
 8004efc:	2301      	movs	r3, #1
 8004efe:	4632      	mov	r2, r6
 8004f00:	4649      	mov	r1, r9
 8004f02:	4640      	mov	r0, r8
 8004f04:	47d0      	blx	sl
 8004f06:	3001      	adds	r0, #1
 8004f08:	d09b      	beq.n	8004e42 <_printf_i+0x166>
 8004f0a:	3501      	adds	r5, #1
 8004f0c:	68e3      	ldr	r3, [r4, #12]
 8004f0e:	9903      	ldr	r1, [sp, #12]
 8004f10:	1a5b      	subs	r3, r3, r1
 8004f12:	42ab      	cmp	r3, r5
 8004f14:	dcf2      	bgt.n	8004efc <_printf_i+0x220>
 8004f16:	e7eb      	b.n	8004ef0 <_printf_i+0x214>
 8004f18:	2500      	movs	r5, #0
 8004f1a:	f104 0619 	add.w	r6, r4, #25
 8004f1e:	e7f5      	b.n	8004f0c <_printf_i+0x230>
 8004f20:	080051d9 	.word	0x080051d9
 8004f24:	080051ea 	.word	0x080051ea

08004f28 <memchr>:
 8004f28:	4603      	mov	r3, r0
 8004f2a:	b510      	push	{r4, lr}
 8004f2c:	b2c9      	uxtb	r1, r1
 8004f2e:	4402      	add	r2, r0
 8004f30:	4293      	cmp	r3, r2
 8004f32:	4618      	mov	r0, r3
 8004f34:	d101      	bne.n	8004f3a <memchr+0x12>
 8004f36:	2000      	movs	r0, #0
 8004f38:	e003      	b.n	8004f42 <memchr+0x1a>
 8004f3a:	7804      	ldrb	r4, [r0, #0]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	428c      	cmp	r4, r1
 8004f40:	d1f6      	bne.n	8004f30 <memchr+0x8>
 8004f42:	bd10      	pop	{r4, pc}

08004f44 <memcpy>:
 8004f44:	440a      	add	r2, r1
 8004f46:	4291      	cmp	r1, r2
 8004f48:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f4c:	d100      	bne.n	8004f50 <memcpy+0xc>
 8004f4e:	4770      	bx	lr
 8004f50:	b510      	push	{r4, lr}
 8004f52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f56:	4291      	cmp	r1, r2
 8004f58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f5c:	d1f9      	bne.n	8004f52 <memcpy+0xe>
 8004f5e:	bd10      	pop	{r4, pc}

08004f60 <memmove>:
 8004f60:	4288      	cmp	r0, r1
 8004f62:	b510      	push	{r4, lr}
 8004f64:	eb01 0402 	add.w	r4, r1, r2
 8004f68:	d902      	bls.n	8004f70 <memmove+0x10>
 8004f6a:	4284      	cmp	r4, r0
 8004f6c:	4623      	mov	r3, r4
 8004f6e:	d807      	bhi.n	8004f80 <memmove+0x20>
 8004f70:	1e43      	subs	r3, r0, #1
 8004f72:	42a1      	cmp	r1, r4
 8004f74:	d008      	beq.n	8004f88 <memmove+0x28>
 8004f76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f7e:	e7f8      	b.n	8004f72 <memmove+0x12>
 8004f80:	4601      	mov	r1, r0
 8004f82:	4402      	add	r2, r0
 8004f84:	428a      	cmp	r2, r1
 8004f86:	d100      	bne.n	8004f8a <memmove+0x2a>
 8004f88:	bd10      	pop	{r4, pc}
 8004f8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f92:	e7f7      	b.n	8004f84 <memmove+0x24>

08004f94 <_free_r>:
 8004f94:	b538      	push	{r3, r4, r5, lr}
 8004f96:	4605      	mov	r5, r0
 8004f98:	2900      	cmp	r1, #0
 8004f9a:	d043      	beq.n	8005024 <_free_r+0x90>
 8004f9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fa0:	1f0c      	subs	r4, r1, #4
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	bfb8      	it	lt
 8004fa6:	18e4      	addlt	r4, r4, r3
 8004fa8:	f000 f8d0 	bl	800514c <__malloc_lock>
 8004fac:	4a1e      	ldr	r2, [pc, #120]	; (8005028 <_free_r+0x94>)
 8004fae:	6813      	ldr	r3, [r2, #0]
 8004fb0:	4610      	mov	r0, r2
 8004fb2:	b933      	cbnz	r3, 8004fc2 <_free_r+0x2e>
 8004fb4:	6063      	str	r3, [r4, #4]
 8004fb6:	6014      	str	r4, [r2, #0]
 8004fb8:	4628      	mov	r0, r5
 8004fba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fbe:	f000 b8cb 	b.w	8005158 <__malloc_unlock>
 8004fc2:	42a3      	cmp	r3, r4
 8004fc4:	d90a      	bls.n	8004fdc <_free_r+0x48>
 8004fc6:	6821      	ldr	r1, [r4, #0]
 8004fc8:	1862      	adds	r2, r4, r1
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	bf01      	itttt	eq
 8004fce:	681a      	ldreq	r2, [r3, #0]
 8004fd0:	685b      	ldreq	r3, [r3, #4]
 8004fd2:	1852      	addeq	r2, r2, r1
 8004fd4:	6022      	streq	r2, [r4, #0]
 8004fd6:	6063      	str	r3, [r4, #4]
 8004fd8:	6004      	str	r4, [r0, #0]
 8004fda:	e7ed      	b.n	8004fb8 <_free_r+0x24>
 8004fdc:	461a      	mov	r2, r3
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	b10b      	cbz	r3, 8004fe6 <_free_r+0x52>
 8004fe2:	42a3      	cmp	r3, r4
 8004fe4:	d9fa      	bls.n	8004fdc <_free_r+0x48>
 8004fe6:	6811      	ldr	r1, [r2, #0]
 8004fe8:	1850      	adds	r0, r2, r1
 8004fea:	42a0      	cmp	r0, r4
 8004fec:	d10b      	bne.n	8005006 <_free_r+0x72>
 8004fee:	6820      	ldr	r0, [r4, #0]
 8004ff0:	4401      	add	r1, r0
 8004ff2:	1850      	adds	r0, r2, r1
 8004ff4:	4283      	cmp	r3, r0
 8004ff6:	6011      	str	r1, [r2, #0]
 8004ff8:	d1de      	bne.n	8004fb8 <_free_r+0x24>
 8004ffa:	6818      	ldr	r0, [r3, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	4401      	add	r1, r0
 8005000:	6011      	str	r1, [r2, #0]
 8005002:	6053      	str	r3, [r2, #4]
 8005004:	e7d8      	b.n	8004fb8 <_free_r+0x24>
 8005006:	d902      	bls.n	800500e <_free_r+0x7a>
 8005008:	230c      	movs	r3, #12
 800500a:	602b      	str	r3, [r5, #0]
 800500c:	e7d4      	b.n	8004fb8 <_free_r+0x24>
 800500e:	6820      	ldr	r0, [r4, #0]
 8005010:	1821      	adds	r1, r4, r0
 8005012:	428b      	cmp	r3, r1
 8005014:	bf01      	itttt	eq
 8005016:	6819      	ldreq	r1, [r3, #0]
 8005018:	685b      	ldreq	r3, [r3, #4]
 800501a:	1809      	addeq	r1, r1, r0
 800501c:	6021      	streq	r1, [r4, #0]
 800501e:	6063      	str	r3, [r4, #4]
 8005020:	6054      	str	r4, [r2, #4]
 8005022:	e7c9      	b.n	8004fb8 <_free_r+0x24>
 8005024:	bd38      	pop	{r3, r4, r5, pc}
 8005026:	bf00      	nop
 8005028:	20000148 	.word	0x20000148

0800502c <_malloc_r>:
 800502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502e:	1ccd      	adds	r5, r1, #3
 8005030:	f025 0503 	bic.w	r5, r5, #3
 8005034:	3508      	adds	r5, #8
 8005036:	2d0c      	cmp	r5, #12
 8005038:	bf38      	it	cc
 800503a:	250c      	movcc	r5, #12
 800503c:	2d00      	cmp	r5, #0
 800503e:	4606      	mov	r6, r0
 8005040:	db01      	blt.n	8005046 <_malloc_r+0x1a>
 8005042:	42a9      	cmp	r1, r5
 8005044:	d903      	bls.n	800504e <_malloc_r+0x22>
 8005046:	230c      	movs	r3, #12
 8005048:	6033      	str	r3, [r6, #0]
 800504a:	2000      	movs	r0, #0
 800504c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800504e:	f000 f87d 	bl	800514c <__malloc_lock>
 8005052:	4921      	ldr	r1, [pc, #132]	; (80050d8 <_malloc_r+0xac>)
 8005054:	680a      	ldr	r2, [r1, #0]
 8005056:	4614      	mov	r4, r2
 8005058:	b99c      	cbnz	r4, 8005082 <_malloc_r+0x56>
 800505a:	4f20      	ldr	r7, [pc, #128]	; (80050dc <_malloc_r+0xb0>)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	b923      	cbnz	r3, 800506a <_malloc_r+0x3e>
 8005060:	4621      	mov	r1, r4
 8005062:	4630      	mov	r0, r6
 8005064:	f000 f862 	bl	800512c <_sbrk_r>
 8005068:	6038      	str	r0, [r7, #0]
 800506a:	4629      	mov	r1, r5
 800506c:	4630      	mov	r0, r6
 800506e:	f000 f85d 	bl	800512c <_sbrk_r>
 8005072:	1c43      	adds	r3, r0, #1
 8005074:	d123      	bne.n	80050be <_malloc_r+0x92>
 8005076:	230c      	movs	r3, #12
 8005078:	4630      	mov	r0, r6
 800507a:	6033      	str	r3, [r6, #0]
 800507c:	f000 f86c 	bl	8005158 <__malloc_unlock>
 8005080:	e7e3      	b.n	800504a <_malloc_r+0x1e>
 8005082:	6823      	ldr	r3, [r4, #0]
 8005084:	1b5b      	subs	r3, r3, r5
 8005086:	d417      	bmi.n	80050b8 <_malloc_r+0x8c>
 8005088:	2b0b      	cmp	r3, #11
 800508a:	d903      	bls.n	8005094 <_malloc_r+0x68>
 800508c:	6023      	str	r3, [r4, #0]
 800508e:	441c      	add	r4, r3
 8005090:	6025      	str	r5, [r4, #0]
 8005092:	e004      	b.n	800509e <_malloc_r+0x72>
 8005094:	6863      	ldr	r3, [r4, #4]
 8005096:	42a2      	cmp	r2, r4
 8005098:	bf0c      	ite	eq
 800509a:	600b      	streq	r3, [r1, #0]
 800509c:	6053      	strne	r3, [r2, #4]
 800509e:	4630      	mov	r0, r6
 80050a0:	f000 f85a 	bl	8005158 <__malloc_unlock>
 80050a4:	f104 000b 	add.w	r0, r4, #11
 80050a8:	1d23      	adds	r3, r4, #4
 80050aa:	f020 0007 	bic.w	r0, r0, #7
 80050ae:	1ac2      	subs	r2, r0, r3
 80050b0:	d0cc      	beq.n	800504c <_malloc_r+0x20>
 80050b2:	1a1b      	subs	r3, r3, r0
 80050b4:	50a3      	str	r3, [r4, r2]
 80050b6:	e7c9      	b.n	800504c <_malloc_r+0x20>
 80050b8:	4622      	mov	r2, r4
 80050ba:	6864      	ldr	r4, [r4, #4]
 80050bc:	e7cc      	b.n	8005058 <_malloc_r+0x2c>
 80050be:	1cc4      	adds	r4, r0, #3
 80050c0:	f024 0403 	bic.w	r4, r4, #3
 80050c4:	42a0      	cmp	r0, r4
 80050c6:	d0e3      	beq.n	8005090 <_malloc_r+0x64>
 80050c8:	1a21      	subs	r1, r4, r0
 80050ca:	4630      	mov	r0, r6
 80050cc:	f000 f82e 	bl	800512c <_sbrk_r>
 80050d0:	3001      	adds	r0, #1
 80050d2:	d1dd      	bne.n	8005090 <_malloc_r+0x64>
 80050d4:	e7cf      	b.n	8005076 <_malloc_r+0x4a>
 80050d6:	bf00      	nop
 80050d8:	20000148 	.word	0x20000148
 80050dc:	2000014c 	.word	0x2000014c

080050e0 <_realloc_r>:
 80050e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e2:	4607      	mov	r7, r0
 80050e4:	4614      	mov	r4, r2
 80050e6:	460e      	mov	r6, r1
 80050e8:	b921      	cbnz	r1, 80050f4 <_realloc_r+0x14>
 80050ea:	4611      	mov	r1, r2
 80050ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80050f0:	f7ff bf9c 	b.w	800502c <_malloc_r>
 80050f4:	b922      	cbnz	r2, 8005100 <_realloc_r+0x20>
 80050f6:	f7ff ff4d 	bl	8004f94 <_free_r>
 80050fa:	4625      	mov	r5, r4
 80050fc:	4628      	mov	r0, r5
 80050fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005100:	f000 f830 	bl	8005164 <_malloc_usable_size_r>
 8005104:	42a0      	cmp	r0, r4
 8005106:	d20f      	bcs.n	8005128 <_realloc_r+0x48>
 8005108:	4621      	mov	r1, r4
 800510a:	4638      	mov	r0, r7
 800510c:	f7ff ff8e 	bl	800502c <_malloc_r>
 8005110:	4605      	mov	r5, r0
 8005112:	2800      	cmp	r0, #0
 8005114:	d0f2      	beq.n	80050fc <_realloc_r+0x1c>
 8005116:	4631      	mov	r1, r6
 8005118:	4622      	mov	r2, r4
 800511a:	f7ff ff13 	bl	8004f44 <memcpy>
 800511e:	4631      	mov	r1, r6
 8005120:	4638      	mov	r0, r7
 8005122:	f7ff ff37 	bl	8004f94 <_free_r>
 8005126:	e7e9      	b.n	80050fc <_realloc_r+0x1c>
 8005128:	4635      	mov	r5, r6
 800512a:	e7e7      	b.n	80050fc <_realloc_r+0x1c>

0800512c <_sbrk_r>:
 800512c:	b538      	push	{r3, r4, r5, lr}
 800512e:	2300      	movs	r3, #0
 8005130:	4d05      	ldr	r5, [pc, #20]	; (8005148 <_sbrk_r+0x1c>)
 8005132:	4604      	mov	r4, r0
 8005134:	4608      	mov	r0, r1
 8005136:	602b      	str	r3, [r5, #0]
 8005138:	f7fc fe92 	bl	8001e60 <_sbrk>
 800513c:	1c43      	adds	r3, r0, #1
 800513e:	d102      	bne.n	8005146 <_sbrk_r+0x1a>
 8005140:	682b      	ldr	r3, [r5, #0]
 8005142:	b103      	cbz	r3, 8005146 <_sbrk_r+0x1a>
 8005144:	6023      	str	r3, [r4, #0]
 8005146:	bd38      	pop	{r3, r4, r5, pc}
 8005148:	20000268 	.word	0x20000268

0800514c <__malloc_lock>:
 800514c:	4801      	ldr	r0, [pc, #4]	; (8005154 <__malloc_lock+0x8>)
 800514e:	f000 b811 	b.w	8005174 <__retarget_lock_acquire_recursive>
 8005152:	bf00      	nop
 8005154:	20000270 	.word	0x20000270

08005158 <__malloc_unlock>:
 8005158:	4801      	ldr	r0, [pc, #4]	; (8005160 <__malloc_unlock+0x8>)
 800515a:	f000 b80c 	b.w	8005176 <__retarget_lock_release_recursive>
 800515e:	bf00      	nop
 8005160:	20000270 	.word	0x20000270

08005164 <_malloc_usable_size_r>:
 8005164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005168:	1f18      	subs	r0, r3, #4
 800516a:	2b00      	cmp	r3, #0
 800516c:	bfbc      	itt	lt
 800516e:	580b      	ldrlt	r3, [r1, r0]
 8005170:	18c0      	addlt	r0, r0, r3
 8005172:	4770      	bx	lr

08005174 <__retarget_lock_acquire_recursive>:
 8005174:	4770      	bx	lr

08005176 <__retarget_lock_release_recursive>:
 8005176:	4770      	bx	lr

08005178 <_init>:
 8005178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800517a:	bf00      	nop
 800517c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517e:	bc08      	pop	{r3}
 8005180:	469e      	mov	lr, r3
 8005182:	4770      	bx	lr

08005184 <_fini>:
 8005184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005186:	bf00      	nop
 8005188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800518a:	bc08      	pop	{r3}
 800518c:	469e      	mov	lr, r3
 800518e:	4770      	bx	lr
