OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.17_19.14.37/results/cts/top.odb'…
Reading design constraints file at '/openlane/designs/zero_to_five_counter/src/ZeroToFiveCounter.sdc'…
[INFO]: No (un)set_propagated_clock found in /openlane/designs/zero_to_five_counter/src/ZeroToFiveCounter.sdc
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.17    0.41    0.67 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.18    0.01    0.67 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.17    0.23    0.90 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.18    0.01    0.91 ^ _33_/A (sky130_fd_sc_hd__nor2_2)
     1    0.02    0.06    0.10    1.00 v _33_/Y (sky130_fd_sc_hd__nor2_2)
                                         _00_ (net)
                  0.06    0.00    1.01 v _46_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.25   clock reconvergence pessimism
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_4)
    10    0.08    0.12    0.42    0.66 v _47_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[1] (net)
                  0.12    0.00    0.66 v _34_/B (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.10    0.14    0.80 ^ _34_/Y (sky130_fd_sc_hd__nand2_1)
                                         _11_ (net)
                  0.10    0.00    0.81 ^ _36_/C (sky130_fd_sc_hd__and4b_1)
     1    0.01    0.11    0.25    1.05 ^ _36_/X (sky130_fd_sc_hd__and4b_1)
                                         _13_ (net)
                  0.11    0.00    1.05 ^ _37_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.10    0.14    1.19 ^ _37_/X (sky130_fd_sc_hd__buf_1)
                                         _01_ (net)
                  0.10    0.00    1.19 ^ _47_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.24   clock reconvergence pessimism
                         -0.04    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_4)
    10    0.08    0.12    0.42    0.66 v _47_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[1] (net)
                  0.12    0.00    0.66 v _38_/B (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.13    0.17    0.83 ^ _38_/Y (sky130_fd_sc_hd__nand3_1)
                                         _14_ (net)
                  0.13    0.00    0.83 ^ _40_/C (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.12    0.30    1.13 ^ _40_/X (sky130_fd_sc_hd__and4b_2)
                                         _16_ (net)
                  0.12    0.00    1.13 ^ _41_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.12    0.15    1.29 ^ _41_/X (sky130_fd_sc_hd__buf_1)
                                         _02_ (net)
                  0.12    0.00    1.29 ^ _48_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.29   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.25   clock reconvergence pessimism
                         -0.05    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -1.29   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_4)
    10    0.08    0.12    0.42    0.66 v _47_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[1] (net)
                  0.12    0.01    0.67 v _42_/B (sky130_fd_sc_hd__nand4_4)
     1    0.02    0.09    0.15    0.82 ^ _42_/Y (sky130_fd_sc_hd__nand4_4)
                                         _17_ (net)
                  0.09    0.00    0.82 ^ _44_/C (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.13    0.30    1.12 ^ _44_/X (sky130_fd_sc_hd__and4b_2)
                                         _19_ (net)
                  0.13    0.00    1.12 ^ _45_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    1.34 ^ _45_/X (sky130_fd_sc_hd__buf_2)
                                         _03_ (net)
                  0.17    0.01    1.35 ^ _49_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.35   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.24 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.24   clock reconvergence pessimism
                         -0.06    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)



worst slack corner Typical: 0.8087
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.17    0.41    0.67 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.18    0.01    0.67 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.17    0.23    0.90 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.18    0.00    0.90 ^ _21_/D_N (sky130_fd_sc_hd__or4bb_4)
     5    0.05    0.16    0.60    1.50 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.16    0.01    1.51 v _44_/B (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.08    0.30    1.81 v _44_/X (sky130_fd_sc_hd__and4b_2)
                                         _19_ (net)
                  0.08    0.00    1.81 v _45_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    2.00 v _45_/X (sky130_fd_sc_hd__buf_2)
                                         _03_ (net)
                  0.09    0.01    2.01 v _49_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.24 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.13   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  8.10   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.17    0.41    0.67 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.18    0.01    0.67 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.17    0.23    0.90 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.18    0.00    0.90 ^ _21_/D_N (sky130_fd_sc_hd__or4bb_4)
     5    0.05    0.16    0.60    1.50 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.16    0.01    1.51 v _40_/B (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.08    0.30    1.81 v _40_/X (sky130_fd_sc_hd__and4b_2)
                                         _16_ (net)
                  0.08    0.00    1.81 v _41_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.06    0.13    1.94 v _41_/X (sky130_fd_sc_hd__buf_1)
                                         _02_ (net)
                  0.06    0.00    1.94 v _48_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.94   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13   10.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.25 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.25   clock reconvergence pessimism
                         -0.12   10.13   library setup time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                  8.20   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.17    0.41    0.67 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.18    0.01    0.67 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.17    0.23    0.90 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.18    0.00    0.90 ^ _21_/D_N (sky130_fd_sc_hd__or4bb_4)
     5    0.05    0.16    0.60    1.50 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.16    0.00    1.50 v _36_/B (sky130_fd_sc_hd__and4b_1)
     1    0.01    0.07    0.25    1.76 v _36_/X (sky130_fd_sc_hd__and4b_1)
                                         _13_ (net)
                  0.07    0.00    1.76 v _37_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.05    0.12    1.88 v _37_/X (sky130_fd_sc_hd__buf_1)
                                         _01_ (net)
                  0.05    0.00    1.88 v _47_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.24 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.12   10.13   library setup time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  8.25   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.09    0.37    0.62 v _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.09    0.01    0.62 v _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.08    0.19    0.81 v _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.08    0.01    0.82 v _33_/A (sky130_fd_sc_hd__nor2_2)
     1    0.02    0.21    0.22    1.03 ^ _33_/Y (sky130_fd_sc_hd__nor2_2)
                                         _00_ (net)
                  0.21    0.00    1.04 ^ _46_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.04   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13   10.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.25   clock reconvergence pessimism
                         -0.10   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)



worst slack corner Typical: 8.0991
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.17    0.41    0.67 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.18    0.01    0.67 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.17    0.23    0.90 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.18    0.00    0.90 ^ _21_/D_N (sky130_fd_sc_hd__or4bb_4)
     5    0.05    0.16    0.60    1.50 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.16    0.01    1.51 v _44_/B (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.08    0.30    1.81 v _44_/X (sky130_fd_sc_hd__and4b_2)
                                         _19_ (net)
                  0.08    0.00    1.81 v _45_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    2.00 v _45_/X (sky130_fd_sc_hd__buf_2)
                                         _03_ (net)
                  0.09    0.01    2.01 v _49_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.03    0.05    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.24 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.13   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  8.10   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 7 unconstrained endpoints.
  out[0]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.67e-05   4.88e-06   3.52e-11   2.15e-05  17.1%
Combinational          8.44e-06   1.55e-05   1.36e-10   2.39e-05  19.0%
Clock                  5.66e-05   2.36e-05   7.03e-10   8.02e-05  63.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.17e-05   4.40e-05   8.74e-10   1.26e-04 100.0%
                          65.0%      35.0%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
   0.24 source latency _47_/CLK ^
  -0.25 target latency _48_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 8.10

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.81
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 1901 u^2 2% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.17_19.14.37/results/signoff/top.sdf'…
Writing timing model to '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.17_19.14.37/results/signoff/top.lib'…
