// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Sat May 25 22:26:19 2019
// Host        : LAPTOP-8CRDOKU2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_compar_0_0_stub.v
// Design      : design_1_compar_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcsg324-3
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "compar,Vivado 2018.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(d11, d12, d13, d14, d21, d22, d23, d24, d31, d32, d33, d34, d41, 
  d42, d43, d44, change, enter, answer)
/* synthesis syn_black_box black_box_pad_pin="d11,d12,d13,d14,d21,d22,d23,d24,d31,d32,d33,d34,d41,d42,d43,d44,change,enter,answer" */;
  input d11;
  input d12;
  input d13;
  input d14;
  input d21;
  input d22;
  input d23;
  input d24;
  input d31;
  input d32;
  input d33;
  input d34;
  input d41;
  input d42;
  input d43;
  input d44;
  input change;
  input enter;
  output answer;
endmodule
