# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 08:51:22 on Oct 25,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.fulladder16
# Loading __work.fulladder4
# Loading __work.fulladder1
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.instr_decoder
# Loading __work.zext16
# Loading __work.sext16
# Loading __work.regFile_bypass
# Loading __work.decoder3_8
# Loading __work.mux8_1
# Loading __work.execute
# Loading __work.ALU_OP
# Loading __work.alu
# Loading __work.inverter16
# Loading __work.shifter
# Loading __work.op
# Loading __work.mux2_1
# Loading __work.cla_16b
# Loading __work.overflow
# Loading __work.set
# Loading __work.brncnd
# Loading __work.SHL1
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.register_bypass
# Loading __work.ecmux4_1
# Loading __work.cla_4b
# Loading __work.demux1_2
# Loading __work.fullAdder_1b
# log -howmany -rec /* 
# 5569
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Break key hit
# Break key hit
# Break key hit
