{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502394974934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502394974935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:56:14 2017 " "Processing started: Thu Aug 10 15:56:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502394974935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394974935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394974935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1502394975219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/RS232UART_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/RS232UART_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART_rs232_0 " "Found entity 1: RS232UART_rs232_0" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984486 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1502394984487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/RS232UART.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/RS232UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART " "Found entity 1: RS232UART" {  } { { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984490 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART_rs232_0.v /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v " "File \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART_rs232_0.v\" is a duplicate of already analyzed file \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1502394984490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART_rs232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file RS232UART_rs232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1_port " "Found entity 1: ram_1_port" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_kr01 " "Found entity 1: pll_reconfig_pllrcfg_kr01" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984528 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll " "Found entity 1: reconfig_pll" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Error_Check_Tree.v 1 1 " "Found 1 design units, including 1 entities, in source file Error_Check_Tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_check_tree " "Found entity 1: error_check_tree" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/Error_Check_Tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 top.v(226) " "Verilog HDL Expression warning at top.v(226): truncated literal to match 7 bits" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1502394984532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 3 3 " "Found 3 design units, including 3 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984532 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_top " "Found entity 2: ram_top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984532 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_display " "Found entity 3: hex_display" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Controller " "Found entity 1: RAM_Controller" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1502394984604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "top.v" "pll1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_pll pll:pll1\|reconfig_pll:pll1 " "Elaborating entity \"reconfig_pll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\"" {  } { { "pll.v" "pll1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\"" {  } { { "reconfig_pll.v" "altpll_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\"" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 19 " "Parameter \"loop_filter_r_bits\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=reconfig_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=reconfig_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 101 " "Parameter \"m\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 5 " "Parameter \"n\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 1 " "Parameter \"vco_post_scale\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 5 " "Parameter \"c0_high\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 5 " "Parameter \"c0_low\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode even " "Parameter \"c0_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_high 10 " "Parameter \"c1_high\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_initial 1 " "Parameter \"c1_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_low 10 " "Parameter \"c1_low\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_mode even " "Parameter \"c1_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_ph 0 " "Parameter \"c1_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_high 10 " "Parameter \"c2_high\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_initial 11 " "Parameter \"c2_initial\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_low 10 " "Parameter \"c2_low\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_mode even " "Parameter \"c2_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_ph 0 " "Parameter \"c2_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_counter c1 " "Parameter \"clk1_counter\" = \"c1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_counter c2 " "Parameter \"clk2_counter\" = \"c2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file reconfig_pll.mif " "Parameter \"scan_chain_mif_file\" = \"reconfig_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984668 ""}  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/reconfig_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/reconfig_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll_altpll " "Found entity 1: reconfig_pll_altpll" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_pll_altpll pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated " "Elaborating entity \"reconfig_pll_altpll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig pll:pll1\|pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\"" {  } { { "pll.v" "pll_reconfig_inst" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_pllrcfg_kr01 pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component " "Elaborating entity \"pll_reconfig_pllrcfg_kr01\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\"" {  } { { "pll_reconfig.v" "pll_reconfig_pllrcfg_kr01_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\"" {  } { { "pll_reconfig.v" "altsyncram4" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 327 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/meijersj/PLL/reconfig_pll.mif " "Parameter \"init_file\" = \"/home/meijersj/PLL/reconfig_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984734 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 327 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5lv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lv " "Found entity 1: altsyncram_5lv" {  } { { "db/altsyncram_5lv.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_5lv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5lv pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\|altsyncram_5lv:auto_generated " "Elaborating entity \"altsyncram_5lv\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\|altsyncram_5lv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\"" {  } { { "pll_reconfig.v" "add_sub5" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 947 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984781 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 947 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqa " "Found entity 1: add_sub_qqa" {  } { { "db/add_sub_qqa.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/add_sub_qqa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqa pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated " "Elaborating entity \"add_sub_qqa\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\"" {  } { { "pll_reconfig.v" "add_sub6" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 970 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984820 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 970 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t9a " "Found entity 1: add_sub_t9a" {  } { { "db/add_sub_t9a.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/add_sub_t9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t9a pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated " "Elaborating entity \"add_sub_t9a\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\"" {  } { { "pll_reconfig.v" "cmpr7" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 994 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984864 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 994 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6pd " "Found entity 1: cmpr_6pd" {  } { { "db/cmpr_6pd.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cmpr_6pd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6pd pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated " "Elaborating entity \"cmpr_6pd\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\"" {  } { { "pll_reconfig.v" "cntr1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1022 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984911 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1022 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c1l " "Found entity 1: cntr_c1l" {  } { { "db/cntr_c1l.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_c1l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c1l pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated " "Elaborating entity \"cntr_c1l\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\"" {  } { { "pll_reconfig.v" "cntr13" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1084 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984955 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1084 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_3kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394984990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394984990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\"" {  } { { "pll_reconfig.v" "cntr14" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394984995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394984995 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394984995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kj " "Found entity 1: cntr_2kj" {  } { { "db/cntr_2kj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_2kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated " "Elaborating entity \"cntr_2kj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\"" {  } { { "pll_reconfig.v" "cntr2" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1175 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985039 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1175 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394985039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_idj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_idj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\|cntr_idj:auto_generated " "Elaborating entity \"cntr_idj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\|cntr_idj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\"" {  } { { "pll_reconfig.v" "decode11" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1226 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985087 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1226 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394985087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bbf " "Found entity 1: decode_bbf" {  } { { "db/decode_bbf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/decode_bbf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bbf pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\|decode_bbf:auto_generated " "Elaborating entity \"decode_bbf\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\|decode_bbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_top ram_top:ram_top1 " "Elaborating entity \"ram_top\" for hierarchy \"ram_top:ram_top1\"" {  } { { "top.v" "ram_top1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_past_address_latch top.v(314) " "Verilog HDL Always Construct warning at top.v(314): inferring latch(es) for variable \"next_past_address_latch\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 314 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502394985129 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_latch_1 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"error_latch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502394985131 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_latch_1 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"address_latch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502394985131 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_latch_2 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"error_latch_2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502394985131 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_latch_2 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"address_latch_2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502394985131 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first_fail_freq top.v(530) " "Verilog HDL Always Construct warning at top.v(530): inferring latch(es) for variable \"first_fail_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 530 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502394985131 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] top.v(78) " "Output port \"LEDG\[7..6\]\" at top.v(78) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502394985133 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(79) " "Output port \"LEDR\" at top.v(79) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502394985133 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[0\] top.v(531) " "Inferred latch for \"first_fail_freq\[0\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[1\] top.v(531) " "Inferred latch for \"first_fail_freq\[1\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[2\] top.v(531) " "Inferred latch for \"first_fail_freq\[2\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[3\] top.v(531) " "Inferred latch for \"first_fail_freq\[3\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[4\] top.v(531) " "Inferred latch for \"first_fail_freq\[4\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[5\] top.v(531) " "Inferred latch for \"first_fail_freq\[5\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[6\] top.v(531) " "Inferred latch for \"first_fail_freq\[6\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[7\] top.v(531) " "Inferred latch for \"first_fail_freq\[7\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[8\] top.v(531) " "Inferred latch for \"first_fail_freq\[8\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[9\] top.v(531) " "Inferred latch for \"first_fail_freq\[9\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[0\] top.v(491) " "Inferred latch for \"address_latch_2\[0\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[1\] top.v(491) " "Inferred latch for \"address_latch_2\[1\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985134 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[2\] top.v(491) " "Inferred latch for \"address_latch_2\[2\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[3\] top.v(491) " "Inferred latch for \"address_latch_2\[3\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[4\] top.v(491) " "Inferred latch for \"address_latch_2\[4\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[5\] top.v(491) " "Inferred latch for \"address_latch_2\[5\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[6\] top.v(491) " "Inferred latch for \"address_latch_2\[6\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[7\] top.v(491) " "Inferred latch for \"address_latch_2\[7\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[8\] top.v(491) " "Inferred latch for \"address_latch_2\[8\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[9\] top.v(491) " "Inferred latch for \"address_latch_2\[9\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_latch_2 top.v(491) " "Inferred latch for \"error_latch_2\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[0\] top.v(491) " "Inferred latch for \"address_latch_1\[0\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[1\] top.v(491) " "Inferred latch for \"address_latch_1\[1\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[2\] top.v(491) " "Inferred latch for \"address_latch_1\[2\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[3\] top.v(491) " "Inferred latch for \"address_latch_1\[3\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[4\] top.v(491) " "Inferred latch for \"address_latch_1\[4\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[5\] top.v(491) " "Inferred latch for \"address_latch_1\[5\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[6\] top.v(491) " "Inferred latch for \"address_latch_1\[6\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[7\] top.v(491) " "Inferred latch for \"address_latch_1\[7\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[8\] top.v(491) " "Inferred latch for \"address_latch_1\[8\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[9\] top.v(491) " "Inferred latch for \"address_latch_1\[9\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_latch_1 top.v(491) " "Inferred latch for \"error_latch_1\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985135 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_past_address_latch top.v(314) " "Inferred latch for \"next_past_address_latch\" at top.v(314)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985136 "|top|ram_top:ram_top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Controller ram_top:ram_top1\|RAM_Controller:RAM_Controller1 " "Elaborating entity \"RAM_Controller\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\"" {  } { { "top.v" "RAM_Controller1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren RAM_Controller.v(18) " "Verilog HDL or VHDL warning at RAM_Controller.v(18): object \"wren\" assigned a value but never read" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1502394985149 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\"" {  } { { "RAM_Controller.v" "RAM1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1_port ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram " "Elaborating entity \"ram_1_port\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\"" {  } { { "RAM.v" "the_ram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "altsyncram_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985163 ""}  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394985163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttj1 " "Found entity 1: altsyncram_ttj1" {  } { { "db/altsyncram_ttj1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_ttj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttj1 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated " "Elaborating entity \"altsyncram_ttj1\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_check_tree ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena " "Elaborating entity \"error_check_tree\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\"" {  } { { "RAM_Controller.v" "check_evena" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display ram_top:ram_top1\|hex_display:hexa0 " "Elaborating entity \"hex_display\" for hierarchy \"ram_top:ram_top1\|hex_display:hexa0\"" {  } { { "top.v" "hexa0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232UART RS232UART:UART " "Elaborating entity \"RS232UART\" for hierarchy \"RS232UART:UART\"" {  } { { "top.v" "UART" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232UART_rs232_0 RS232UART:UART\|RS232UART_rs232_0:rs232_0 " "Elaborating entity \"RS232UART_rs232_0\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\"" {  } { { "RS232UART/synthesis/RS232UART.v" "rs232_0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity RS232UART_rs232_0.v(103) " "Verilog HDL or VHDL warning at RS232UART_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1502394985210 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "RS232_In_Deserializer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1502394985211 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502394985372 ""}  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502394985372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502394985597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394985597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "RS232_Out_Serializer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502394985601 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502394985890 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "ram_top:ram_top1 " "Partition \"ram_top:ram_top1\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1502394985890 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1502394985890 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "RAM_Controller:RAM_Controller1 " "Partition \"RAM_Controller:RAM_Controller1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1502394985890 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "RAM:RAM1 " "Partition \"RAM:RAM1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1502394985890 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_1_port:the_ram " "Partition \"ram_1_port:the_ram\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1502394985890 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1502394985890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 38 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 68 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 98 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 128 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 158 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 188 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 218 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 248 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394985998 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1502394985998 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1502394985998 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1502394986139 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1502394986149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1502394991252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1502394991253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:56:30 2017 " "Processing started: Thu Aug 10 15:56:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1502394991253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1502394991253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1502394991253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 4 1502394991332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 4 1502394991332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:56:30 2017 " "Processing started: Thu Aug 10 15:56:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 4 1502394991332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502394991332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=ram_top:ram_top1 top -c top " "Command: quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=ram_top:ram_top1 top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502394991332 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:ram_top1 " "Starting Logic Optimization and Technology Mapping for Partition ram_top:ram_top1" {  } { { "top.v" "ram_top1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 57 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 4 1502394991949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDG\[5\] GND " "Pin \"ram_top:ram_top1\|LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDG\[6\] GND " "Pin \"ram_top:ram_top1\|LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDG\[7\] GND " "Pin \"ram_top:ram_top1\|LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[0\] GND " "Pin \"ram_top:ram_top1\|LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[1\] GND " "Pin \"ram_top:ram_top1\|LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[2\] GND " "Pin \"ram_top:ram_top1\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[3\] GND " "Pin \"ram_top:ram_top1\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[4\] GND " "Pin \"ram_top:ram_top1\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[5\] GND " "Pin \"ram_top:ram_top1\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[6\] GND " "Pin \"ram_top:ram_top1\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[7\] GND " "Pin \"ram_top:ram_top1\|LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[8\] GND " "Pin \"ram_top:ram_top1\|LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[9\] GND " "Pin \"ram_top:ram_top1\|LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[10\] GND " "Pin \"ram_top:ram_top1\|LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[11\] GND " "Pin \"ram_top:ram_top1\|LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[12\] GND " "Pin \"ram_top:ram_top1\|LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[13\] GND " "Pin \"ram_top:ram_top1\|LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[14\] GND " "Pin \"ram_top:ram_top1\|LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[15\] GND " "Pin \"ram_top:ram_top1\|LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[16\] GND " "Pin \"ram_top:ram_top1\|LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|LEDR\[17\] GND " "Pin \"ram_top:ram_top1\|LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX2\[1\] GND " "Pin \"ram_top:ram_top1\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX2\[2\] GND " "Pin \"ram_top:ram_top1\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX2\[6\] VCC " "Pin \"ram_top:ram_top1\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX5\[1\] GND " "Pin \"ram_top:ram_top1\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX5\[2\] GND " "Pin \"ram_top:ram_top1\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|HEX5\[6\] VCC " "Pin \"ram_top:ram_top1\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top1\|UART_data\[7\] GND " "Pin \"ram_top:ram_top1\|UART_data\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 4 1502394992097 "|top|ram_top:ram_top1|UART_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 4 1502394992097 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1502394992131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:ram_top1 " "Timing-Driven Synthesis is running on partition \"ram_top:ram_top1\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 4 1502394992167 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1502394992199 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1502394992199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1502394992446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 4 1502394992828 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 4 1502394992828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 4 1502394992828 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 4 1502394992828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 4 1502394992828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 4 1502394992864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:56:32 2017 " "Processing ended: Thu Aug 10 15:56:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 4 1502394992864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 4 1502394992864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 4 1502394992864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 4 1502394992864 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1502394993311 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[0\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[0\]\"" {  } { { "pll_reconfig.v" "le_comb8" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 361 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1502394993318 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[1\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[1\]\"" {  } { { "pll_reconfig.v" "le_comb9" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 376 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1502394993318 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[2\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[2\]\"" {  } { { "pll_reconfig.v" "le_comb10" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 346 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1502394993318 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1502394993318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "548 " "Implemented 548 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1502394993321 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1502394993321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1502394993321 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1502394993321 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1502394993321 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1502394993321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1502394993321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1502394993360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:56:33 2017 " "Processing ended: Thu Aug 10 15:56:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1502394993360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1502394993360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1502394993360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1502394993360 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1502394993940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1295 " "Peak virtual memory: 1295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502394994135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:56:34 2017 " "Processing ended: Thu Aug 10 15:56:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502394994135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502394994135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502394994135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1502394994135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1502394998755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502394998756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:56:38 2017 " "Processing started: Thu Aug 10 15:56:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502394998756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1502394998756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1502394998756 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394998951 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "ram_top:ram_top1 " "Previously generated Fitter netlist for partition \"ram_top:ram_top1\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1502394998977 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 57 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1502394998977 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "ram_top:ram_top1 " "Using synthesis netlist for partition \"ram_top:ram_top1\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 57 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394998977 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "RAM_Controller:RAM_Controller1 " "Using previously generated Fitter netlist for partition \"RAM_Controller:RAM_Controller1\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 113 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394998992 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "RAM:RAM1 " "Using previously generated Fitter netlist for partition \"RAM:RAM1\"" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 43 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999008 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "ram_1_port:the_ram " "Using previously generated Fitter netlist for partition \"ram_1_port:the_ram\"" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 24 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999020 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "5 " "Resolved and merged 5 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1502394999109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1502394999143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999143 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "32 " "Found 32 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1502394999210 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "38 " "Found 38 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1502394999210 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[0\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[0\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[0\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[0\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[1\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[1\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[1\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[1\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[2\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[2\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[2\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[2\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[3\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[3\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[3\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[3\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[4\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[4\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[4\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[4\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[5\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[5\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[5\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[5\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[6\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[6\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[6\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[6\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[7\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[7\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_odd\[7\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_odd\[7\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 34 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_odd[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[0\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[0\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[0\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[0\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[1\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[1\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[1\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[1\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[2\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[2\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[2\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[2\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[3\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[3\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[3\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[3\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[4\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[4\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[4\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[4\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[5\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[5\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[5\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[5\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[6\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[6\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[6\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[6\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[7\]~reg0 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[7\] " "Partition port \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|q_even\[7\]\", driven by node \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|q_even\[7\]~reg0\", does not drive logic" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 30 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|q_even[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "KEY\[0\]~input ram_top:ram_top1\|KEY\[0\] " "Partition port \"ram_top:ram_top1\|KEY\[0\]\", driven by node \"KEY\[0\]~input\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|KEY[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "KEY\[1\]~input ram_top:ram_top1\|KEY\[1\] " "Partition port \"ram_top:ram_top1\|KEY\[1\]\", driven by node \"KEY\[1\]~input\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|KEY[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "KEY\[2\]~input ram_top:ram_top1\|KEY\[2\] " "Partition port \"ram_top:ram_top1\|KEY\[2\]\", driven by node \"KEY\[2\]~input\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|KEY[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "KEY\[3\]~input ram_top:ram_top1\|KEY\[3\] " "Partition port \"ram_top:ram_top1\|KEY\[3\]\", driven by node \"KEY\[3\]~input\", does not drive logic" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1502394999211 "|top|ram_top:ram_top1|KEY[3]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Design Software" 0 -1 1502394999211 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1502394999211 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1502394999552 "|top|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1502394999552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "930 " "Implemented 930 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1502394999553 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1502394999553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "824 " "Implemented 824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1502394999553 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1502394999553 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1502394999553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1502394999553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 46 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1530 " "Peak virtual memory: 1530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502394999654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:56:39 2017 " "Processing ended: Thu Aug 10 15:56:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502394999654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502394999654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502394999654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1502394999654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502395004037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502395004037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:56:43 2017 " "Processing started: Thu Aug 10 15:56:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502395004037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1502395004037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1502395004037 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1502395004070 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1502395004071 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1502395004071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1502395004133 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1502395004196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502395004236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502395004236 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "Design Software" 0 -1 1502395004300 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 101 50 0 0 " "Implementing clock multiplication of 101, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502395004300 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 101 100 0 0 " "Implementing clock multiplication of 101, clock division of 100, and phase shift of 0 degrees (0 ps) for pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 892 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502395004300 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 101 100 180 9901 " "Implementing clock multiplication of 101, clock division of 100, and phase shift of 180 degrees (9901 ps) for pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 893 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502395004300 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1502395004300 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_MISMATCH" "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.mif pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|pll1 " "The contents of the scan chain Memory Initialization File /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.mif for PLL \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|pll1\" do not match the initial state of the scan chain for the PLL" { { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk1 Counter Bypass " "The value for the clk1 Counter Bypass parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file Bypassed " "The value in the parameter value source scan chain initialization file: Bypassed" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node Not Bypassed " "The value in the parameter value source PLL node: Not Bypassed" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk1 Counter High Count " "The value for the clk1 Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 0 " "The value in the parameter value source scan chain initialization file: 0" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 10 " "The value in the parameter value source PLL node: 10" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk1 Counter Low Count " "The value for the clk1 Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 0 " "The value in the parameter value source scan chain initialization file: 0" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 10 " "The value in the parameter value source PLL node: 10" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk2 Counter Bypass " "The value for the clk2 Counter Bypass parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file Bypassed " "The value in the parameter value source scan chain initialization file: Bypassed" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node Not Bypassed " "The value in the parameter value source PLL node: Not Bypassed" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk2 Counter High Count " "The value for the clk2 Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 0 " "The value in the parameter value source scan chain initialization file: 0" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 10 " "The value in the parameter value source PLL node: 10" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk2 Counter Low Count " "The value for the clk2 Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 0 " "The value in the parameter value source scan chain initialization file: 0" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 10 " "The value in the parameter value source PLL node: 10" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1502395004302 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1502395004302 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 15075 "The contents of the scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" do not match the initial state of the scan chain for the PLL" 0 0 "Fitter" 0 -1 1502395004302 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1502395004612 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "14.80 3 0 6 " "Fitter is preserving placement for 14.80 percent of the design from 3 Post-Fit partition(s) and 0 imported partition(s) of 6 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1502395004695 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502395004716 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1502395004716 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 3202 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502395004729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 3204 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502395004729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 3206 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502395004729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 3208 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502395004729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmeijers/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 3210 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502395004729 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1502395004729 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1502395004731 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1502395004971 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 93 " "No exact pin location assignment(s) for 1 pins of 93 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1502395005487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1502395005849 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502395005850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 4 clk_fast port " "Ignored filter at top.sdc(4): clk_fast could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1502395005856 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_fast -source \[get_ports \{CLOCK_50\}\] -divide_by 40 -multiply_by 480  \[get_ports clk_fast\] " "create_generated_clock -name clk_fast -source \[get_ports \{CLOCK_50\}\] -divide_by 40 -multiply_by 480  \[get_ports clk_fast\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502395005856 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502395005856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 5 clk_slow_even port " "Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1502395005857 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 5 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_slow_even -source \[get_ports \{clk_fast\}\] -divide_by 2  \[get_ports clk_slow_even\] " "create_generated_clock -name clk_slow_even -source \[get_ports \{clk_fast\}\] -divide_by 2  \[get_ports clk_slow_even\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502395005857 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502395005857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 5 Argument -source is an empty collection " "Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502395005857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 6 clk_slow_odd port " "Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1502395005857 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 6 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_slow_odd -source \[get_ports \{clk_slow_even\}\] -divide_by 1  -phase 180 \[get_ports clk_slow_odd\] " "create_generated_clock -name clk_slow_odd -source \[get_ports \{clk_slow_even\}\] -divide_by 1  -phase 180 \[get_ports clk_slow_odd\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502395005857 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502395005857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 6 Argument -source is an empty collection " "Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502395005857 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_1\[6\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:ram_top1\|address_latch_1\[6\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395005862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502395005862 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_2\[6\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:ram_top1\|address_latch_2\[6\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395005863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502395005863 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395005868 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1502395005868 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395005868 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1502395005868 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1502395005868 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502395005868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502395005868 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1502395005868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:ram_top1\|run_error_test " "Destination node ram_top:ram_top1\|run_error_test" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 2005 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502395005970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:ram_top1\|latch_errors " "Destination node ram_top:ram_top1\|latch_errors" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 2019 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502395005970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502395005970 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 3161 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005971 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Promoted node pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005971 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Promoted node pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005971 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:ram_top1\|address_latch_1\[5\]~0  " "Automatically promoted node ram_top:ram_top1\|address_latch_1\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:ram_top1\|error_latch_1 " "Destination node ram_top:ram_top1\|error_latch_1" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 2008 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502395005971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502395005971 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 2234 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:ram_top1\|error_latch_2~0  " "Automatically promoted node ram_top:ram_top1\|error_latch_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:ram_top1\|error_latch_2 " "Destination node ram_top:ram_top1\|error_latch_2" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 1989 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502395005971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502395005971 ""}  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 2232 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_top:ram_top1\|always12~3  " "Automatically promoted node ram_top:ram_top1\|always12~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502395005971 ""}  } { { "temporary_test_loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 0 { 0 ""} 0 2120 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502395005971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1502395006425 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1502395006427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1502395006427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502395006430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502395006433 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1502395006436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1502395006436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1502395006437 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1502395006486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1502395006488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1502395006488 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1502395006504 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1502395006504 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1502395006504 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 70 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1502395006505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1502395006505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1502395006505 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmeijers/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1502395006811 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1502395006811 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502395006820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1502395006826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1502395009160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502395009420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1502395009470 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1502395012205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502395012205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1502395012633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "13.14 " "Router is attempting to preserve 13.14 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1502395016239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1502395016701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1502395016701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1502395017607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1502395017607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502395017609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1502395017647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502395017711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502395018067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502395018116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502395018442 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502395018926 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1502395019315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/output_files/top.fit.smsg " "Generated suppressed messages file /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1502395019454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 464 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 464 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1729 " "Peak virtual memory: 1729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502395019936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:56:59 2017 " "Processing ended: Thu Aug 10 15:56:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502395019936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502395019936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502395019936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1502395019936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1502395024346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502395024346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:57:04 2017 " "Processing started: Thu Aug 10 15:57:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502395024346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1502395024346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1502395024346 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1502395027304 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1502395027413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502395028585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:57:08 2017 " "Processing ended: Thu Aug 10 15:57:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502395028585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502395028585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502395028585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1502395028585 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1502395028739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1502395032988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502395032989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:57:12 2017 " "Processing started: Thu Aug 10 15:57:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502395032989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395032989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395032989 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1502395033056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033221 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033340 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 4 clk_fast port " "Ignored filter at top.sdc(4): clk_fast could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033373 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_fast -source \[get_ports \{CLOCK_50\}\] -divide_by 40 -multiply_by 480  \[get_ports clk_fast\] " "create_generated_clock -name clk_fast -source \[get_ports \{CLOCK_50\}\] -divide_by 40 -multiply_by 480  \[get_ports clk_fast\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502395033374 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 5 clk_slow_even port " "Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 5 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_slow_even -source \[get_ports \{clk_fast\}\] -divide_by 2  \[get_ports clk_slow_even\] " "create_generated_clock -name clk_slow_even -source \[get_ports \{clk_fast\}\] -divide_by 2  \[get_ports clk_slow_even\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502395033374 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 5 Argument -source is an empty collection " "Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 6 clk_slow_odd port " "Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 6 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_slow_odd -source \[get_ports \{clk_slow_even\}\] -divide_by 1  -phase 180 \[get_ports clk_slow_odd\] " "create_generated_clock -name clk_slow_odd -source \[get_ports \{clk_slow_even\}\] -divide_by 1  -phase 180 \[get_ports clk_slow_odd\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502395033374 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 6 Argument -source is an empty collection " "Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033374 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_1\[8\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:ram_top1\|address_latch_1\[8\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395033377 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033377 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_2\[8\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:ram_top1\|address_latch_2\[8\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395033377 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033377 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395033661 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395033661 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395033661 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033661 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395033661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395033661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395033661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395033661 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033661 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1502395033662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1502395033673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1502395033687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.394 " "Worst-case setup slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.394 CLOCK_50  " "   -0.394              -0.394 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 CLOCK_50  " "    0.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.654 " "Worst-case recovery slack is 16.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.654               0.000 CLOCK_50  " "   16.654               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.246 " "Worst-case removal slack is 2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.246               0.000 CLOCK_50  " "    2.246               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.072 " "Worst-case minimum pulse width slack is 4.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.072               0.000 CLOCK_50  " "    4.072               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395033694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1502395033722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395033743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034244 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_1\[8\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:ram_top1\|address_latch_1\[8\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395034317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034317 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_2\[8\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:ram_top1\|address_latch_2\[8\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395034317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034317 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395034319 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395034319 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395034319 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034319 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034319 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034319 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034319 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034319 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.102 " "Worst-case setup slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 CLOCK_50  " "    0.102               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 CLOCK_50  " "    0.239               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.929 " "Worst-case recovery slack is 16.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.929               0.000 CLOCK_50  " "   16.929               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.048 " "Worst-case removal slack is 2.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.048               0.000 CLOCK_50  " "    2.048               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.054 " "Worst-case minimum pulse width slack is 4.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.054               0.000 CLOCK_50  " "    4.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034336 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1502395034365 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_1\[8\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Latch ram_top:ram_top1\|address_latch_1\[8\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395034453 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034453 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:ram_top1\|address_latch_2\[8\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error " "Latch ram_top:ram_top1\|address_latch_2\[8\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_odda\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1502395034453 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034453 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395034455 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395034455 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1502395034455 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034455 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034455 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034455 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034455 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1502395034455 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.836 " "Worst-case setup slack is 2.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.836               0.000 CLOCK_50  " "    2.836               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.068 " "Worst-case hold slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 CLOCK_50  " "    0.068               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.222 " "Worst-case recovery slack is 18.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.222               0.000 CLOCK_50  " "   18.222               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 CLOCK_50  " "    1.075               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.391 " "Worst-case minimum pulse width slack is 4.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.391               0.000 CLOCK_50  " "    4.391               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502395034471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 43 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1160 " "Peak virtual memory: 1160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502395034949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:57:14 2017 " "Processing ended: Thu Aug 10 15:57:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502395034949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502395034949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502395034949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395034949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502395039362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502395039363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 15:57:19 2017 " "Processing started: Thu Aug 10 15:57:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502395039363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1502395039363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1502395039363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_85c_slow.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_7_1200mv_85c_slow.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395039933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_0c_slow.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_7_1200mv_0c_slow.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top.vo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_85c_v_slow.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_7_1200mv_85c_v_slow.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040432 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_0c_v_slow.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_7_1200mv_0c_v_slow.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1502395040743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1352 " "Peak virtual memory: 1352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502395040795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 15:57:20 2017 " "Processing ended: Thu Aug 10 15:57:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502395040795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502395040795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502395040795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1502395040795 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 606 s " "Quartus Prime Full Compilation was successful. 0 errors, 606 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1502395040930 ""}
