INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 10:23:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 buffer12/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer18/outs_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.527ns (15.233%)  route 2.933ns (84.767%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 5.276 - 4.000 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=393, unset)          1.410     1.410    buffer12/clk
    SLICE_X36Y97         FDRE                                         r  buffer12/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.223     1.633 r  buffer12/outputValid_reg/Q
                         net (fo=9, routed)           0.581     2.214    buffer13/buffer12_outs_valid
    SLICE_X37Y96         LUT6 (Prop_lut6_I1_O)        0.043     2.257 f  buffer13/transmitValue_i_4__0/O
                         net (fo=5, routed)           0.111     2.368    buffer13/fullReg_reg_2
    SLICE_X37Y96         LUT5 (Prop_lut5_I3_O)        0.043     2.411 f  buffer13/out0_valid_INST_0_i_5/O
                         net (fo=19, routed)          0.233     2.644    merge0/tehb/control/dataReg_reg[0]_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.687 f  merge0/tehb/control/dataReg[7]_i_2/O
                         net (fo=14, routed)          0.252     2.939    buffer10/fifo/transmitValue_reg_4
    SLICE_X37Y95         LUT4 (Prop_lut4_I1_O)        0.043     2.982 f  buffer10/fifo/start_ready_INST_0_i_10/O
                         net (fo=5, routed)           0.598     3.580    buffer10/fifo/start_ready_INST_0_i_10_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I5_O)        0.043     3.623 f  buffer10/fifo/dataReg[31]_i_3/O
                         net (fo=70, routed)          0.365     3.988    buffer10/fifo/Empty_reg_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.043     4.031 f  buffer10/fifo/fullReg_i_2__0/O
                         net (fo=3, routed)           0.370     4.401    buffer10/fifo/fullReg_i_2__0_n_0
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.046     4.447 r  buffer10/fifo/outs[31]_i_1/O
                         net (fo=32, routed)          0.423     4.870    buffer18/E[0]
    SLICE_X39Y99         FDRE                                         r  buffer18/outs_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=393, unset)          1.276     5.276    buffer18/clk
    SLICE_X39Y99         FDRE                                         r  buffer18/outs_reg[26]/C
                         clock pessimism              0.087     5.363    
                         clock uncertainty           -0.035     5.328    
    SLICE_X39Y99         FDRE (Setup_fdre_C_CE)      -0.290     5.038    buffer18/outs_reg[26]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  0.168    




