|cnn_vibration_monitor_10M08
clk50 => clk50.IN1
led[0] << led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] << led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] << m08_cnn1d:cnn1d.cnn_condition


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d
clk => clk.IN2
rst => rst.IN2
cnn_ready_in <= subsample:subsample.subsample_ready_in
cnn_valid_in => cnn_valid_in.IN1
cnn_data_in[0] => cnn_data_in[0].IN1
cnn_data_in[1] => cnn_data_in[1].IN1
cnn_data_in[2] => cnn_data_in[2].IN1
cnn_data_in[3] => cnn_data_in[3].IN1
cnn_data_in[4] => cnn_data_in[4].IN1
cnn_data_in[5] => cnn_data_in[5].IN1
cnn_data_in[6] => cnn_data_in[6].IN1
cnn_data_in[7] => cnn_data_in[7].IN1
cnn_data_in[8] => cnn_data_in[8].IN1
cnn_data_in[9] => cnn_data_in[9].IN1
cnn_data_in[10] => cnn_data_in[10].IN1
cnn_data_in[11] => cnn_data_in[11].IN1
cnn_ready_out => neuron_layer:neuron_layer.neuron_layer_ready_out
cnn_ready_out => always0.IN1
cnn_condition <= cnn_condition~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|subsample:subsample
clk => subsample_data_out[0]~reg0.CLK
clk => subsample_data_out[1]~reg0.CLK
clk => subsample_data_out[2]~reg0.CLK
clk => subsample_data_out[3]~reg0.CLK
clk => subsample_data_out[4]~reg0.CLK
clk => subsample_data_out[5]~reg0.CLK
clk => subsample_data_out[6]~reg0.CLK
clk => subsample_data_out[7]~reg0.CLK
clk => subsample_data_out[8]~reg0.CLK
clk => subsample_data_out[9]~reg0.CLK
clk => subsample_data_out[10]~reg0.CLK
clk => subsample_data_out[11]~reg0.CLK
clk => subsample_ready_in~reg0.CLK
clk => subsample_valid_out~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => subsample_valid_out.OUTPUTSELECT
rst => subsample_ready_in.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
rst => subsample_data_out.OUTPUTSELECT
subsample_ready_in <= subsample_ready_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_valid_in => always0.IN1
subsample_data_in[0] => subsample_data_out.DATAA
subsample_data_in[1] => subsample_data_out.DATAA
subsample_data_in[2] => subsample_data_out.DATAA
subsample_data_in[3] => subsample_data_out.DATAA
subsample_data_in[4] => subsample_data_out.DATAA
subsample_data_in[5] => subsample_data_out.DATAA
subsample_data_in[6] => subsample_data_out.DATAA
subsample_data_in[7] => subsample_data_out.DATAA
subsample_data_in[8] => subsample_data_out.DATAA
subsample_data_in[9] => subsample_data_out.DATAA
subsample_data_in[10] => subsample_data_out.DATAA
subsample_data_in[11] => subsample_data_out.DATAA
subsample_ready_out => always0.IN1
subsample_valid_out <= subsample_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[0] <= subsample_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[1] <= subsample_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[2] <= subsample_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[3] <= subsample_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[4] <= subsample_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[5] <= subsample_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[6] <= subsample_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[7] <= subsample_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[8] <= subsample_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[9] <= subsample_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[10] <= subsample_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
subsample_data_out[11] <= subsample_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v
clk => clk.IN2
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => valid_pipe.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
rst => unbiased.OUTPUTSELECT
adc_ready_in <= adc_ready_in.DB_MAX_OUTPUT_PORT_TYPE
adc_valid_in => valid_pipe.DATAB
adc_data_in[0] => adc_data_in[0].IN1
adc_data_in[1] => adc_data_in[1].IN1
adc_data_in[2] => adc_data_in[2].IN1
adc_data_in[3] => adc_data_in[3].IN1
adc_data_in[4] => adc_data_in[4].IN1
adc_data_in[5] => adc_data_in[5].IN1
adc_data_in[6] => adc_data_in[6].IN1
adc_data_in[7] => adc_data_in[7].IN1
adc_data_in[8] => adc_data_in[8].IN1
adc_data_in[9] => adc_data_in[9].IN1
adc_data_in[10] => adc_data_in[10].IN1
adc_data_in[11] => adc_data_in[11].IN1
voltage_ready_out => adc_ready_in.IN1
voltage_valid_out <= valid_pipe[8].DB_MAX_OUTPUT_PORT_TYPE
voltage_data_out[0] <= mult:scale_multiplier.result
voltage_data_out[1] <= mult:scale_multiplier.result
voltage_data_out[2] <= mult:scale_multiplier.result
voltage_data_out[3] <= mult:scale_multiplier.result
voltage_data_out[4] <= mult:scale_multiplier.result
voltage_data_out[5] <= mult:scale_multiplier.result
voltage_data_out[6] <= mult:scale_multiplier.result
voltage_data_out[7] <= mult:scale_multiplier.result
voltage_data_out[8] <= mult:scale_multiplier.result
voltage_data_out[9] <= mult:scale_multiplier.result
voltage_data_out[10] <= mult:scale_multiplier.result
voltage_data_out[11] <= mult:scale_multiplier.result
voltage_data_out[12] <= mult:scale_multiplier.result
voltage_data_out[13] <= mult:scale_multiplier.result
voltage_data_out[14] <= mult:scale_multiplier.result
voltage_data_out[15] <= mult:scale_multiplier.result
voltage_data_out[16] <= mult:scale_multiplier.result
voltage_data_out[17] <= mult:scale_multiplier.result
voltage_data_out[18] <= mult:scale_multiplier.result
voltage_data_out[19] <= mult:scale_multiplier.result
voltage_data_out[20] <= mult:scale_multiplier.result
voltage_data_out[21] <= mult:scale_multiplier.result
voltage_data_out[22] <= mult:scale_multiplier.result
voltage_data_out[23] <= mult:scale_multiplier.result
voltage_data_out[24] <= mult:scale_multiplier.result
voltage_data_out[25] <= mult:scale_multiplier.result
voltage_data_out[26] <= mult:scale_multiplier.result
voltage_data_out[27] <= mult:scale_multiplier.result
voltage_data_out[28] <= mult:scale_multiplier.result
voltage_data_out[29] <= mult:scale_multiplier.result
voltage_data_out[30] <= mult:scale_multiplier.result
voltage_data_out[31] <= mult:scale_multiplier.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component
dataa[0] => mult_0ms:auto_generated.dataa[0]
dataa[1] => mult_0ms:auto_generated.dataa[1]
dataa[2] => mult_0ms:auto_generated.dataa[2]
dataa[3] => mult_0ms:auto_generated.dataa[3]
dataa[4] => mult_0ms:auto_generated.dataa[4]
dataa[5] => mult_0ms:auto_generated.dataa[5]
dataa[6] => mult_0ms:auto_generated.dataa[6]
dataa[7] => mult_0ms:auto_generated.dataa[7]
dataa[8] => mult_0ms:auto_generated.dataa[8]
dataa[9] => mult_0ms:auto_generated.dataa[9]
dataa[10] => mult_0ms:auto_generated.dataa[10]
dataa[11] => mult_0ms:auto_generated.dataa[11]
dataa[12] => mult_0ms:auto_generated.dataa[12]
dataa[13] => mult_0ms:auto_generated.dataa[13]
dataa[14] => mult_0ms:auto_generated.dataa[14]
dataa[15] => mult_0ms:auto_generated.dataa[15]
dataa[16] => mult_0ms:auto_generated.dataa[16]
dataa[17] => mult_0ms:auto_generated.dataa[17]
dataa[18] => mult_0ms:auto_generated.dataa[18]
dataa[19] => mult_0ms:auto_generated.dataa[19]
dataa[20] => mult_0ms:auto_generated.dataa[20]
dataa[21] => mult_0ms:auto_generated.dataa[21]
dataa[22] => mult_0ms:auto_generated.dataa[22]
dataa[23] => mult_0ms:auto_generated.dataa[23]
dataa[24] => mult_0ms:auto_generated.dataa[24]
dataa[25] => mult_0ms:auto_generated.dataa[25]
dataa[26] => mult_0ms:auto_generated.dataa[26]
dataa[27] => mult_0ms:auto_generated.dataa[27]
dataa[28] => mult_0ms:auto_generated.dataa[28]
dataa[29] => mult_0ms:auto_generated.dataa[29]
dataa[30] => mult_0ms:auto_generated.dataa[30]
dataa[31] => mult_0ms:auto_generated.dataa[31]
datab[0] => mult_0ms:auto_generated.datab[0]
datab[1] => mult_0ms:auto_generated.datab[1]
datab[2] => mult_0ms:auto_generated.datab[2]
datab[3] => mult_0ms:auto_generated.datab[3]
datab[4] => mult_0ms:auto_generated.datab[4]
datab[5] => mult_0ms:auto_generated.datab[5]
datab[6] => mult_0ms:auto_generated.datab[6]
datab[7] => mult_0ms:auto_generated.datab[7]
datab[8] => mult_0ms:auto_generated.datab[8]
datab[9] => mult_0ms:auto_generated.datab[9]
datab[10] => mult_0ms:auto_generated.datab[10]
datab[11] => mult_0ms:auto_generated.datab[11]
datab[12] => mult_0ms:auto_generated.datab[12]
datab[13] => mult_0ms:auto_generated.datab[13]
datab[14] => mult_0ms:auto_generated.datab[14]
datab[15] => mult_0ms:auto_generated.datab[15]
datab[16] => mult_0ms:auto_generated.datab[16]
datab[17] => mult_0ms:auto_generated.datab[17]
datab[18] => mult_0ms:auto_generated.datab[18]
datab[19] => mult_0ms:auto_generated.datab[19]
datab[20] => mult_0ms:auto_generated.datab[20]
datab[21] => mult_0ms:auto_generated.datab[21]
datab[22] => mult_0ms:auto_generated.datab[22]
datab[23] => mult_0ms:auto_generated.datab[23]
datab[24] => mult_0ms:auto_generated.datab[24]
datab[25] => mult_0ms:auto_generated.datab[25]
datab[26] => mult_0ms:auto_generated.datab[26]
datab[27] => mult_0ms:auto_generated.datab[27]
datab[28] => mult_0ms:auto_generated.datab[28]
datab[29] => mult_0ms:auto_generated.datab[29]
datab[30] => mult_0ms:auto_generated.datab[30]
datab[31] => mult_0ms:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_0ms:auto_generated.clock
clken => mult_0ms:auto_generated.clken
result[0] <= mult_0ms:auto_generated.result[0]
result[1] <= mult_0ms:auto_generated.result[1]
result[2] <= mult_0ms:auto_generated.result[2]
result[3] <= mult_0ms:auto_generated.result[3]
result[4] <= mult_0ms:auto_generated.result[4]
result[5] <= mult_0ms:auto_generated.result[5]
result[6] <= mult_0ms:auto_generated.result[6]
result[7] <= mult_0ms:auto_generated.result[7]
result[8] <= mult_0ms:auto_generated.result[8]
result[9] <= mult_0ms:auto_generated.result[9]
result[10] <= mult_0ms:auto_generated.result[10]
result[11] <= mult_0ms:auto_generated.result[11]
result[12] <= mult_0ms:auto_generated.result[12]
result[13] <= mult_0ms:auto_generated.result[13]
result[14] <= mult_0ms:auto_generated.result[14]
result[15] <= mult_0ms:auto_generated.result[15]
result[16] <= mult_0ms:auto_generated.result[16]
result[17] <= mult_0ms:auto_generated.result[17]
result[18] <= mult_0ms:auto_generated.result[18]
result[19] <= mult_0ms:auto_generated.result[19]
result[20] <= mult_0ms:auto_generated.result[20]
result[21] <= mult_0ms:auto_generated.result[21]
result[22] <= mult_0ms:auto_generated.result[22]
result[23] <= mult_0ms:auto_generated.result[23]
result[24] <= mult_0ms:auto_generated.result[24]
result[25] <= mult_0ms:auto_generated.result[25]
result[26] <= mult_0ms:auto_generated.result[26]
result[27] <= mult_0ms:auto_generated.result[27]
result[28] <= mult_0ms:auto_generated.result[28]
result[29] <= mult_0ms:auto_generated.result[29]
result[30] <= mult_0ms:auto_generated.result[30]
result[31] <= mult_0ms:auto_generated.result[31]
result[32] <= mult_0ms:auto_generated.result[32]
result[33] <= mult_0ms:auto_generated.result[33]
result[34] <= mult_0ms:auto_generated.result[34]
result[35] <= mult_0ms:auto_generated.result[35]
result[36] <= mult_0ms:auto_generated.result[36]
result[37] <= mult_0ms:auto_generated.result[37]
result[38] <= mult_0ms:auto_generated.result[38]
result[39] <= mult_0ms:auto_generated.result[39]
result[40] <= mult_0ms:auto_generated.result[40]
result[41] <= mult_0ms:auto_generated.result[41]
result[42] <= mult_0ms:auto_generated.result[42]
result[43] <= mult_0ms:auto_generated.result[43]
result[44] <= mult_0ms:auto_generated.result[44]
result[45] <= mult_0ms:auto_generated.result[45]
result[46] <= mult_0ms:auto_generated.result[46]
result[47] <= mult_0ms:auto_generated.result[47]
result[48] <= mult_0ms:auto_generated.result[48]
result[49] <= mult_0ms:auto_generated.result[49]
result[50] <= mult_0ms:auto_generated.result[50]
result[51] <= mult_0ms:auto_generated.result[51]
result[52] <= mult_0ms:auto_generated.result[52]
result[53] <= mult_0ms:auto_generated.result[53]
result[54] <= mult_0ms:auto_generated.result[54]
result[55] <= mult_0ms:auto_generated.result[55]
result[56] <= mult_0ms:auto_generated.result[56]
result[57] <= mult_0ms:auto_generated.result[57]
result[58] <= mult_0ms:auto_generated.result[58]
result[59] <= mult_0ms:auto_generated.result[59]
result[60] <= mult_0ms:auto_generated.result[60]
result[61] <= mult_0ms:auto_generated.result[61]
result[62] <= mult_0ms:auto_generated.result[62]
result[63] <= mult_0ms:auto_generated.result[63]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe33.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe35.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe39.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe41.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe48.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe51.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe54.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe57.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe60.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe63.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe66.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe69.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe75.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe78.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe81.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe87.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe90.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe93.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe99.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe102.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe105.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe111.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe114.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe117.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe123.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe126.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe129.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= dffe135.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= dffe138.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= dffe141.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= dffe147.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= dffe150.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= dffe153.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= dffe159.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= dffe162.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= dffe165.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= dffe168.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= dffe171.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= dffe174.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= dffe177.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= dffe180.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component
dataa[0] => mult_0ms:auto_generated.dataa[0]
dataa[1] => mult_0ms:auto_generated.dataa[1]
dataa[2] => mult_0ms:auto_generated.dataa[2]
dataa[3] => mult_0ms:auto_generated.dataa[3]
dataa[4] => mult_0ms:auto_generated.dataa[4]
dataa[5] => mult_0ms:auto_generated.dataa[5]
dataa[6] => mult_0ms:auto_generated.dataa[6]
dataa[7] => mult_0ms:auto_generated.dataa[7]
dataa[8] => mult_0ms:auto_generated.dataa[8]
dataa[9] => mult_0ms:auto_generated.dataa[9]
dataa[10] => mult_0ms:auto_generated.dataa[10]
dataa[11] => mult_0ms:auto_generated.dataa[11]
dataa[12] => mult_0ms:auto_generated.dataa[12]
dataa[13] => mult_0ms:auto_generated.dataa[13]
dataa[14] => mult_0ms:auto_generated.dataa[14]
dataa[15] => mult_0ms:auto_generated.dataa[15]
dataa[16] => mult_0ms:auto_generated.dataa[16]
dataa[17] => mult_0ms:auto_generated.dataa[17]
dataa[18] => mult_0ms:auto_generated.dataa[18]
dataa[19] => mult_0ms:auto_generated.dataa[19]
dataa[20] => mult_0ms:auto_generated.dataa[20]
dataa[21] => mult_0ms:auto_generated.dataa[21]
dataa[22] => mult_0ms:auto_generated.dataa[22]
dataa[23] => mult_0ms:auto_generated.dataa[23]
dataa[24] => mult_0ms:auto_generated.dataa[24]
dataa[25] => mult_0ms:auto_generated.dataa[25]
dataa[26] => mult_0ms:auto_generated.dataa[26]
dataa[27] => mult_0ms:auto_generated.dataa[27]
dataa[28] => mult_0ms:auto_generated.dataa[28]
dataa[29] => mult_0ms:auto_generated.dataa[29]
dataa[30] => mult_0ms:auto_generated.dataa[30]
dataa[31] => mult_0ms:auto_generated.dataa[31]
datab[0] => mult_0ms:auto_generated.datab[0]
datab[1] => mult_0ms:auto_generated.datab[1]
datab[2] => mult_0ms:auto_generated.datab[2]
datab[3] => mult_0ms:auto_generated.datab[3]
datab[4] => mult_0ms:auto_generated.datab[4]
datab[5] => mult_0ms:auto_generated.datab[5]
datab[6] => mult_0ms:auto_generated.datab[6]
datab[7] => mult_0ms:auto_generated.datab[7]
datab[8] => mult_0ms:auto_generated.datab[8]
datab[9] => mult_0ms:auto_generated.datab[9]
datab[10] => mult_0ms:auto_generated.datab[10]
datab[11] => mult_0ms:auto_generated.datab[11]
datab[12] => mult_0ms:auto_generated.datab[12]
datab[13] => mult_0ms:auto_generated.datab[13]
datab[14] => mult_0ms:auto_generated.datab[14]
datab[15] => mult_0ms:auto_generated.datab[15]
datab[16] => mult_0ms:auto_generated.datab[16]
datab[17] => mult_0ms:auto_generated.datab[17]
datab[18] => mult_0ms:auto_generated.datab[18]
datab[19] => mult_0ms:auto_generated.datab[19]
datab[20] => mult_0ms:auto_generated.datab[20]
datab[21] => mult_0ms:auto_generated.datab[21]
datab[22] => mult_0ms:auto_generated.datab[22]
datab[23] => mult_0ms:auto_generated.datab[23]
datab[24] => mult_0ms:auto_generated.datab[24]
datab[25] => mult_0ms:auto_generated.datab[25]
datab[26] => mult_0ms:auto_generated.datab[26]
datab[27] => mult_0ms:auto_generated.datab[27]
datab[28] => mult_0ms:auto_generated.datab[28]
datab[29] => mult_0ms:auto_generated.datab[29]
datab[30] => mult_0ms:auto_generated.datab[30]
datab[31] => mult_0ms:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_0ms:auto_generated.clock
clken => mult_0ms:auto_generated.clken
result[0] <= mult_0ms:auto_generated.result[0]
result[1] <= mult_0ms:auto_generated.result[1]
result[2] <= mult_0ms:auto_generated.result[2]
result[3] <= mult_0ms:auto_generated.result[3]
result[4] <= mult_0ms:auto_generated.result[4]
result[5] <= mult_0ms:auto_generated.result[5]
result[6] <= mult_0ms:auto_generated.result[6]
result[7] <= mult_0ms:auto_generated.result[7]
result[8] <= mult_0ms:auto_generated.result[8]
result[9] <= mult_0ms:auto_generated.result[9]
result[10] <= mult_0ms:auto_generated.result[10]
result[11] <= mult_0ms:auto_generated.result[11]
result[12] <= mult_0ms:auto_generated.result[12]
result[13] <= mult_0ms:auto_generated.result[13]
result[14] <= mult_0ms:auto_generated.result[14]
result[15] <= mult_0ms:auto_generated.result[15]
result[16] <= mult_0ms:auto_generated.result[16]
result[17] <= mult_0ms:auto_generated.result[17]
result[18] <= mult_0ms:auto_generated.result[18]
result[19] <= mult_0ms:auto_generated.result[19]
result[20] <= mult_0ms:auto_generated.result[20]
result[21] <= mult_0ms:auto_generated.result[21]
result[22] <= mult_0ms:auto_generated.result[22]
result[23] <= mult_0ms:auto_generated.result[23]
result[24] <= mult_0ms:auto_generated.result[24]
result[25] <= mult_0ms:auto_generated.result[25]
result[26] <= mult_0ms:auto_generated.result[26]
result[27] <= mult_0ms:auto_generated.result[27]
result[28] <= mult_0ms:auto_generated.result[28]
result[29] <= mult_0ms:auto_generated.result[29]
result[30] <= mult_0ms:auto_generated.result[30]
result[31] <= mult_0ms:auto_generated.result[31]
result[32] <= mult_0ms:auto_generated.result[32]
result[33] <= mult_0ms:auto_generated.result[33]
result[34] <= mult_0ms:auto_generated.result[34]
result[35] <= mult_0ms:auto_generated.result[35]
result[36] <= mult_0ms:auto_generated.result[36]
result[37] <= mult_0ms:auto_generated.result[37]
result[38] <= mult_0ms:auto_generated.result[38]
result[39] <= mult_0ms:auto_generated.result[39]
result[40] <= mult_0ms:auto_generated.result[40]
result[41] <= mult_0ms:auto_generated.result[41]
result[42] <= mult_0ms:auto_generated.result[42]
result[43] <= mult_0ms:auto_generated.result[43]
result[44] <= mult_0ms:auto_generated.result[44]
result[45] <= mult_0ms:auto_generated.result[45]
result[46] <= mult_0ms:auto_generated.result[46]
result[47] <= mult_0ms:auto_generated.result[47]
result[48] <= mult_0ms:auto_generated.result[48]
result[49] <= mult_0ms:auto_generated.result[49]
result[50] <= mult_0ms:auto_generated.result[50]
result[51] <= mult_0ms:auto_generated.result[51]
result[52] <= mult_0ms:auto_generated.result[52]
result[53] <= mult_0ms:auto_generated.result[53]
result[54] <= mult_0ms:auto_generated.result[54]
result[55] <= mult_0ms:auto_generated.result[55]
result[56] <= mult_0ms:auto_generated.result[56]
result[57] <= mult_0ms:auto_generated.result[57]
result[58] <= mult_0ms:auto_generated.result[58]
result[59] <= mult_0ms:auto_generated.result[59]
result[60] <= mult_0ms:auto_generated.result[60]
result[61] <= mult_0ms:auto_generated.result[61]
result[62] <= mult_0ms:auto_generated.result[62]
result[63] <= mult_0ms:auto_generated.result[63]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe33.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe35.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe39.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe41.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe48.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe51.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe54.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe57.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe60.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe63.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe66.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe69.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe75.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe78.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe81.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe87.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe90.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe93.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe99.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe102.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe105.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe111.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe114.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe117.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe123.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe126.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe129.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= dffe135.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= dffe138.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= dffe141.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= dffe147.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= dffe150.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= dffe153.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= dffe159.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= dffe162.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= dffe165.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= dffe168.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= dffe171.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= dffe174.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= dffe177.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= dffe180.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer
clk => clk.IN2
rst => filter_select.OUTPUTSELECT
rst => filter_select_d1.OUTPUTSELECT
rst => filter_select_d2.OUTPUTSELECT
rst => filter_select_done.OUTPUTSELECT
rst => filter_select_done_d1.OUTPUTSELECT
rst => filter_select_done_d2.OUTPUTSELECT
rst => conv1d:CONVOLUTION_1D[0].conv1d.rst
rst => conv1d:CONVOLUTION_1D[1].conv1d.rst
conv1d_layer_ready_in <= conv1d_layer_ready_in.DB_MAX_OUTPUT_PORT_TYPE
conv1d_layer_valid_in => conv1d_valid_in.IN1
conv1d_layer_data_in[0] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[0]
conv1d_layer_data_in[0] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[0]
conv1d_layer_data_in[1] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[1]
conv1d_layer_data_in[1] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[1]
conv1d_layer_data_in[2] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[2]
conv1d_layer_data_in[2] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[2]
conv1d_layer_data_in[3] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[3]
conv1d_layer_data_in[3] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[3]
conv1d_layer_data_in[4] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[4]
conv1d_layer_data_in[4] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[4]
conv1d_layer_data_in[5] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[5]
conv1d_layer_data_in[5] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[5]
conv1d_layer_data_in[6] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[6]
conv1d_layer_data_in[6] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[6]
conv1d_layer_data_in[7] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[7]
conv1d_layer_data_in[7] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[7]
conv1d_layer_data_in[8] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[8]
conv1d_layer_data_in[8] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[8]
conv1d_layer_data_in[9] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[9]
conv1d_layer_data_in[9] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[9]
conv1d_layer_data_in[10] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[10]
conv1d_layer_data_in[10] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[10]
conv1d_layer_data_in[11] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[11]
conv1d_layer_data_in[11] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[11]
conv1d_layer_data_in[12] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[12]
conv1d_layer_data_in[12] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[12]
conv1d_layer_data_in[13] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[13]
conv1d_layer_data_in[13] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[13]
conv1d_layer_data_in[14] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[14]
conv1d_layer_data_in[14] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[14]
conv1d_layer_data_in[15] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[15]
conv1d_layer_data_in[15] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[15]
conv1d_layer_data_in[16] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[16]
conv1d_layer_data_in[16] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[16]
conv1d_layer_data_in[17] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[17]
conv1d_layer_data_in[17] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[17]
conv1d_layer_data_in[18] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[18]
conv1d_layer_data_in[18] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[18]
conv1d_layer_data_in[19] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[19]
conv1d_layer_data_in[19] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[19]
conv1d_layer_data_in[20] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[20]
conv1d_layer_data_in[20] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[20]
conv1d_layer_data_in[21] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[21]
conv1d_layer_data_in[21] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[21]
conv1d_layer_data_in[22] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[22]
conv1d_layer_data_in[22] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[22]
conv1d_layer_data_in[23] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[23]
conv1d_layer_data_in[23] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[23]
conv1d_layer_data_in[24] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[24]
conv1d_layer_data_in[24] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[24]
conv1d_layer_data_in[25] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[25]
conv1d_layer_data_in[25] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[25]
conv1d_layer_data_in[26] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[26]
conv1d_layer_data_in[26] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[26]
conv1d_layer_data_in[27] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[27]
conv1d_layer_data_in[27] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[27]
conv1d_layer_data_in[28] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[28]
conv1d_layer_data_in[28] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[28]
conv1d_layer_data_in[29] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[29]
conv1d_layer_data_in[29] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[29]
conv1d_layer_data_in[30] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[30]
conv1d_layer_data_in[30] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[30]
conv1d_layer_data_in[31] => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_in[31]
conv1d_layer_data_in[31] => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_in[31]
conv1d_layer_ready_out => conv1d:CONVOLUTION_1D[0].conv1d.conv1d_ready_out
conv1d_layer_ready_out => conv1d:CONVOLUTION_1D[1].conv1d.conv1d_ready_out
conv1d_layer_valid_out[0] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_valid_out
conv1d_layer_valid_out[1] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_valid_out
conv1d_layer_data_out[1][0] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[0]
conv1d_layer_data_out[1][1] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[1]
conv1d_layer_data_out[1][2] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[2]
conv1d_layer_data_out[1][3] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[3]
conv1d_layer_data_out[1][4] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[4]
conv1d_layer_data_out[1][5] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[5]
conv1d_layer_data_out[1][6] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[6]
conv1d_layer_data_out[1][7] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[7]
conv1d_layer_data_out[1][8] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[8]
conv1d_layer_data_out[1][9] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[9]
conv1d_layer_data_out[1][10] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[10]
conv1d_layer_data_out[1][11] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[11]
conv1d_layer_data_out[1][12] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[12]
conv1d_layer_data_out[1][13] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[13]
conv1d_layer_data_out[1][14] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[14]
conv1d_layer_data_out[1][15] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[15]
conv1d_layer_data_out[1][16] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[16]
conv1d_layer_data_out[1][17] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[17]
conv1d_layer_data_out[1][18] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[18]
conv1d_layer_data_out[1][19] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[19]
conv1d_layer_data_out[1][20] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[20]
conv1d_layer_data_out[1][21] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[21]
conv1d_layer_data_out[1][22] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[22]
conv1d_layer_data_out[1][23] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[23]
conv1d_layer_data_out[1][24] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[24]
conv1d_layer_data_out[1][25] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[25]
conv1d_layer_data_out[1][26] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[26]
conv1d_layer_data_out[1][27] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[27]
conv1d_layer_data_out[1][28] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[28]
conv1d_layer_data_out[1][29] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[29]
conv1d_layer_data_out[1][30] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[30]
conv1d_layer_data_out[1][31] <= conv1d:CONVOLUTION_1D[1].conv1d.conv1d_data_out[31]
conv1d_layer_data_out[0][0] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[0]
conv1d_layer_data_out[0][1] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[1]
conv1d_layer_data_out[0][2] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[2]
conv1d_layer_data_out[0][3] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[3]
conv1d_layer_data_out[0][4] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[4]
conv1d_layer_data_out[0][5] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[5]
conv1d_layer_data_out[0][6] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[6]
conv1d_layer_data_out[0][7] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[7]
conv1d_layer_data_out[0][8] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[8]
conv1d_layer_data_out[0][9] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[9]
conv1d_layer_data_out[0][10] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[10]
conv1d_layer_data_out[0][11] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[11]
conv1d_layer_data_out[0][12] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[12]
conv1d_layer_data_out[0][13] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[13]
conv1d_layer_data_out[0][14] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[14]
conv1d_layer_data_out[0][15] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[15]
conv1d_layer_data_out[0][16] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[16]
conv1d_layer_data_out[0][17] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[17]
conv1d_layer_data_out[0][18] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[18]
conv1d_layer_data_out[0][19] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[19]
conv1d_layer_data_out[0][20] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[20]
conv1d_layer_data_out[0][21] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[21]
conv1d_layer_data_out[0][22] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[22]
conv1d_layer_data_out[0][23] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[23]
conv1d_layer_data_out[0][24] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[24]
conv1d_layer_data_out[0][25] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[25]
conv1d_layer_data_out[0][26] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[26]
conv1d_layer_data_out[0][27] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[27]
conv1d_layer_data_out[0][28] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[28]
conv1d_layer_data_out[0][29] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[29]
conv1d_layer_data_out[0][30] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[30]
conv1d_layer_data_out[0][31] <= conv1d:CONVOLUTION_1D[0].conv1d.conv1d_data_out[31]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights
address[0] => address[0].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
data[128] => data[128].IN1
data[129] => data[129].IN1
data[130] => data[130].IN1
data[131] => data[131].IN1
data[132] => data[132].IN1
data[133] => data[133].IN1
data[134] => data[134].IN1
data[135] => data[135].IN1
data[136] => data[136].IN1
data[137] => data[137].IN1
data[138] => data[138].IN1
data[139] => data[139].IN1
data[140] => data[140].IN1
data[141] => data[141].IN1
data[142] => data[142].IN1
data[143] => data[143].IN1
data[144] => data[144].IN1
data[145] => data[145].IN1
data[146] => data[146].IN1
data[147] => data[147].IN1
data[148] => data[148].IN1
data[149] => data[149].IN1
data[150] => data[150].IN1
data[151] => data[151].IN1
data[152] => data[152].IN1
data[153] => data[153].IN1
data[154] => data[154].IN1
data[155] => data[155].IN1
data[156] => data[156].IN1
data[157] => data[157].IN1
data[158] => data[158].IN1
data[159] => data[159].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a
q[128] <= altsyncram:altsyncram_component.q_a
q[129] <= altsyncram:altsyncram_component.q_a
q[130] <= altsyncram:altsyncram_component.q_a
q[131] <= altsyncram:altsyncram_component.q_a
q[132] <= altsyncram:altsyncram_component.q_a
q[133] <= altsyncram:altsyncram_component.q_a
q[134] <= altsyncram:altsyncram_component.q_a
q[135] <= altsyncram:altsyncram_component.q_a
q[136] <= altsyncram:altsyncram_component.q_a
q[137] <= altsyncram:altsyncram_component.q_a
q[138] <= altsyncram:altsyncram_component.q_a
q[139] <= altsyncram:altsyncram_component.q_a
q[140] <= altsyncram:altsyncram_component.q_a
q[141] <= altsyncram:altsyncram_component.q_a
q[142] <= altsyncram:altsyncram_component.q_a
q[143] <= altsyncram:altsyncram_component.q_a
q[144] <= altsyncram:altsyncram_component.q_a
q[145] <= altsyncram:altsyncram_component.q_a
q[146] <= altsyncram:altsyncram_component.q_a
q[147] <= altsyncram:altsyncram_component.q_a
q[148] <= altsyncram:altsyncram_component.q_a
q[149] <= altsyncram:altsyncram_component.q_a
q[150] <= altsyncram:altsyncram_component.q_a
q[151] <= altsyncram:altsyncram_component.q_a
q[152] <= altsyncram:altsyncram_component.q_a
q[153] <= altsyncram:altsyncram_component.q_a
q[154] <= altsyncram:altsyncram_component.q_a
q[155] <= altsyncram:altsyncram_component.q_a
q[156] <= altsyncram:altsyncram_component.q_a
q[157] <= altsyncram:altsyncram_component.q_a
q[158] <= altsyncram:altsyncram_component.q_a
q[159] <= altsyncram:altsyncram_component.q_a


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component
wren_a => altsyncram_jfl1:auto_generated.wren_a
rden_a => altsyncram_jfl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jfl1:auto_generated.data_a[0]
data_a[1] => altsyncram_jfl1:auto_generated.data_a[1]
data_a[2] => altsyncram_jfl1:auto_generated.data_a[2]
data_a[3] => altsyncram_jfl1:auto_generated.data_a[3]
data_a[4] => altsyncram_jfl1:auto_generated.data_a[4]
data_a[5] => altsyncram_jfl1:auto_generated.data_a[5]
data_a[6] => altsyncram_jfl1:auto_generated.data_a[6]
data_a[7] => altsyncram_jfl1:auto_generated.data_a[7]
data_a[8] => altsyncram_jfl1:auto_generated.data_a[8]
data_a[9] => altsyncram_jfl1:auto_generated.data_a[9]
data_a[10] => altsyncram_jfl1:auto_generated.data_a[10]
data_a[11] => altsyncram_jfl1:auto_generated.data_a[11]
data_a[12] => altsyncram_jfl1:auto_generated.data_a[12]
data_a[13] => altsyncram_jfl1:auto_generated.data_a[13]
data_a[14] => altsyncram_jfl1:auto_generated.data_a[14]
data_a[15] => altsyncram_jfl1:auto_generated.data_a[15]
data_a[16] => altsyncram_jfl1:auto_generated.data_a[16]
data_a[17] => altsyncram_jfl1:auto_generated.data_a[17]
data_a[18] => altsyncram_jfl1:auto_generated.data_a[18]
data_a[19] => altsyncram_jfl1:auto_generated.data_a[19]
data_a[20] => altsyncram_jfl1:auto_generated.data_a[20]
data_a[21] => altsyncram_jfl1:auto_generated.data_a[21]
data_a[22] => altsyncram_jfl1:auto_generated.data_a[22]
data_a[23] => altsyncram_jfl1:auto_generated.data_a[23]
data_a[24] => altsyncram_jfl1:auto_generated.data_a[24]
data_a[25] => altsyncram_jfl1:auto_generated.data_a[25]
data_a[26] => altsyncram_jfl1:auto_generated.data_a[26]
data_a[27] => altsyncram_jfl1:auto_generated.data_a[27]
data_a[28] => altsyncram_jfl1:auto_generated.data_a[28]
data_a[29] => altsyncram_jfl1:auto_generated.data_a[29]
data_a[30] => altsyncram_jfl1:auto_generated.data_a[30]
data_a[31] => altsyncram_jfl1:auto_generated.data_a[31]
data_a[32] => altsyncram_jfl1:auto_generated.data_a[32]
data_a[33] => altsyncram_jfl1:auto_generated.data_a[33]
data_a[34] => altsyncram_jfl1:auto_generated.data_a[34]
data_a[35] => altsyncram_jfl1:auto_generated.data_a[35]
data_a[36] => altsyncram_jfl1:auto_generated.data_a[36]
data_a[37] => altsyncram_jfl1:auto_generated.data_a[37]
data_a[38] => altsyncram_jfl1:auto_generated.data_a[38]
data_a[39] => altsyncram_jfl1:auto_generated.data_a[39]
data_a[40] => altsyncram_jfl1:auto_generated.data_a[40]
data_a[41] => altsyncram_jfl1:auto_generated.data_a[41]
data_a[42] => altsyncram_jfl1:auto_generated.data_a[42]
data_a[43] => altsyncram_jfl1:auto_generated.data_a[43]
data_a[44] => altsyncram_jfl1:auto_generated.data_a[44]
data_a[45] => altsyncram_jfl1:auto_generated.data_a[45]
data_a[46] => altsyncram_jfl1:auto_generated.data_a[46]
data_a[47] => altsyncram_jfl1:auto_generated.data_a[47]
data_a[48] => altsyncram_jfl1:auto_generated.data_a[48]
data_a[49] => altsyncram_jfl1:auto_generated.data_a[49]
data_a[50] => altsyncram_jfl1:auto_generated.data_a[50]
data_a[51] => altsyncram_jfl1:auto_generated.data_a[51]
data_a[52] => altsyncram_jfl1:auto_generated.data_a[52]
data_a[53] => altsyncram_jfl1:auto_generated.data_a[53]
data_a[54] => altsyncram_jfl1:auto_generated.data_a[54]
data_a[55] => altsyncram_jfl1:auto_generated.data_a[55]
data_a[56] => altsyncram_jfl1:auto_generated.data_a[56]
data_a[57] => altsyncram_jfl1:auto_generated.data_a[57]
data_a[58] => altsyncram_jfl1:auto_generated.data_a[58]
data_a[59] => altsyncram_jfl1:auto_generated.data_a[59]
data_a[60] => altsyncram_jfl1:auto_generated.data_a[60]
data_a[61] => altsyncram_jfl1:auto_generated.data_a[61]
data_a[62] => altsyncram_jfl1:auto_generated.data_a[62]
data_a[63] => altsyncram_jfl1:auto_generated.data_a[63]
data_a[64] => altsyncram_jfl1:auto_generated.data_a[64]
data_a[65] => altsyncram_jfl1:auto_generated.data_a[65]
data_a[66] => altsyncram_jfl1:auto_generated.data_a[66]
data_a[67] => altsyncram_jfl1:auto_generated.data_a[67]
data_a[68] => altsyncram_jfl1:auto_generated.data_a[68]
data_a[69] => altsyncram_jfl1:auto_generated.data_a[69]
data_a[70] => altsyncram_jfl1:auto_generated.data_a[70]
data_a[71] => altsyncram_jfl1:auto_generated.data_a[71]
data_a[72] => altsyncram_jfl1:auto_generated.data_a[72]
data_a[73] => altsyncram_jfl1:auto_generated.data_a[73]
data_a[74] => altsyncram_jfl1:auto_generated.data_a[74]
data_a[75] => altsyncram_jfl1:auto_generated.data_a[75]
data_a[76] => altsyncram_jfl1:auto_generated.data_a[76]
data_a[77] => altsyncram_jfl1:auto_generated.data_a[77]
data_a[78] => altsyncram_jfl1:auto_generated.data_a[78]
data_a[79] => altsyncram_jfl1:auto_generated.data_a[79]
data_a[80] => altsyncram_jfl1:auto_generated.data_a[80]
data_a[81] => altsyncram_jfl1:auto_generated.data_a[81]
data_a[82] => altsyncram_jfl1:auto_generated.data_a[82]
data_a[83] => altsyncram_jfl1:auto_generated.data_a[83]
data_a[84] => altsyncram_jfl1:auto_generated.data_a[84]
data_a[85] => altsyncram_jfl1:auto_generated.data_a[85]
data_a[86] => altsyncram_jfl1:auto_generated.data_a[86]
data_a[87] => altsyncram_jfl1:auto_generated.data_a[87]
data_a[88] => altsyncram_jfl1:auto_generated.data_a[88]
data_a[89] => altsyncram_jfl1:auto_generated.data_a[89]
data_a[90] => altsyncram_jfl1:auto_generated.data_a[90]
data_a[91] => altsyncram_jfl1:auto_generated.data_a[91]
data_a[92] => altsyncram_jfl1:auto_generated.data_a[92]
data_a[93] => altsyncram_jfl1:auto_generated.data_a[93]
data_a[94] => altsyncram_jfl1:auto_generated.data_a[94]
data_a[95] => altsyncram_jfl1:auto_generated.data_a[95]
data_a[96] => altsyncram_jfl1:auto_generated.data_a[96]
data_a[97] => altsyncram_jfl1:auto_generated.data_a[97]
data_a[98] => altsyncram_jfl1:auto_generated.data_a[98]
data_a[99] => altsyncram_jfl1:auto_generated.data_a[99]
data_a[100] => altsyncram_jfl1:auto_generated.data_a[100]
data_a[101] => altsyncram_jfl1:auto_generated.data_a[101]
data_a[102] => altsyncram_jfl1:auto_generated.data_a[102]
data_a[103] => altsyncram_jfl1:auto_generated.data_a[103]
data_a[104] => altsyncram_jfl1:auto_generated.data_a[104]
data_a[105] => altsyncram_jfl1:auto_generated.data_a[105]
data_a[106] => altsyncram_jfl1:auto_generated.data_a[106]
data_a[107] => altsyncram_jfl1:auto_generated.data_a[107]
data_a[108] => altsyncram_jfl1:auto_generated.data_a[108]
data_a[109] => altsyncram_jfl1:auto_generated.data_a[109]
data_a[110] => altsyncram_jfl1:auto_generated.data_a[110]
data_a[111] => altsyncram_jfl1:auto_generated.data_a[111]
data_a[112] => altsyncram_jfl1:auto_generated.data_a[112]
data_a[113] => altsyncram_jfl1:auto_generated.data_a[113]
data_a[114] => altsyncram_jfl1:auto_generated.data_a[114]
data_a[115] => altsyncram_jfl1:auto_generated.data_a[115]
data_a[116] => altsyncram_jfl1:auto_generated.data_a[116]
data_a[117] => altsyncram_jfl1:auto_generated.data_a[117]
data_a[118] => altsyncram_jfl1:auto_generated.data_a[118]
data_a[119] => altsyncram_jfl1:auto_generated.data_a[119]
data_a[120] => altsyncram_jfl1:auto_generated.data_a[120]
data_a[121] => altsyncram_jfl1:auto_generated.data_a[121]
data_a[122] => altsyncram_jfl1:auto_generated.data_a[122]
data_a[123] => altsyncram_jfl1:auto_generated.data_a[123]
data_a[124] => altsyncram_jfl1:auto_generated.data_a[124]
data_a[125] => altsyncram_jfl1:auto_generated.data_a[125]
data_a[126] => altsyncram_jfl1:auto_generated.data_a[126]
data_a[127] => altsyncram_jfl1:auto_generated.data_a[127]
data_a[128] => altsyncram_jfl1:auto_generated.data_a[128]
data_a[129] => altsyncram_jfl1:auto_generated.data_a[129]
data_a[130] => altsyncram_jfl1:auto_generated.data_a[130]
data_a[131] => altsyncram_jfl1:auto_generated.data_a[131]
data_a[132] => altsyncram_jfl1:auto_generated.data_a[132]
data_a[133] => altsyncram_jfl1:auto_generated.data_a[133]
data_a[134] => altsyncram_jfl1:auto_generated.data_a[134]
data_a[135] => altsyncram_jfl1:auto_generated.data_a[135]
data_a[136] => altsyncram_jfl1:auto_generated.data_a[136]
data_a[137] => altsyncram_jfl1:auto_generated.data_a[137]
data_a[138] => altsyncram_jfl1:auto_generated.data_a[138]
data_a[139] => altsyncram_jfl1:auto_generated.data_a[139]
data_a[140] => altsyncram_jfl1:auto_generated.data_a[140]
data_a[141] => altsyncram_jfl1:auto_generated.data_a[141]
data_a[142] => altsyncram_jfl1:auto_generated.data_a[142]
data_a[143] => altsyncram_jfl1:auto_generated.data_a[143]
data_a[144] => altsyncram_jfl1:auto_generated.data_a[144]
data_a[145] => altsyncram_jfl1:auto_generated.data_a[145]
data_a[146] => altsyncram_jfl1:auto_generated.data_a[146]
data_a[147] => altsyncram_jfl1:auto_generated.data_a[147]
data_a[148] => altsyncram_jfl1:auto_generated.data_a[148]
data_a[149] => altsyncram_jfl1:auto_generated.data_a[149]
data_a[150] => altsyncram_jfl1:auto_generated.data_a[150]
data_a[151] => altsyncram_jfl1:auto_generated.data_a[151]
data_a[152] => altsyncram_jfl1:auto_generated.data_a[152]
data_a[153] => altsyncram_jfl1:auto_generated.data_a[153]
data_a[154] => altsyncram_jfl1:auto_generated.data_a[154]
data_a[155] => altsyncram_jfl1:auto_generated.data_a[155]
data_a[156] => altsyncram_jfl1:auto_generated.data_a[156]
data_a[157] => altsyncram_jfl1:auto_generated.data_a[157]
data_a[158] => altsyncram_jfl1:auto_generated.data_a[158]
data_a[159] => altsyncram_jfl1:auto_generated.data_a[159]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jfl1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jfl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jfl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jfl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jfl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jfl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jfl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jfl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jfl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jfl1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jfl1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jfl1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jfl1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jfl1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jfl1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jfl1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jfl1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jfl1:auto_generated.q_a[15]
q_a[16] <= altsyncram_jfl1:auto_generated.q_a[16]
q_a[17] <= altsyncram_jfl1:auto_generated.q_a[17]
q_a[18] <= altsyncram_jfl1:auto_generated.q_a[18]
q_a[19] <= altsyncram_jfl1:auto_generated.q_a[19]
q_a[20] <= altsyncram_jfl1:auto_generated.q_a[20]
q_a[21] <= altsyncram_jfl1:auto_generated.q_a[21]
q_a[22] <= altsyncram_jfl1:auto_generated.q_a[22]
q_a[23] <= altsyncram_jfl1:auto_generated.q_a[23]
q_a[24] <= altsyncram_jfl1:auto_generated.q_a[24]
q_a[25] <= altsyncram_jfl1:auto_generated.q_a[25]
q_a[26] <= altsyncram_jfl1:auto_generated.q_a[26]
q_a[27] <= altsyncram_jfl1:auto_generated.q_a[27]
q_a[28] <= altsyncram_jfl1:auto_generated.q_a[28]
q_a[29] <= altsyncram_jfl1:auto_generated.q_a[29]
q_a[30] <= altsyncram_jfl1:auto_generated.q_a[30]
q_a[31] <= altsyncram_jfl1:auto_generated.q_a[31]
q_a[32] <= altsyncram_jfl1:auto_generated.q_a[32]
q_a[33] <= altsyncram_jfl1:auto_generated.q_a[33]
q_a[34] <= altsyncram_jfl1:auto_generated.q_a[34]
q_a[35] <= altsyncram_jfl1:auto_generated.q_a[35]
q_a[36] <= altsyncram_jfl1:auto_generated.q_a[36]
q_a[37] <= altsyncram_jfl1:auto_generated.q_a[37]
q_a[38] <= altsyncram_jfl1:auto_generated.q_a[38]
q_a[39] <= altsyncram_jfl1:auto_generated.q_a[39]
q_a[40] <= altsyncram_jfl1:auto_generated.q_a[40]
q_a[41] <= altsyncram_jfl1:auto_generated.q_a[41]
q_a[42] <= altsyncram_jfl1:auto_generated.q_a[42]
q_a[43] <= altsyncram_jfl1:auto_generated.q_a[43]
q_a[44] <= altsyncram_jfl1:auto_generated.q_a[44]
q_a[45] <= altsyncram_jfl1:auto_generated.q_a[45]
q_a[46] <= altsyncram_jfl1:auto_generated.q_a[46]
q_a[47] <= altsyncram_jfl1:auto_generated.q_a[47]
q_a[48] <= altsyncram_jfl1:auto_generated.q_a[48]
q_a[49] <= altsyncram_jfl1:auto_generated.q_a[49]
q_a[50] <= altsyncram_jfl1:auto_generated.q_a[50]
q_a[51] <= altsyncram_jfl1:auto_generated.q_a[51]
q_a[52] <= altsyncram_jfl1:auto_generated.q_a[52]
q_a[53] <= altsyncram_jfl1:auto_generated.q_a[53]
q_a[54] <= altsyncram_jfl1:auto_generated.q_a[54]
q_a[55] <= altsyncram_jfl1:auto_generated.q_a[55]
q_a[56] <= altsyncram_jfl1:auto_generated.q_a[56]
q_a[57] <= altsyncram_jfl1:auto_generated.q_a[57]
q_a[58] <= altsyncram_jfl1:auto_generated.q_a[58]
q_a[59] <= altsyncram_jfl1:auto_generated.q_a[59]
q_a[60] <= altsyncram_jfl1:auto_generated.q_a[60]
q_a[61] <= altsyncram_jfl1:auto_generated.q_a[61]
q_a[62] <= altsyncram_jfl1:auto_generated.q_a[62]
q_a[63] <= altsyncram_jfl1:auto_generated.q_a[63]
q_a[64] <= altsyncram_jfl1:auto_generated.q_a[64]
q_a[65] <= altsyncram_jfl1:auto_generated.q_a[65]
q_a[66] <= altsyncram_jfl1:auto_generated.q_a[66]
q_a[67] <= altsyncram_jfl1:auto_generated.q_a[67]
q_a[68] <= altsyncram_jfl1:auto_generated.q_a[68]
q_a[69] <= altsyncram_jfl1:auto_generated.q_a[69]
q_a[70] <= altsyncram_jfl1:auto_generated.q_a[70]
q_a[71] <= altsyncram_jfl1:auto_generated.q_a[71]
q_a[72] <= altsyncram_jfl1:auto_generated.q_a[72]
q_a[73] <= altsyncram_jfl1:auto_generated.q_a[73]
q_a[74] <= altsyncram_jfl1:auto_generated.q_a[74]
q_a[75] <= altsyncram_jfl1:auto_generated.q_a[75]
q_a[76] <= altsyncram_jfl1:auto_generated.q_a[76]
q_a[77] <= altsyncram_jfl1:auto_generated.q_a[77]
q_a[78] <= altsyncram_jfl1:auto_generated.q_a[78]
q_a[79] <= altsyncram_jfl1:auto_generated.q_a[79]
q_a[80] <= altsyncram_jfl1:auto_generated.q_a[80]
q_a[81] <= altsyncram_jfl1:auto_generated.q_a[81]
q_a[82] <= altsyncram_jfl1:auto_generated.q_a[82]
q_a[83] <= altsyncram_jfl1:auto_generated.q_a[83]
q_a[84] <= altsyncram_jfl1:auto_generated.q_a[84]
q_a[85] <= altsyncram_jfl1:auto_generated.q_a[85]
q_a[86] <= altsyncram_jfl1:auto_generated.q_a[86]
q_a[87] <= altsyncram_jfl1:auto_generated.q_a[87]
q_a[88] <= altsyncram_jfl1:auto_generated.q_a[88]
q_a[89] <= altsyncram_jfl1:auto_generated.q_a[89]
q_a[90] <= altsyncram_jfl1:auto_generated.q_a[90]
q_a[91] <= altsyncram_jfl1:auto_generated.q_a[91]
q_a[92] <= altsyncram_jfl1:auto_generated.q_a[92]
q_a[93] <= altsyncram_jfl1:auto_generated.q_a[93]
q_a[94] <= altsyncram_jfl1:auto_generated.q_a[94]
q_a[95] <= altsyncram_jfl1:auto_generated.q_a[95]
q_a[96] <= altsyncram_jfl1:auto_generated.q_a[96]
q_a[97] <= altsyncram_jfl1:auto_generated.q_a[97]
q_a[98] <= altsyncram_jfl1:auto_generated.q_a[98]
q_a[99] <= altsyncram_jfl1:auto_generated.q_a[99]
q_a[100] <= altsyncram_jfl1:auto_generated.q_a[100]
q_a[101] <= altsyncram_jfl1:auto_generated.q_a[101]
q_a[102] <= altsyncram_jfl1:auto_generated.q_a[102]
q_a[103] <= altsyncram_jfl1:auto_generated.q_a[103]
q_a[104] <= altsyncram_jfl1:auto_generated.q_a[104]
q_a[105] <= altsyncram_jfl1:auto_generated.q_a[105]
q_a[106] <= altsyncram_jfl1:auto_generated.q_a[106]
q_a[107] <= altsyncram_jfl1:auto_generated.q_a[107]
q_a[108] <= altsyncram_jfl1:auto_generated.q_a[108]
q_a[109] <= altsyncram_jfl1:auto_generated.q_a[109]
q_a[110] <= altsyncram_jfl1:auto_generated.q_a[110]
q_a[111] <= altsyncram_jfl1:auto_generated.q_a[111]
q_a[112] <= altsyncram_jfl1:auto_generated.q_a[112]
q_a[113] <= altsyncram_jfl1:auto_generated.q_a[113]
q_a[114] <= altsyncram_jfl1:auto_generated.q_a[114]
q_a[115] <= altsyncram_jfl1:auto_generated.q_a[115]
q_a[116] <= altsyncram_jfl1:auto_generated.q_a[116]
q_a[117] <= altsyncram_jfl1:auto_generated.q_a[117]
q_a[118] <= altsyncram_jfl1:auto_generated.q_a[118]
q_a[119] <= altsyncram_jfl1:auto_generated.q_a[119]
q_a[120] <= altsyncram_jfl1:auto_generated.q_a[120]
q_a[121] <= altsyncram_jfl1:auto_generated.q_a[121]
q_a[122] <= altsyncram_jfl1:auto_generated.q_a[122]
q_a[123] <= altsyncram_jfl1:auto_generated.q_a[123]
q_a[124] <= altsyncram_jfl1:auto_generated.q_a[124]
q_a[125] <= altsyncram_jfl1:auto_generated.q_a[125]
q_a[126] <= altsyncram_jfl1:auto_generated.q_a[126]
q_a[127] <= altsyncram_jfl1:auto_generated.q_a[127]
q_a[128] <= altsyncram_jfl1:auto_generated.q_a[128]
q_a[129] <= altsyncram_jfl1:auto_generated.q_a[129]
q_a[130] <= altsyncram_jfl1:auto_generated.q_a[130]
q_a[131] <= altsyncram_jfl1:auto_generated.q_a[131]
q_a[132] <= altsyncram_jfl1:auto_generated.q_a[132]
q_a[133] <= altsyncram_jfl1:auto_generated.q_a[133]
q_a[134] <= altsyncram_jfl1:auto_generated.q_a[134]
q_a[135] <= altsyncram_jfl1:auto_generated.q_a[135]
q_a[136] <= altsyncram_jfl1:auto_generated.q_a[136]
q_a[137] <= altsyncram_jfl1:auto_generated.q_a[137]
q_a[138] <= altsyncram_jfl1:auto_generated.q_a[138]
q_a[139] <= altsyncram_jfl1:auto_generated.q_a[139]
q_a[140] <= altsyncram_jfl1:auto_generated.q_a[140]
q_a[141] <= altsyncram_jfl1:auto_generated.q_a[141]
q_a[142] <= altsyncram_jfl1:auto_generated.q_a[142]
q_a[143] <= altsyncram_jfl1:auto_generated.q_a[143]
q_a[144] <= altsyncram_jfl1:auto_generated.q_a[144]
q_a[145] <= altsyncram_jfl1:auto_generated.q_a[145]
q_a[146] <= altsyncram_jfl1:auto_generated.q_a[146]
q_a[147] <= altsyncram_jfl1:auto_generated.q_a[147]
q_a[148] <= altsyncram_jfl1:auto_generated.q_a[148]
q_a[149] <= altsyncram_jfl1:auto_generated.q_a[149]
q_a[150] <= altsyncram_jfl1:auto_generated.q_a[150]
q_a[151] <= altsyncram_jfl1:auto_generated.q_a[151]
q_a[152] <= altsyncram_jfl1:auto_generated.q_a[152]
q_a[153] <= altsyncram_jfl1:auto_generated.q_a[153]
q_a[154] <= altsyncram_jfl1:auto_generated.q_a[154]
q_a[155] <= altsyncram_jfl1:auto_generated.q_a[155]
q_a[156] <= altsyncram_jfl1:auto_generated.q_a[156]
q_a[157] <= altsyncram_jfl1:auto_generated.q_a[157]
q_a[158] <= altsyncram_jfl1:auto_generated.q_a[158]
q_a[159] <= altsyncram_jfl1:auto_generated.q_a[159]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_jfl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_a[128] => ram_block1a128.PORTADATAIN
data_a[129] => ram_block1a129.PORTADATAIN
data_a[130] => ram_block1a130.PORTADATAIN
data_a[131] => ram_block1a131.PORTADATAIN
data_a[132] => ram_block1a132.PORTADATAIN
data_a[133] => ram_block1a133.PORTADATAIN
data_a[134] => ram_block1a134.PORTADATAIN
data_a[135] => ram_block1a135.PORTADATAIN
data_a[136] => ram_block1a136.PORTADATAIN
data_a[137] => ram_block1a137.PORTADATAIN
data_a[138] => ram_block1a138.PORTADATAIN
data_a[139] => ram_block1a139.PORTADATAIN
data_a[140] => ram_block1a140.PORTADATAIN
data_a[141] => ram_block1a141.PORTADATAIN
data_a[142] => ram_block1a142.PORTADATAIN
data_a[143] => ram_block1a143.PORTADATAIN
data_a[144] => ram_block1a144.PORTADATAIN
data_a[145] => ram_block1a145.PORTADATAIN
data_a[146] => ram_block1a146.PORTADATAIN
data_a[147] => ram_block1a147.PORTADATAIN
data_a[148] => ram_block1a148.PORTADATAIN
data_a[149] => ram_block1a149.PORTADATAIN
data_a[150] => ram_block1a150.PORTADATAIN
data_a[151] => ram_block1a151.PORTADATAIN
data_a[152] => ram_block1a152.PORTADATAIN
data_a[153] => ram_block1a153.PORTADATAIN
data_a[154] => ram_block1a154.PORTADATAIN
data_a[155] => ram_block1a155.PORTADATAIN
data_a[156] => ram_block1a156.PORTADATAIN
data_a[157] => ram_block1a157.PORTADATAIN
data_a[158] => ram_block1a158.PORTADATAIN
data_a[159] => ram_block1a159.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_a[128] <= ram_block1a128.PORTADATAOUT
q_a[129] <= ram_block1a129.PORTADATAOUT
q_a[130] <= ram_block1a130.PORTADATAOUT
q_a[131] <= ram_block1a131.PORTADATAOUT
q_a[132] <= ram_block1a132.PORTADATAOUT
q_a[133] <= ram_block1a133.PORTADATAOUT
q_a[134] <= ram_block1a134.PORTADATAOUT
q_a[135] <= ram_block1a135.PORTADATAOUT
q_a[136] <= ram_block1a136.PORTADATAOUT
q_a[137] <= ram_block1a137.PORTADATAOUT
q_a[138] <= ram_block1a138.PORTADATAOUT
q_a[139] <= ram_block1a139.PORTADATAOUT
q_a[140] <= ram_block1a140.PORTADATAOUT
q_a[141] <= ram_block1a141.PORTADATAOUT
q_a[142] <= ram_block1a142.PORTADATAOUT
q_a[143] <= ram_block1a143.PORTADATAOUT
q_a[144] <= ram_block1a144.PORTADATAOUT
q_a[145] <= ram_block1a145.PORTADATAOUT
q_a[146] <= ram_block1a146.PORTADATAOUT
q_a[147] <= ram_block1a147.PORTADATAOUT
q_a[148] <= ram_block1a148.PORTADATAOUT
q_a[149] <= ram_block1a149.PORTADATAOUT
q_a[150] <= ram_block1a150.PORTADATAOUT
q_a[151] <= ram_block1a151.PORTADATAOUT
q_a[152] <= ram_block1a152.PORTADATAOUT
q_a[153] <= ram_block1a153.PORTADATAOUT
q_a[154] <= ram_block1a154.PORTADATAOUT
q_a[155] <= ram_block1a155.PORTADATAOUT
q_a[156] <= ram_block1a156.PORTADATAOUT
q_a[157] <= ram_block1a157.PORTADATAOUT
q_a[158] <= ram_block1a158.PORTADATAOUT
q_a[159] <= ram_block1a159.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => ram_block1a72.PORTARE
rden_a => ram_block1a73.PORTARE
rden_a => ram_block1a74.PORTARE
rden_a => ram_block1a75.PORTARE
rden_a => ram_block1a76.PORTARE
rden_a => ram_block1a77.PORTARE
rden_a => ram_block1a78.PORTARE
rden_a => ram_block1a79.PORTARE
rden_a => ram_block1a80.PORTARE
rden_a => ram_block1a81.PORTARE
rden_a => ram_block1a82.PORTARE
rden_a => ram_block1a83.PORTARE
rden_a => ram_block1a84.PORTARE
rden_a => ram_block1a85.PORTARE
rden_a => ram_block1a86.PORTARE
rden_a => ram_block1a87.PORTARE
rden_a => ram_block1a88.PORTARE
rden_a => ram_block1a89.PORTARE
rden_a => ram_block1a90.PORTARE
rden_a => ram_block1a91.PORTARE
rden_a => ram_block1a92.PORTARE
rden_a => ram_block1a93.PORTARE
rden_a => ram_block1a94.PORTARE
rden_a => ram_block1a95.PORTARE
rden_a => ram_block1a96.PORTARE
rden_a => ram_block1a97.PORTARE
rden_a => ram_block1a98.PORTARE
rden_a => ram_block1a99.PORTARE
rden_a => ram_block1a100.PORTARE
rden_a => ram_block1a101.PORTARE
rden_a => ram_block1a102.PORTARE
rden_a => ram_block1a103.PORTARE
rden_a => ram_block1a104.PORTARE
rden_a => ram_block1a105.PORTARE
rden_a => ram_block1a106.PORTARE
rden_a => ram_block1a107.PORTARE
rden_a => ram_block1a108.PORTARE
rden_a => ram_block1a109.PORTARE
rden_a => ram_block1a110.PORTARE
rden_a => ram_block1a111.PORTARE
rden_a => ram_block1a112.PORTARE
rden_a => ram_block1a113.PORTARE
rden_a => ram_block1a114.PORTARE
rden_a => ram_block1a115.PORTARE
rden_a => ram_block1a116.PORTARE
rden_a => ram_block1a117.PORTARE
rden_a => ram_block1a118.PORTARE
rden_a => ram_block1a119.PORTARE
rden_a => ram_block1a120.PORTARE
rden_a => ram_block1a121.PORTARE
rden_a => ram_block1a122.PORTARE
rden_a => ram_block1a123.PORTARE
rden_a => ram_block1a124.PORTARE
rden_a => ram_block1a125.PORTARE
rden_a => ram_block1a126.PORTARE
rden_a => ram_block1a127.PORTARE
rden_a => ram_block1a128.PORTARE
rden_a => ram_block1a129.PORTARE
rden_a => ram_block1a130.PORTARE
rden_a => ram_block1a131.PORTARE
rden_a => ram_block1a132.PORTARE
rden_a => ram_block1a133.PORTARE
rden_a => ram_block1a134.PORTARE
rden_a => ram_block1a135.PORTARE
rden_a => ram_block1a136.PORTARE
rden_a => ram_block1a137.PORTARE
rden_a => ram_block1a138.PORTARE
rden_a => ram_block1a139.PORTARE
rden_a => ram_block1a140.PORTARE
rden_a => ram_block1a141.PORTARE
rden_a => ram_block1a142.PORTARE
rden_a => ram_block1a143.PORTARE
rden_a => ram_block1a144.PORTARE
rden_a => ram_block1a145.PORTARE
rden_a => ram_block1a146.PORTARE
rden_a => ram_block1a147.PORTARE
rden_a => ram_block1a148.PORTARE
rden_a => ram_block1a149.PORTARE
rden_a => ram_block1a150.PORTARE
rden_a => ram_block1a151.PORTARE
rden_a => ram_block1a152.PORTARE
rden_a => ram_block1a153.PORTARE
rden_a => ram_block1a154.PORTARE
rden_a => ram_block1a155.PORTARE
rden_a => ram_block1a156.PORTARE
rden_a => ram_block1a157.PORTARE
rden_a => ram_block1a158.PORTARE
rden_a => ram_block1a159.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_a => ram_block1a128.PORTAWE
wren_a => ram_block1a129.PORTAWE
wren_a => ram_block1a130.PORTAWE
wren_a => ram_block1a131.PORTAWE
wren_a => ram_block1a132.PORTAWE
wren_a => ram_block1a133.PORTAWE
wren_a => ram_block1a134.PORTAWE
wren_a => ram_block1a135.PORTAWE
wren_a => ram_block1a136.PORTAWE
wren_a => ram_block1a137.PORTAWE
wren_a => ram_block1a138.PORTAWE
wren_a => ram_block1a139.PORTAWE
wren_a => ram_block1a140.PORTAWE
wren_a => ram_block1a141.PORTAWE
wren_a => ram_block1a142.PORTAWE
wren_a => ram_block1a143.PORTAWE
wren_a => ram_block1a144.PORTAWE
wren_a => ram_block1a145.PORTAWE
wren_a => ram_block1a146.PORTAWE
wren_a => ram_block1a147.PORTAWE
wren_a => ram_block1a148.PORTAWE
wren_a => ram_block1a149.PORTAWE
wren_a => ram_block1a150.PORTAWE
wren_a => ram_block1a151.PORTAWE
wren_a => ram_block1a152.PORTAWE
wren_a => ram_block1a153.PORTAWE
wren_a => ram_block1a154.PORTAWE
wren_a => ram_block1a155.PORTAWE
wren_a => ram_block1a156.PORTAWE
wren_a => ram_block1a157.PORTAWE
wren_a => ram_block1a158.PORTAWE
wren_a => ram_block1a159.PORTAWE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases
address[0] => address[0].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component
wren_a => altsyncram_t9l1:auto_generated.wren_a
rden_a => altsyncram_t9l1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9l1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9l1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9l1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9l1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9l1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9l1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9l1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9l1:auto_generated.data_a[7]
data_a[8] => altsyncram_t9l1:auto_generated.data_a[8]
data_a[9] => altsyncram_t9l1:auto_generated.data_a[9]
data_a[10] => altsyncram_t9l1:auto_generated.data_a[10]
data_a[11] => altsyncram_t9l1:auto_generated.data_a[11]
data_a[12] => altsyncram_t9l1:auto_generated.data_a[12]
data_a[13] => altsyncram_t9l1:auto_generated.data_a[13]
data_a[14] => altsyncram_t9l1:auto_generated.data_a[14]
data_a[15] => altsyncram_t9l1:auto_generated.data_a[15]
data_a[16] => altsyncram_t9l1:auto_generated.data_a[16]
data_a[17] => altsyncram_t9l1:auto_generated.data_a[17]
data_a[18] => altsyncram_t9l1:auto_generated.data_a[18]
data_a[19] => altsyncram_t9l1:auto_generated.data_a[19]
data_a[20] => altsyncram_t9l1:auto_generated.data_a[20]
data_a[21] => altsyncram_t9l1:auto_generated.data_a[21]
data_a[22] => altsyncram_t9l1:auto_generated.data_a[22]
data_a[23] => altsyncram_t9l1:auto_generated.data_a[23]
data_a[24] => altsyncram_t9l1:auto_generated.data_a[24]
data_a[25] => altsyncram_t9l1:auto_generated.data_a[25]
data_a[26] => altsyncram_t9l1:auto_generated.data_a[26]
data_a[27] => altsyncram_t9l1:auto_generated.data_a[27]
data_a[28] => altsyncram_t9l1:auto_generated.data_a[28]
data_a[29] => altsyncram_t9l1:auto_generated.data_a[29]
data_a[30] => altsyncram_t9l1:auto_generated.data_a[30]
data_a[31] => altsyncram_t9l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9l1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9l1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9l1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9l1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9l1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9l1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9l1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9l1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9l1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t9l1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t9l1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t9l1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t9l1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t9l1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t9l1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t9l1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t9l1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t9l1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t9l1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t9l1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t9l1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t9l1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t9l1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t9l1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t9l1:auto_generated.q_a[23]
q_a[24] <= altsyncram_t9l1:auto_generated.q_a[24]
q_a[25] <= altsyncram_t9l1:auto_generated.q_a[25]
q_a[26] <= altsyncram_t9l1:auto_generated.q_a[26]
q_a[27] <= altsyncram_t9l1:auto_generated.q_a[27]
q_a[28] <= altsyncram_t9l1:auto_generated.q_a[28]
q_a[29] <= altsyncram_t9l1:auto_generated.q_a[29]
q_a[30] <= altsyncram_t9l1:auto_generated.q_a[30]
q_a[31] <= altsyncram_t9l1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_t9l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d
clk => clk.IN1
rst => rst.IN1
conv1d_ready_in <= p2s:parallel_to_serial.p2s_ready_in
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => p2s_valid_in.DATAB
conv1d_data_in[0] => conv1d_kernel.DATAB
conv1d_data_in[1] => conv1d_kernel.DATAB
conv1d_data_in[2] => conv1d_kernel.DATAB
conv1d_data_in[3] => conv1d_kernel.DATAB
conv1d_data_in[4] => conv1d_kernel.DATAB
conv1d_data_in[5] => conv1d_kernel.DATAB
conv1d_data_in[6] => conv1d_kernel.DATAB
conv1d_data_in[7] => conv1d_kernel.DATAB
conv1d_data_in[8] => conv1d_kernel.DATAB
conv1d_data_in[9] => conv1d_kernel.DATAB
conv1d_data_in[10] => conv1d_kernel.DATAB
conv1d_data_in[11] => conv1d_kernel.DATAB
conv1d_data_in[12] => conv1d_kernel.DATAB
conv1d_data_in[13] => conv1d_kernel.DATAB
conv1d_data_in[14] => conv1d_kernel.DATAB
conv1d_data_in[15] => conv1d_kernel.DATAB
conv1d_data_in[16] => conv1d_kernel.DATAB
conv1d_data_in[17] => conv1d_kernel.DATAB
conv1d_data_in[18] => conv1d_kernel.DATAB
conv1d_data_in[19] => conv1d_kernel.DATAB
conv1d_data_in[20] => conv1d_kernel.DATAB
conv1d_data_in[21] => conv1d_kernel.DATAB
conv1d_data_in[22] => conv1d_kernel.DATAB
conv1d_data_in[23] => conv1d_kernel.DATAB
conv1d_data_in[24] => conv1d_kernel.DATAB
conv1d_data_in[25] => conv1d_kernel.DATAB
conv1d_data_in[26] => conv1d_kernel.DATAB
conv1d_data_in[27] => conv1d_kernel.DATAB
conv1d_data_in[28] => conv1d_kernel.DATAB
conv1d_data_in[29] => conv1d_kernel.DATAB
conv1d_data_in[30] => conv1d_kernel.DATAB
conv1d_data_in[31] => conv1d_kernel.DATAB
conv1d_weights[4][0] => Mux31.IN7
conv1d_weights[4][1] => Mux30.IN7
conv1d_weights[4][2] => Mux29.IN7
conv1d_weights[4][3] => Mux28.IN7
conv1d_weights[4][4] => Mux27.IN7
conv1d_weights[4][5] => Mux26.IN7
conv1d_weights[4][6] => Mux25.IN7
conv1d_weights[4][7] => Mux24.IN7
conv1d_weights[4][8] => Mux23.IN7
conv1d_weights[4][9] => Mux22.IN7
conv1d_weights[4][10] => Mux21.IN7
conv1d_weights[4][11] => Mux20.IN7
conv1d_weights[4][12] => Mux19.IN7
conv1d_weights[4][13] => Mux18.IN7
conv1d_weights[4][14] => Mux17.IN7
conv1d_weights[4][15] => Mux16.IN7
conv1d_weights[4][16] => Mux15.IN7
conv1d_weights[4][17] => Mux14.IN7
conv1d_weights[4][18] => Mux13.IN7
conv1d_weights[4][19] => Mux12.IN7
conv1d_weights[4][20] => Mux11.IN7
conv1d_weights[4][21] => Mux10.IN7
conv1d_weights[4][22] => Mux9.IN7
conv1d_weights[4][23] => Mux8.IN7
conv1d_weights[4][24] => Mux7.IN7
conv1d_weights[4][25] => Mux6.IN7
conv1d_weights[4][26] => Mux5.IN7
conv1d_weights[4][27] => Mux4.IN7
conv1d_weights[4][28] => Mux3.IN7
conv1d_weights[4][29] => Mux2.IN7
conv1d_weights[4][30] => Mux1.IN7
conv1d_weights[4][31] => Mux0.IN7
conv1d_weights[3][0] => Mux31.IN6
conv1d_weights[3][1] => Mux30.IN6
conv1d_weights[3][2] => Mux29.IN6
conv1d_weights[3][3] => Mux28.IN6
conv1d_weights[3][4] => Mux27.IN6
conv1d_weights[3][5] => Mux26.IN6
conv1d_weights[3][6] => Mux25.IN6
conv1d_weights[3][7] => Mux24.IN6
conv1d_weights[3][8] => Mux23.IN6
conv1d_weights[3][9] => Mux22.IN6
conv1d_weights[3][10] => Mux21.IN6
conv1d_weights[3][11] => Mux20.IN6
conv1d_weights[3][12] => Mux19.IN6
conv1d_weights[3][13] => Mux18.IN6
conv1d_weights[3][14] => Mux17.IN6
conv1d_weights[3][15] => Mux16.IN6
conv1d_weights[3][16] => Mux15.IN6
conv1d_weights[3][17] => Mux14.IN6
conv1d_weights[3][18] => Mux13.IN6
conv1d_weights[3][19] => Mux12.IN6
conv1d_weights[3][20] => Mux11.IN6
conv1d_weights[3][21] => Mux10.IN6
conv1d_weights[3][22] => Mux9.IN6
conv1d_weights[3][23] => Mux8.IN6
conv1d_weights[3][24] => Mux7.IN6
conv1d_weights[3][25] => Mux6.IN6
conv1d_weights[3][26] => Mux5.IN6
conv1d_weights[3][27] => Mux4.IN6
conv1d_weights[3][28] => Mux3.IN6
conv1d_weights[3][29] => Mux2.IN6
conv1d_weights[3][30] => Mux1.IN6
conv1d_weights[3][31] => Mux0.IN6
conv1d_weights[2][0] => Mux31.IN5
conv1d_weights[2][1] => Mux30.IN5
conv1d_weights[2][2] => Mux29.IN5
conv1d_weights[2][3] => Mux28.IN5
conv1d_weights[2][4] => Mux27.IN5
conv1d_weights[2][5] => Mux26.IN5
conv1d_weights[2][6] => Mux25.IN5
conv1d_weights[2][7] => Mux24.IN5
conv1d_weights[2][8] => Mux23.IN5
conv1d_weights[2][9] => Mux22.IN5
conv1d_weights[2][10] => Mux21.IN5
conv1d_weights[2][11] => Mux20.IN5
conv1d_weights[2][12] => Mux19.IN5
conv1d_weights[2][13] => Mux18.IN5
conv1d_weights[2][14] => Mux17.IN5
conv1d_weights[2][15] => Mux16.IN5
conv1d_weights[2][16] => Mux15.IN5
conv1d_weights[2][17] => Mux14.IN5
conv1d_weights[2][18] => Mux13.IN5
conv1d_weights[2][19] => Mux12.IN5
conv1d_weights[2][20] => Mux11.IN5
conv1d_weights[2][21] => Mux10.IN5
conv1d_weights[2][22] => Mux9.IN5
conv1d_weights[2][23] => Mux8.IN5
conv1d_weights[2][24] => Mux7.IN5
conv1d_weights[2][25] => Mux6.IN5
conv1d_weights[2][26] => Mux5.IN5
conv1d_weights[2][27] => Mux4.IN5
conv1d_weights[2][28] => Mux3.IN5
conv1d_weights[2][29] => Mux2.IN5
conv1d_weights[2][30] => Mux1.IN5
conv1d_weights[2][31] => Mux0.IN5
conv1d_weights[1][0] => Mux31.IN4
conv1d_weights[1][1] => Mux30.IN4
conv1d_weights[1][2] => Mux29.IN4
conv1d_weights[1][3] => Mux28.IN4
conv1d_weights[1][4] => Mux27.IN4
conv1d_weights[1][5] => Mux26.IN4
conv1d_weights[1][6] => Mux25.IN4
conv1d_weights[1][7] => Mux24.IN4
conv1d_weights[1][8] => Mux23.IN4
conv1d_weights[1][9] => Mux22.IN4
conv1d_weights[1][10] => Mux21.IN4
conv1d_weights[1][11] => Mux20.IN4
conv1d_weights[1][12] => Mux19.IN4
conv1d_weights[1][13] => Mux18.IN4
conv1d_weights[1][14] => Mux17.IN4
conv1d_weights[1][15] => Mux16.IN4
conv1d_weights[1][16] => Mux15.IN4
conv1d_weights[1][17] => Mux14.IN4
conv1d_weights[1][18] => Mux13.IN4
conv1d_weights[1][19] => Mux12.IN4
conv1d_weights[1][20] => Mux11.IN4
conv1d_weights[1][21] => Mux10.IN4
conv1d_weights[1][22] => Mux9.IN4
conv1d_weights[1][23] => Mux8.IN4
conv1d_weights[1][24] => Mux7.IN4
conv1d_weights[1][25] => Mux6.IN4
conv1d_weights[1][26] => Mux5.IN4
conv1d_weights[1][27] => Mux4.IN4
conv1d_weights[1][28] => Mux3.IN4
conv1d_weights[1][29] => Mux2.IN4
conv1d_weights[1][30] => Mux1.IN4
conv1d_weights[1][31] => Mux0.IN4
conv1d_weights[0][0] => Mux31.IN3
conv1d_weights[0][1] => Mux30.IN3
conv1d_weights[0][2] => Mux29.IN3
conv1d_weights[0][3] => Mux28.IN3
conv1d_weights[0][4] => Mux27.IN3
conv1d_weights[0][5] => Mux26.IN3
conv1d_weights[0][6] => Mux25.IN3
conv1d_weights[0][7] => Mux24.IN3
conv1d_weights[0][8] => Mux23.IN3
conv1d_weights[0][9] => Mux22.IN3
conv1d_weights[0][10] => Mux21.IN3
conv1d_weights[0][11] => Mux20.IN3
conv1d_weights[0][12] => Mux19.IN3
conv1d_weights[0][13] => Mux18.IN3
conv1d_weights[0][14] => Mux17.IN3
conv1d_weights[0][15] => Mux16.IN3
conv1d_weights[0][16] => Mux15.IN3
conv1d_weights[0][17] => Mux14.IN3
conv1d_weights[0][18] => Mux13.IN3
conv1d_weights[0][19] => Mux12.IN3
conv1d_weights[0][20] => Mux11.IN3
conv1d_weights[0][21] => Mux10.IN3
conv1d_weights[0][22] => Mux9.IN3
conv1d_weights[0][23] => Mux8.IN3
conv1d_weights[0][24] => Mux7.IN3
conv1d_weights[0][25] => Mux6.IN3
conv1d_weights[0][26] => Mux5.IN3
conv1d_weights[0][27] => Mux4.IN3
conv1d_weights[0][28] => Mux3.IN3
conv1d_weights[0][29] => Mux2.IN3
conv1d_weights[0][30] => Mux1.IN3
conv1d_weights[0][31] => Mux0.IN3
conv1d_bias[0] => Add1.IN32
conv1d_bias[1] => Add1.IN31
conv1d_bias[2] => Add1.IN30
conv1d_bias[3] => Add1.IN29
conv1d_bias[4] => Add1.IN28
conv1d_bias[5] => Add1.IN27
conv1d_bias[6] => Add1.IN26
conv1d_bias[7] => Add1.IN25
conv1d_bias[8] => Add1.IN24
conv1d_bias[9] => Add1.IN23
conv1d_bias[10] => Add1.IN22
conv1d_bias[11] => Add1.IN21
conv1d_bias[12] => Add1.IN20
conv1d_bias[13] => Add1.IN19
conv1d_bias[14] => Add1.IN18
conv1d_bias[15] => Add1.IN17
conv1d_bias[16] => Add1.IN16
conv1d_bias[17] => Add1.IN15
conv1d_bias[18] => Add1.IN14
conv1d_bias[19] => Add1.IN13
conv1d_bias[20] => Add1.IN12
conv1d_bias[21] => Add1.IN11
conv1d_bias[22] => Add1.IN10
conv1d_bias[23] => Add1.IN9
conv1d_bias[24] => Add1.IN8
conv1d_bias[25] => Add1.IN7
conv1d_bias[26] => Add1.IN6
conv1d_bias[27] => Add1.IN5
conv1d_bias[28] => Add1.IN4
conv1d_bias[29] => Add1.IN3
conv1d_bias[30] => Add1.IN2
conv1d_bias[31] => Add1.IN1
conv1d_ready_out => mult_reduce_ready_out.IN1
conv1d_valid_out <= conv1d_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[0] <= conv1d_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[1] <= conv1d_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[2] <= conv1d_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[3] <= conv1d_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[4] <= conv1d_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[5] <= conv1d_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[6] <= conv1d_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[7] <= conv1d_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[8] <= conv1d_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[9] <= conv1d_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[10] <= conv1d_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[11] <= conv1d_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[12] <= conv1d_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[13] <= conv1d_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[14] <= conv1d_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[15] <= conv1d_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[16] <= conv1d_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[17] <= conv1d_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[18] <= conv1d_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[19] <= conv1d_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[20] <= conv1d_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[21] <= conv1d_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[22] <= conv1d_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[23] <= conv1d_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[24] <= conv1d_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[25] <= conv1d_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[26] <= conv1d_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[27] <= conv1d_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[28] <= conv1d_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[29] <= conv1d_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[30] <= conv1d_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[31] <= conv1d_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial
clk => parallel_reg[4][0].CLK
clk => parallel_reg[4][1].CLK
clk => parallel_reg[4][2].CLK
clk => parallel_reg[4][3].CLK
clk => parallel_reg[4][4].CLK
clk => parallel_reg[4][5].CLK
clk => parallel_reg[4][6].CLK
clk => parallel_reg[4][7].CLK
clk => parallel_reg[4][8].CLK
clk => parallel_reg[4][9].CLK
clk => parallel_reg[4][10].CLK
clk => parallel_reg[4][11].CLK
clk => parallel_reg[4][12].CLK
clk => parallel_reg[4][13].CLK
clk => parallel_reg[4][14].CLK
clk => parallel_reg[4][15].CLK
clk => parallel_reg[4][16].CLK
clk => parallel_reg[4][17].CLK
clk => parallel_reg[4][18].CLK
clk => parallel_reg[4][19].CLK
clk => parallel_reg[4][20].CLK
clk => parallel_reg[4][21].CLK
clk => parallel_reg[4][22].CLK
clk => parallel_reg[4][23].CLK
clk => parallel_reg[4][24].CLK
clk => parallel_reg[4][25].CLK
clk => parallel_reg[4][26].CLK
clk => parallel_reg[4][27].CLK
clk => parallel_reg[4][28].CLK
clk => parallel_reg[4][29].CLK
clk => parallel_reg[4][30].CLK
clk => parallel_reg[4][31].CLK
clk => parallel_reg[3][0].CLK
clk => parallel_reg[3][1].CLK
clk => parallel_reg[3][2].CLK
clk => parallel_reg[3][3].CLK
clk => parallel_reg[3][4].CLK
clk => parallel_reg[3][5].CLK
clk => parallel_reg[3][6].CLK
clk => parallel_reg[3][7].CLK
clk => parallel_reg[3][8].CLK
clk => parallel_reg[3][9].CLK
clk => parallel_reg[3][10].CLK
clk => parallel_reg[3][11].CLK
clk => parallel_reg[3][12].CLK
clk => parallel_reg[3][13].CLK
clk => parallel_reg[3][14].CLK
clk => parallel_reg[3][15].CLK
clk => parallel_reg[3][16].CLK
clk => parallel_reg[3][17].CLK
clk => parallel_reg[3][18].CLK
clk => parallel_reg[3][19].CLK
clk => parallel_reg[3][20].CLK
clk => parallel_reg[3][21].CLK
clk => parallel_reg[3][22].CLK
clk => parallel_reg[3][23].CLK
clk => parallel_reg[3][24].CLK
clk => parallel_reg[3][25].CLK
clk => parallel_reg[3][26].CLK
clk => parallel_reg[3][27].CLK
clk => parallel_reg[3][28].CLK
clk => parallel_reg[3][29].CLK
clk => parallel_reg[3][30].CLK
clk => parallel_reg[3][31].CLK
clk => parallel_reg[2][0].CLK
clk => parallel_reg[2][1].CLK
clk => parallel_reg[2][2].CLK
clk => parallel_reg[2][3].CLK
clk => parallel_reg[2][4].CLK
clk => parallel_reg[2][5].CLK
clk => parallel_reg[2][6].CLK
clk => parallel_reg[2][7].CLK
clk => parallel_reg[2][8].CLK
clk => parallel_reg[2][9].CLK
clk => parallel_reg[2][10].CLK
clk => parallel_reg[2][11].CLK
clk => parallel_reg[2][12].CLK
clk => parallel_reg[2][13].CLK
clk => parallel_reg[2][14].CLK
clk => parallel_reg[2][15].CLK
clk => parallel_reg[2][16].CLK
clk => parallel_reg[2][17].CLK
clk => parallel_reg[2][18].CLK
clk => parallel_reg[2][19].CLK
clk => parallel_reg[2][20].CLK
clk => parallel_reg[2][21].CLK
clk => parallel_reg[2][22].CLK
clk => parallel_reg[2][23].CLK
clk => parallel_reg[2][24].CLK
clk => parallel_reg[2][25].CLK
clk => parallel_reg[2][26].CLK
clk => parallel_reg[2][27].CLK
clk => parallel_reg[2][28].CLK
clk => parallel_reg[2][29].CLK
clk => parallel_reg[2][30].CLK
clk => parallel_reg[2][31].CLK
clk => parallel_reg[1][0].CLK
clk => parallel_reg[1][1].CLK
clk => parallel_reg[1][2].CLK
clk => parallel_reg[1][3].CLK
clk => parallel_reg[1][4].CLK
clk => parallel_reg[1][5].CLK
clk => parallel_reg[1][6].CLK
clk => parallel_reg[1][7].CLK
clk => parallel_reg[1][8].CLK
clk => parallel_reg[1][9].CLK
clk => parallel_reg[1][10].CLK
clk => parallel_reg[1][11].CLK
clk => parallel_reg[1][12].CLK
clk => parallel_reg[1][13].CLK
clk => parallel_reg[1][14].CLK
clk => parallel_reg[1][15].CLK
clk => parallel_reg[1][16].CLK
clk => parallel_reg[1][17].CLK
clk => parallel_reg[1][18].CLK
clk => parallel_reg[1][19].CLK
clk => parallel_reg[1][20].CLK
clk => parallel_reg[1][21].CLK
clk => parallel_reg[1][22].CLK
clk => parallel_reg[1][23].CLK
clk => parallel_reg[1][24].CLK
clk => parallel_reg[1][25].CLK
clk => parallel_reg[1][26].CLK
clk => parallel_reg[1][27].CLK
clk => parallel_reg[1][28].CLK
clk => parallel_reg[1][29].CLK
clk => parallel_reg[1][30].CLK
clk => parallel_reg[1][31].CLK
clk => parallel_reg[0][0].CLK
clk => parallel_reg[0][1].CLK
clk => parallel_reg[0][2].CLK
clk => parallel_reg[0][3].CLK
clk => parallel_reg[0][4].CLK
clk => parallel_reg[0][5].CLK
clk => parallel_reg[0][6].CLK
clk => parallel_reg[0][7].CLK
clk => parallel_reg[0][8].CLK
clk => parallel_reg[0][9].CLK
clk => parallel_reg[0][10].CLK
clk => parallel_reg[0][11].CLK
clk => parallel_reg[0][12].CLK
clk => parallel_reg[0][13].CLK
clk => parallel_reg[0][14].CLK
clk => parallel_reg[0][15].CLK
clk => parallel_reg[0][16].CLK
clk => parallel_reg[0][17].CLK
clk => parallel_reg[0][18].CLK
clk => parallel_reg[0][19].CLK
clk => parallel_reg[0][20].CLK
clk => parallel_reg[0][21].CLK
clk => parallel_reg[0][22].CLK
clk => parallel_reg[0][23].CLK
clk => parallel_reg[0][24].CLK
clk => parallel_reg[0][25].CLK
clk => parallel_reg[0][26].CLK
clk => parallel_reg[0][27].CLK
clk => parallel_reg[0][28].CLK
clk => parallel_reg[0][29].CLK
clk => parallel_reg[0][30].CLK
clk => parallel_reg[0][31].CLK
clk => p2s_valid_out~reg0.CLK
clk => p2s_serial_out[0]~reg0.CLK
clk => p2s_serial_out[1]~reg0.CLK
clk => p2s_serial_out[2]~reg0.CLK
clk => p2s_serial_out[3]~reg0.CLK
clk => p2s_serial_out[4]~reg0.CLK
clk => p2s_serial_out[5]~reg0.CLK
clk => p2s_serial_out[6]~reg0.CLK
clk => p2s_serial_out[7]~reg0.CLK
clk => p2s_serial_out[8]~reg0.CLK
clk => p2s_serial_out[9]~reg0.CLK
clk => p2s_serial_out[10]~reg0.CLK
clk => p2s_serial_out[11]~reg0.CLK
clk => p2s_serial_out[12]~reg0.CLK
clk => p2s_serial_out[13]~reg0.CLK
clk => p2s_serial_out[14]~reg0.CLK
clk => p2s_serial_out[15]~reg0.CLK
clk => p2s_serial_out[16]~reg0.CLK
clk => p2s_serial_out[17]~reg0.CLK
clk => p2s_serial_out[18]~reg0.CLK
clk => p2s_serial_out[19]~reg0.CLK
clk => p2s_serial_out[20]~reg0.CLK
clk => p2s_serial_out[21]~reg0.CLK
clk => p2s_serial_out[22]~reg0.CLK
clk => p2s_serial_out[23]~reg0.CLK
clk => p2s_serial_out[24]~reg0.CLK
clk => p2s_serial_out[25]~reg0.CLK
clk => p2s_serial_out[26]~reg0.CLK
clk => p2s_serial_out[27]~reg0.CLK
clk => p2s_serial_out[28]~reg0.CLK
clk => p2s_serial_out[29]~reg0.CLK
clk => p2s_serial_out[30]~reg0.CLK
clk => p2s_serial_out[31]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_valid_out.OUTPUTSELECT
rst => parallel_reg[4][21].ENA
rst => parallel_reg[4][20].ENA
rst => parallel_reg[4][19].ENA
rst => parallel_reg[4][18].ENA
rst => parallel_reg[4][17].ENA
rst => parallel_reg[4][16].ENA
rst => parallel_reg[4][15].ENA
rst => parallel_reg[4][14].ENA
rst => parallel_reg[4][13].ENA
rst => parallel_reg[4][12].ENA
rst => parallel_reg[4][11].ENA
rst => parallel_reg[4][10].ENA
rst => parallel_reg[4][9].ENA
rst => parallel_reg[4][8].ENA
rst => parallel_reg[4][7].ENA
rst => parallel_reg[4][6].ENA
rst => parallel_reg[4][5].ENA
rst => parallel_reg[4][4].ENA
rst => parallel_reg[4][3].ENA
rst => parallel_reg[4][2].ENA
rst => parallel_reg[4][1].ENA
rst => parallel_reg[4][0].ENA
rst => parallel_reg[4][22].ENA
rst => parallel_reg[4][23].ENA
rst => parallel_reg[4][24].ENA
rst => parallel_reg[4][25].ENA
rst => parallel_reg[4][26].ENA
rst => parallel_reg[4][27].ENA
rst => parallel_reg[4][28].ENA
rst => parallel_reg[4][29].ENA
rst => parallel_reg[4][30].ENA
rst => parallel_reg[4][31].ENA
rst => parallel_reg[3][0].ENA
rst => parallel_reg[3][1].ENA
rst => parallel_reg[3][2].ENA
rst => parallel_reg[3][3].ENA
rst => parallel_reg[3][4].ENA
rst => parallel_reg[3][5].ENA
rst => parallel_reg[3][6].ENA
rst => parallel_reg[3][7].ENA
rst => parallel_reg[3][8].ENA
rst => parallel_reg[3][9].ENA
rst => parallel_reg[3][10].ENA
rst => parallel_reg[3][11].ENA
rst => parallel_reg[3][12].ENA
rst => parallel_reg[3][13].ENA
rst => parallel_reg[3][14].ENA
rst => parallel_reg[3][15].ENA
rst => parallel_reg[3][16].ENA
rst => parallel_reg[3][17].ENA
rst => parallel_reg[3][18].ENA
rst => parallel_reg[3][19].ENA
rst => parallel_reg[3][20].ENA
rst => parallel_reg[3][21].ENA
rst => parallel_reg[3][22].ENA
rst => parallel_reg[3][23].ENA
rst => parallel_reg[3][24].ENA
rst => parallel_reg[3][25].ENA
rst => parallel_reg[3][26].ENA
rst => parallel_reg[3][27].ENA
rst => parallel_reg[3][28].ENA
rst => parallel_reg[3][29].ENA
rst => parallel_reg[3][30].ENA
rst => parallel_reg[3][31].ENA
rst => parallel_reg[2][0].ENA
rst => parallel_reg[2][1].ENA
rst => parallel_reg[2][2].ENA
rst => parallel_reg[2][3].ENA
rst => parallel_reg[2][4].ENA
rst => parallel_reg[2][5].ENA
rst => parallel_reg[2][6].ENA
rst => parallel_reg[2][7].ENA
rst => parallel_reg[2][8].ENA
rst => parallel_reg[2][9].ENA
rst => parallel_reg[2][10].ENA
rst => parallel_reg[2][11].ENA
rst => parallel_reg[2][12].ENA
rst => parallel_reg[2][13].ENA
rst => parallel_reg[2][14].ENA
rst => parallel_reg[2][15].ENA
rst => parallel_reg[2][16].ENA
rst => parallel_reg[2][17].ENA
rst => parallel_reg[2][18].ENA
rst => parallel_reg[2][19].ENA
rst => parallel_reg[2][20].ENA
rst => parallel_reg[2][21].ENA
rst => parallel_reg[2][22].ENA
rst => parallel_reg[2][23].ENA
rst => parallel_reg[2][24].ENA
rst => parallel_reg[2][25].ENA
rst => parallel_reg[2][26].ENA
rst => parallel_reg[2][27].ENA
rst => parallel_reg[2][28].ENA
rst => parallel_reg[2][29].ENA
rst => parallel_reg[2][30].ENA
rst => parallel_reg[2][31].ENA
rst => parallel_reg[1][0].ENA
rst => parallel_reg[1][1].ENA
rst => parallel_reg[1][2].ENA
rst => parallel_reg[1][3].ENA
rst => parallel_reg[1][4].ENA
rst => parallel_reg[1][5].ENA
rst => parallel_reg[1][6].ENA
rst => parallel_reg[1][7].ENA
rst => parallel_reg[1][8].ENA
rst => parallel_reg[1][9].ENA
rst => parallel_reg[1][10].ENA
rst => parallel_reg[1][11].ENA
rst => parallel_reg[1][12].ENA
rst => parallel_reg[1][13].ENA
rst => parallel_reg[1][14].ENA
rst => parallel_reg[1][15].ENA
rst => parallel_reg[1][16].ENA
rst => parallel_reg[1][17].ENA
rst => parallel_reg[1][18].ENA
rst => parallel_reg[1][19].ENA
rst => parallel_reg[1][20].ENA
rst => parallel_reg[1][21].ENA
rst => parallel_reg[1][22].ENA
rst => parallel_reg[1][23].ENA
rst => parallel_reg[1][24].ENA
rst => parallel_reg[1][25].ENA
rst => parallel_reg[1][26].ENA
rst => parallel_reg[1][27].ENA
rst => parallel_reg[1][28].ENA
rst => parallel_reg[1][29].ENA
rst => parallel_reg[1][30].ENA
rst => parallel_reg[1][31].ENA
rst => parallel_reg[0][0].ENA
rst => parallel_reg[0][1].ENA
rst => parallel_reg[0][2].ENA
rst => parallel_reg[0][3].ENA
rst => parallel_reg[0][4].ENA
rst => parallel_reg[0][5].ENA
rst => parallel_reg[0][6].ENA
rst => parallel_reg[0][7].ENA
rst => parallel_reg[0][8].ENA
rst => parallel_reg[0][9].ENA
rst => parallel_reg[0][10].ENA
rst => parallel_reg[0][11].ENA
rst => parallel_reg[0][12].ENA
rst => parallel_reg[0][13].ENA
rst => parallel_reg[0][14].ENA
rst => parallel_reg[0][15].ENA
rst => parallel_reg[0][16].ENA
rst => parallel_reg[0][17].ENA
rst => parallel_reg[0][18].ENA
rst => parallel_reg[0][19].ENA
rst => parallel_reg[0][20].ENA
rst => parallel_reg[0][21].ENA
rst => parallel_reg[0][22].ENA
rst => parallel_reg[0][23].ENA
rst => parallel_reg[0][24].ENA
rst => parallel_reg[0][25].ENA
rst => parallel_reg[0][26].ENA
rst => parallel_reg[0][27].ENA
rst => parallel_reg[0][28].ENA
rst => parallel_reg[0][29].ENA
rst => parallel_reg[0][30].ENA
rst => parallel_reg[0][31].ENA
p2s_ready_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_parallel_in[4][0] => parallel_reg.DATAB
p2s_parallel_in[4][1] => parallel_reg.DATAB
p2s_parallel_in[4][2] => parallel_reg.DATAB
p2s_parallel_in[4][3] => parallel_reg.DATAB
p2s_parallel_in[4][4] => parallel_reg.DATAB
p2s_parallel_in[4][5] => parallel_reg.DATAB
p2s_parallel_in[4][6] => parallel_reg.DATAB
p2s_parallel_in[4][7] => parallel_reg.DATAB
p2s_parallel_in[4][8] => parallel_reg.DATAB
p2s_parallel_in[4][9] => parallel_reg.DATAB
p2s_parallel_in[4][10] => parallel_reg.DATAB
p2s_parallel_in[4][11] => parallel_reg.DATAB
p2s_parallel_in[4][12] => parallel_reg.DATAB
p2s_parallel_in[4][13] => parallel_reg.DATAB
p2s_parallel_in[4][14] => parallel_reg.DATAB
p2s_parallel_in[4][15] => parallel_reg.DATAB
p2s_parallel_in[4][16] => parallel_reg.DATAB
p2s_parallel_in[4][17] => parallel_reg.DATAB
p2s_parallel_in[4][18] => parallel_reg.DATAB
p2s_parallel_in[4][19] => parallel_reg.DATAB
p2s_parallel_in[4][20] => parallel_reg.DATAB
p2s_parallel_in[4][21] => parallel_reg.DATAB
p2s_parallel_in[4][22] => parallel_reg.DATAB
p2s_parallel_in[4][23] => parallel_reg.DATAB
p2s_parallel_in[4][24] => parallel_reg.DATAB
p2s_parallel_in[4][25] => parallel_reg.DATAB
p2s_parallel_in[4][26] => parallel_reg.DATAB
p2s_parallel_in[4][27] => parallel_reg.DATAB
p2s_parallel_in[4][28] => parallel_reg.DATAB
p2s_parallel_in[4][29] => parallel_reg.DATAB
p2s_parallel_in[4][30] => parallel_reg.DATAB
p2s_parallel_in[4][31] => parallel_reg.DATAB
p2s_parallel_in[3][0] => parallel_reg.DATAB
p2s_parallel_in[3][1] => parallel_reg.DATAB
p2s_parallel_in[3][2] => parallel_reg.DATAB
p2s_parallel_in[3][3] => parallel_reg.DATAB
p2s_parallel_in[3][4] => parallel_reg.DATAB
p2s_parallel_in[3][5] => parallel_reg.DATAB
p2s_parallel_in[3][6] => parallel_reg.DATAB
p2s_parallel_in[3][7] => parallel_reg.DATAB
p2s_parallel_in[3][8] => parallel_reg.DATAB
p2s_parallel_in[3][9] => parallel_reg.DATAB
p2s_parallel_in[3][10] => parallel_reg.DATAB
p2s_parallel_in[3][11] => parallel_reg.DATAB
p2s_parallel_in[3][12] => parallel_reg.DATAB
p2s_parallel_in[3][13] => parallel_reg.DATAB
p2s_parallel_in[3][14] => parallel_reg.DATAB
p2s_parallel_in[3][15] => parallel_reg.DATAB
p2s_parallel_in[3][16] => parallel_reg.DATAB
p2s_parallel_in[3][17] => parallel_reg.DATAB
p2s_parallel_in[3][18] => parallel_reg.DATAB
p2s_parallel_in[3][19] => parallel_reg.DATAB
p2s_parallel_in[3][20] => parallel_reg.DATAB
p2s_parallel_in[3][21] => parallel_reg.DATAB
p2s_parallel_in[3][22] => parallel_reg.DATAB
p2s_parallel_in[3][23] => parallel_reg.DATAB
p2s_parallel_in[3][24] => parallel_reg.DATAB
p2s_parallel_in[3][25] => parallel_reg.DATAB
p2s_parallel_in[3][26] => parallel_reg.DATAB
p2s_parallel_in[3][27] => parallel_reg.DATAB
p2s_parallel_in[3][28] => parallel_reg.DATAB
p2s_parallel_in[3][29] => parallel_reg.DATAB
p2s_parallel_in[3][30] => parallel_reg.DATAB
p2s_parallel_in[3][31] => parallel_reg.DATAB
p2s_parallel_in[2][0] => parallel_reg.DATAB
p2s_parallel_in[2][1] => parallel_reg.DATAB
p2s_parallel_in[2][2] => parallel_reg.DATAB
p2s_parallel_in[2][3] => parallel_reg.DATAB
p2s_parallel_in[2][4] => parallel_reg.DATAB
p2s_parallel_in[2][5] => parallel_reg.DATAB
p2s_parallel_in[2][6] => parallel_reg.DATAB
p2s_parallel_in[2][7] => parallel_reg.DATAB
p2s_parallel_in[2][8] => parallel_reg.DATAB
p2s_parallel_in[2][9] => parallel_reg.DATAB
p2s_parallel_in[2][10] => parallel_reg.DATAB
p2s_parallel_in[2][11] => parallel_reg.DATAB
p2s_parallel_in[2][12] => parallel_reg.DATAB
p2s_parallel_in[2][13] => parallel_reg.DATAB
p2s_parallel_in[2][14] => parallel_reg.DATAB
p2s_parallel_in[2][15] => parallel_reg.DATAB
p2s_parallel_in[2][16] => parallel_reg.DATAB
p2s_parallel_in[2][17] => parallel_reg.DATAB
p2s_parallel_in[2][18] => parallel_reg.DATAB
p2s_parallel_in[2][19] => parallel_reg.DATAB
p2s_parallel_in[2][20] => parallel_reg.DATAB
p2s_parallel_in[2][21] => parallel_reg.DATAB
p2s_parallel_in[2][22] => parallel_reg.DATAB
p2s_parallel_in[2][23] => parallel_reg.DATAB
p2s_parallel_in[2][24] => parallel_reg.DATAB
p2s_parallel_in[2][25] => parallel_reg.DATAB
p2s_parallel_in[2][26] => parallel_reg.DATAB
p2s_parallel_in[2][27] => parallel_reg.DATAB
p2s_parallel_in[2][28] => parallel_reg.DATAB
p2s_parallel_in[2][29] => parallel_reg.DATAB
p2s_parallel_in[2][30] => parallel_reg.DATAB
p2s_parallel_in[2][31] => parallel_reg.DATAB
p2s_parallel_in[1][0] => parallel_reg.DATAB
p2s_parallel_in[1][1] => parallel_reg.DATAB
p2s_parallel_in[1][2] => parallel_reg.DATAB
p2s_parallel_in[1][3] => parallel_reg.DATAB
p2s_parallel_in[1][4] => parallel_reg.DATAB
p2s_parallel_in[1][5] => parallel_reg.DATAB
p2s_parallel_in[1][6] => parallel_reg.DATAB
p2s_parallel_in[1][7] => parallel_reg.DATAB
p2s_parallel_in[1][8] => parallel_reg.DATAB
p2s_parallel_in[1][9] => parallel_reg.DATAB
p2s_parallel_in[1][10] => parallel_reg.DATAB
p2s_parallel_in[1][11] => parallel_reg.DATAB
p2s_parallel_in[1][12] => parallel_reg.DATAB
p2s_parallel_in[1][13] => parallel_reg.DATAB
p2s_parallel_in[1][14] => parallel_reg.DATAB
p2s_parallel_in[1][15] => parallel_reg.DATAB
p2s_parallel_in[1][16] => parallel_reg.DATAB
p2s_parallel_in[1][17] => parallel_reg.DATAB
p2s_parallel_in[1][18] => parallel_reg.DATAB
p2s_parallel_in[1][19] => parallel_reg.DATAB
p2s_parallel_in[1][20] => parallel_reg.DATAB
p2s_parallel_in[1][21] => parallel_reg.DATAB
p2s_parallel_in[1][22] => parallel_reg.DATAB
p2s_parallel_in[1][23] => parallel_reg.DATAB
p2s_parallel_in[1][24] => parallel_reg.DATAB
p2s_parallel_in[1][25] => parallel_reg.DATAB
p2s_parallel_in[1][26] => parallel_reg.DATAB
p2s_parallel_in[1][27] => parallel_reg.DATAB
p2s_parallel_in[1][28] => parallel_reg.DATAB
p2s_parallel_in[1][29] => parallel_reg.DATAB
p2s_parallel_in[1][30] => parallel_reg.DATAB
p2s_parallel_in[1][31] => parallel_reg.DATAB
p2s_parallel_in[0][0] => parallel_reg.DATAB
p2s_parallel_in[0][1] => parallel_reg.DATAB
p2s_parallel_in[0][2] => parallel_reg.DATAB
p2s_parallel_in[0][3] => parallel_reg.DATAB
p2s_parallel_in[0][4] => parallel_reg.DATAB
p2s_parallel_in[0][5] => parallel_reg.DATAB
p2s_parallel_in[0][6] => parallel_reg.DATAB
p2s_parallel_in[0][7] => parallel_reg.DATAB
p2s_parallel_in[0][8] => parallel_reg.DATAB
p2s_parallel_in[0][9] => parallel_reg.DATAB
p2s_parallel_in[0][10] => parallel_reg.DATAB
p2s_parallel_in[0][11] => parallel_reg.DATAB
p2s_parallel_in[0][12] => parallel_reg.DATAB
p2s_parallel_in[0][13] => parallel_reg.DATAB
p2s_parallel_in[0][14] => parallel_reg.DATAB
p2s_parallel_in[0][15] => parallel_reg.DATAB
p2s_parallel_in[0][16] => parallel_reg.DATAB
p2s_parallel_in[0][17] => parallel_reg.DATAB
p2s_parallel_in[0][18] => parallel_reg.DATAB
p2s_parallel_in[0][19] => parallel_reg.DATAB
p2s_parallel_in[0][20] => parallel_reg.DATAB
p2s_parallel_in[0][21] => parallel_reg.DATAB
p2s_parallel_in[0][22] => parallel_reg.DATAB
p2s_parallel_in[0][23] => parallel_reg.DATAB
p2s_parallel_in[0][24] => parallel_reg.DATAB
p2s_parallel_in[0][25] => parallel_reg.DATAB
p2s_parallel_in[0][26] => parallel_reg.DATAB
p2s_parallel_in[0][27] => parallel_reg.DATAB
p2s_parallel_in[0][28] => parallel_reg.DATAB
p2s_parallel_in[0][29] => parallel_reg.DATAB
p2s_parallel_in[0][30] => parallel_reg.DATAB
p2s_parallel_in[0][31] => parallel_reg.DATAB
p2s_ready_out => always1.IN1
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_valid_out <= p2s_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[0] <= p2s_serial_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[1] <= p2s_serial_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[2] <= p2s_serial_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[3] <= p2s_serial_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[4] <= p2s_serial_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[5] <= p2s_serial_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[6] <= p2s_serial_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[7] <= p2s_serial_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[8] <= p2s_serial_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[9] <= p2s_serial_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[10] <= p2s_serial_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[11] <= p2s_serial_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[12] <= p2s_serial_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[13] <= p2s_serial_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[14] <= p2s_serial_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[15] <= p2s_serial_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[16] <= p2s_serial_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[17] <= p2s_serial_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[18] <= p2s_serial_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[19] <= p2s_serial_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[20] <= p2s_serial_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[21] <= p2s_serial_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[22] <= p2s_serial_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[23] <= p2s_serial_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[24] <= p2s_serial_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[25] <= p2s_serial_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[26] <= p2s_serial_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[27] <= p2s_serial_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[28] <= p2s_serial_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[29] <= p2s_serial_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[30] <= p2s_serial_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[31] <= p2s_serial_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce
clk => clk.IN1
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => mult_reduce_valid_out.OUTPUTSELECT
rst => mult_reduce_ready_in.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
mult_reduce_ready_in <= mult_reduce_ready_in.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_valid_in => valid_in_pipe.DATAB
mult_reduce_dataa_in[0] => mult_reduce_dataa_in[0].IN1
mult_reduce_dataa_in[1] => mult_reduce_dataa_in[1].IN1
mult_reduce_dataa_in[2] => mult_reduce_dataa_in[2].IN1
mult_reduce_dataa_in[3] => mult_reduce_dataa_in[3].IN1
mult_reduce_dataa_in[4] => mult_reduce_dataa_in[4].IN1
mult_reduce_dataa_in[5] => mult_reduce_dataa_in[5].IN1
mult_reduce_dataa_in[6] => mult_reduce_dataa_in[6].IN1
mult_reduce_dataa_in[7] => mult_reduce_dataa_in[7].IN1
mult_reduce_dataa_in[8] => mult_reduce_dataa_in[8].IN1
mult_reduce_dataa_in[9] => mult_reduce_dataa_in[9].IN1
mult_reduce_dataa_in[10] => mult_reduce_dataa_in[10].IN1
mult_reduce_dataa_in[11] => mult_reduce_dataa_in[11].IN1
mult_reduce_dataa_in[12] => mult_reduce_dataa_in[12].IN1
mult_reduce_dataa_in[13] => mult_reduce_dataa_in[13].IN1
mult_reduce_dataa_in[14] => mult_reduce_dataa_in[14].IN1
mult_reduce_dataa_in[15] => mult_reduce_dataa_in[15].IN1
mult_reduce_dataa_in[16] => mult_reduce_dataa_in[16].IN1
mult_reduce_dataa_in[17] => mult_reduce_dataa_in[17].IN1
mult_reduce_dataa_in[18] => mult_reduce_dataa_in[18].IN1
mult_reduce_dataa_in[19] => mult_reduce_dataa_in[19].IN1
mult_reduce_dataa_in[20] => mult_reduce_dataa_in[20].IN1
mult_reduce_dataa_in[21] => mult_reduce_dataa_in[21].IN1
mult_reduce_dataa_in[22] => mult_reduce_dataa_in[22].IN1
mult_reduce_dataa_in[23] => mult_reduce_dataa_in[23].IN1
mult_reduce_dataa_in[24] => mult_reduce_dataa_in[24].IN1
mult_reduce_dataa_in[25] => mult_reduce_dataa_in[25].IN1
mult_reduce_dataa_in[26] => mult_reduce_dataa_in[26].IN1
mult_reduce_dataa_in[27] => mult_reduce_dataa_in[27].IN1
mult_reduce_dataa_in[28] => mult_reduce_dataa_in[28].IN1
mult_reduce_dataa_in[29] => mult_reduce_dataa_in[29].IN1
mult_reduce_dataa_in[30] => mult_reduce_dataa_in[30].IN1
mult_reduce_dataa_in[31] => mult_reduce_dataa_in[31].IN1
mult_reduce_datab_in[0] => mult_reduce_datab_in[0].IN1
mult_reduce_datab_in[1] => mult_reduce_datab_in[1].IN1
mult_reduce_datab_in[2] => mult_reduce_datab_in[2].IN1
mult_reduce_datab_in[3] => mult_reduce_datab_in[3].IN1
mult_reduce_datab_in[4] => mult_reduce_datab_in[4].IN1
mult_reduce_datab_in[5] => mult_reduce_datab_in[5].IN1
mult_reduce_datab_in[6] => mult_reduce_datab_in[6].IN1
mult_reduce_datab_in[7] => mult_reduce_datab_in[7].IN1
mult_reduce_datab_in[8] => mult_reduce_datab_in[8].IN1
mult_reduce_datab_in[9] => mult_reduce_datab_in[9].IN1
mult_reduce_datab_in[10] => mult_reduce_datab_in[10].IN1
mult_reduce_datab_in[11] => mult_reduce_datab_in[11].IN1
mult_reduce_datab_in[12] => mult_reduce_datab_in[12].IN1
mult_reduce_datab_in[13] => mult_reduce_datab_in[13].IN1
mult_reduce_datab_in[14] => mult_reduce_datab_in[14].IN1
mult_reduce_datab_in[15] => mult_reduce_datab_in[15].IN1
mult_reduce_datab_in[16] => mult_reduce_datab_in[16].IN1
mult_reduce_datab_in[17] => mult_reduce_datab_in[17].IN1
mult_reduce_datab_in[18] => mult_reduce_datab_in[18].IN1
mult_reduce_datab_in[19] => mult_reduce_datab_in[19].IN1
mult_reduce_datab_in[20] => mult_reduce_datab_in[20].IN1
mult_reduce_datab_in[21] => mult_reduce_datab_in[21].IN1
mult_reduce_datab_in[22] => mult_reduce_datab_in[22].IN1
mult_reduce_datab_in[23] => mult_reduce_datab_in[23].IN1
mult_reduce_datab_in[24] => mult_reduce_datab_in[24].IN1
mult_reduce_datab_in[25] => mult_reduce_datab_in[25].IN1
mult_reduce_datab_in[26] => mult_reduce_datab_in[26].IN1
mult_reduce_datab_in[27] => mult_reduce_datab_in[27].IN1
mult_reduce_datab_in[28] => mult_reduce_datab_in[28].IN1
mult_reduce_datab_in[29] => mult_reduce_datab_in[29].IN1
mult_reduce_datab_in[30] => mult_reduce_datab_in[30].IN1
mult_reduce_datab_in[31] => mult_reduce_datab_in[31].IN1
mult_reduce_ready_out => always1.IN1
mult_reduce_valid_out <= mult_reduce_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[0] <= mult_reduce_result_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[1] <= mult_reduce_result_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[2] <= mult_reduce_result_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[3] <= mult_reduce_result_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[4] <= mult_reduce_result_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[5] <= mult_reduce_result_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[6] <= mult_reduce_result_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[7] <= mult_reduce_result_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[8] <= mult_reduce_result_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[9] <= mult_reduce_result_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[10] <= mult_reduce_result_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[11] <= mult_reduce_result_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[12] <= mult_reduce_result_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[13] <= mult_reduce_result_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[14] <= mult_reduce_result_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[15] <= mult_reduce_result_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[16] <= mult_reduce_result_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[17] <= mult_reduce_result_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[18] <= mult_reduce_result_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[19] <= mult_reduce_result_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[20] <= mult_reduce_result_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[21] <= mult_reduce_result_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[22] <= mult_reduce_result_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[23] <= mult_reduce_result_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[24] <= mult_reduce_result_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[25] <= mult_reduce_result_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[26] <= mult_reduce_result_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[27] <= mult_reduce_result_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[28] <= mult_reduce_result_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[29] <= mult_reduce_result_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[30] <= mult_reduce_result_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[31] <= mult_reduce_result_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[32] <= mult_reduce_result_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[33] <= mult_reduce_result_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[34] <= mult_reduce_result_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[35] <= mult_reduce_result_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[36] <= mult_reduce_result_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[37] <= mult_reduce_result_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[38] <= mult_reduce_result_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[39] <= mult_reduce_result_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[40] <= mult_reduce_result_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[41] <= mult_reduce_result_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[42] <= mult_reduce_result_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[43] <= mult_reduce_result_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[44] <= mult_reduce_result_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[45] <= mult_reduce_result_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[46] <= mult_reduce_result_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[47] <= mult_reduce_result_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[48] <= mult_reduce_result_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[49] <= mult_reduce_result_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[50] <= mult_reduce_result_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[51] <= mult_reduce_result_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[52] <= mult_reduce_result_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[53] <= mult_reduce_result_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[54] <= mult_reduce_result_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[55] <= mult_reduce_result_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[56] <= mult_reduce_result_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[57] <= mult_reduce_result_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[58] <= mult_reduce_result_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[59] <= mult_reduce_result_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[60] <= mult_reduce_result_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[61] <= mult_reduce_result_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[62] <= mult_reduce_result_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[63] <= mult_reduce_result_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
dataa[0] => mult_0ms:auto_generated.dataa[0]
dataa[1] => mult_0ms:auto_generated.dataa[1]
dataa[2] => mult_0ms:auto_generated.dataa[2]
dataa[3] => mult_0ms:auto_generated.dataa[3]
dataa[4] => mult_0ms:auto_generated.dataa[4]
dataa[5] => mult_0ms:auto_generated.dataa[5]
dataa[6] => mult_0ms:auto_generated.dataa[6]
dataa[7] => mult_0ms:auto_generated.dataa[7]
dataa[8] => mult_0ms:auto_generated.dataa[8]
dataa[9] => mult_0ms:auto_generated.dataa[9]
dataa[10] => mult_0ms:auto_generated.dataa[10]
dataa[11] => mult_0ms:auto_generated.dataa[11]
dataa[12] => mult_0ms:auto_generated.dataa[12]
dataa[13] => mult_0ms:auto_generated.dataa[13]
dataa[14] => mult_0ms:auto_generated.dataa[14]
dataa[15] => mult_0ms:auto_generated.dataa[15]
dataa[16] => mult_0ms:auto_generated.dataa[16]
dataa[17] => mult_0ms:auto_generated.dataa[17]
dataa[18] => mult_0ms:auto_generated.dataa[18]
dataa[19] => mult_0ms:auto_generated.dataa[19]
dataa[20] => mult_0ms:auto_generated.dataa[20]
dataa[21] => mult_0ms:auto_generated.dataa[21]
dataa[22] => mult_0ms:auto_generated.dataa[22]
dataa[23] => mult_0ms:auto_generated.dataa[23]
dataa[24] => mult_0ms:auto_generated.dataa[24]
dataa[25] => mult_0ms:auto_generated.dataa[25]
dataa[26] => mult_0ms:auto_generated.dataa[26]
dataa[27] => mult_0ms:auto_generated.dataa[27]
dataa[28] => mult_0ms:auto_generated.dataa[28]
dataa[29] => mult_0ms:auto_generated.dataa[29]
dataa[30] => mult_0ms:auto_generated.dataa[30]
dataa[31] => mult_0ms:auto_generated.dataa[31]
datab[0] => mult_0ms:auto_generated.datab[0]
datab[1] => mult_0ms:auto_generated.datab[1]
datab[2] => mult_0ms:auto_generated.datab[2]
datab[3] => mult_0ms:auto_generated.datab[3]
datab[4] => mult_0ms:auto_generated.datab[4]
datab[5] => mult_0ms:auto_generated.datab[5]
datab[6] => mult_0ms:auto_generated.datab[6]
datab[7] => mult_0ms:auto_generated.datab[7]
datab[8] => mult_0ms:auto_generated.datab[8]
datab[9] => mult_0ms:auto_generated.datab[9]
datab[10] => mult_0ms:auto_generated.datab[10]
datab[11] => mult_0ms:auto_generated.datab[11]
datab[12] => mult_0ms:auto_generated.datab[12]
datab[13] => mult_0ms:auto_generated.datab[13]
datab[14] => mult_0ms:auto_generated.datab[14]
datab[15] => mult_0ms:auto_generated.datab[15]
datab[16] => mult_0ms:auto_generated.datab[16]
datab[17] => mult_0ms:auto_generated.datab[17]
datab[18] => mult_0ms:auto_generated.datab[18]
datab[19] => mult_0ms:auto_generated.datab[19]
datab[20] => mult_0ms:auto_generated.datab[20]
datab[21] => mult_0ms:auto_generated.datab[21]
datab[22] => mult_0ms:auto_generated.datab[22]
datab[23] => mult_0ms:auto_generated.datab[23]
datab[24] => mult_0ms:auto_generated.datab[24]
datab[25] => mult_0ms:auto_generated.datab[25]
datab[26] => mult_0ms:auto_generated.datab[26]
datab[27] => mult_0ms:auto_generated.datab[27]
datab[28] => mult_0ms:auto_generated.datab[28]
datab[29] => mult_0ms:auto_generated.datab[29]
datab[30] => mult_0ms:auto_generated.datab[30]
datab[31] => mult_0ms:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_0ms:auto_generated.clock
clken => mult_0ms:auto_generated.clken
result[0] <= mult_0ms:auto_generated.result[0]
result[1] <= mult_0ms:auto_generated.result[1]
result[2] <= mult_0ms:auto_generated.result[2]
result[3] <= mult_0ms:auto_generated.result[3]
result[4] <= mult_0ms:auto_generated.result[4]
result[5] <= mult_0ms:auto_generated.result[5]
result[6] <= mult_0ms:auto_generated.result[6]
result[7] <= mult_0ms:auto_generated.result[7]
result[8] <= mult_0ms:auto_generated.result[8]
result[9] <= mult_0ms:auto_generated.result[9]
result[10] <= mult_0ms:auto_generated.result[10]
result[11] <= mult_0ms:auto_generated.result[11]
result[12] <= mult_0ms:auto_generated.result[12]
result[13] <= mult_0ms:auto_generated.result[13]
result[14] <= mult_0ms:auto_generated.result[14]
result[15] <= mult_0ms:auto_generated.result[15]
result[16] <= mult_0ms:auto_generated.result[16]
result[17] <= mult_0ms:auto_generated.result[17]
result[18] <= mult_0ms:auto_generated.result[18]
result[19] <= mult_0ms:auto_generated.result[19]
result[20] <= mult_0ms:auto_generated.result[20]
result[21] <= mult_0ms:auto_generated.result[21]
result[22] <= mult_0ms:auto_generated.result[22]
result[23] <= mult_0ms:auto_generated.result[23]
result[24] <= mult_0ms:auto_generated.result[24]
result[25] <= mult_0ms:auto_generated.result[25]
result[26] <= mult_0ms:auto_generated.result[26]
result[27] <= mult_0ms:auto_generated.result[27]
result[28] <= mult_0ms:auto_generated.result[28]
result[29] <= mult_0ms:auto_generated.result[29]
result[30] <= mult_0ms:auto_generated.result[30]
result[31] <= mult_0ms:auto_generated.result[31]
result[32] <= mult_0ms:auto_generated.result[32]
result[33] <= mult_0ms:auto_generated.result[33]
result[34] <= mult_0ms:auto_generated.result[34]
result[35] <= mult_0ms:auto_generated.result[35]
result[36] <= mult_0ms:auto_generated.result[36]
result[37] <= mult_0ms:auto_generated.result[37]
result[38] <= mult_0ms:auto_generated.result[38]
result[39] <= mult_0ms:auto_generated.result[39]
result[40] <= mult_0ms:auto_generated.result[40]
result[41] <= mult_0ms:auto_generated.result[41]
result[42] <= mult_0ms:auto_generated.result[42]
result[43] <= mult_0ms:auto_generated.result[43]
result[44] <= mult_0ms:auto_generated.result[44]
result[45] <= mult_0ms:auto_generated.result[45]
result[46] <= mult_0ms:auto_generated.result[46]
result[47] <= mult_0ms:auto_generated.result[47]
result[48] <= mult_0ms:auto_generated.result[48]
result[49] <= mult_0ms:auto_generated.result[49]
result[50] <= mult_0ms:auto_generated.result[50]
result[51] <= mult_0ms:auto_generated.result[51]
result[52] <= mult_0ms:auto_generated.result[52]
result[53] <= mult_0ms:auto_generated.result[53]
result[54] <= mult_0ms:auto_generated.result[54]
result[55] <= mult_0ms:auto_generated.result[55]
result[56] <= mult_0ms:auto_generated.result[56]
result[57] <= mult_0ms:auto_generated.result[57]
result[58] <= mult_0ms:auto_generated.result[58]
result[59] <= mult_0ms:auto_generated.result[59]
result[60] <= mult_0ms:auto_generated.result[60]
result[61] <= mult_0ms:auto_generated.result[61]
result[62] <= mult_0ms:auto_generated.result[62]
result[63] <= mult_0ms:auto_generated.result[63]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe33.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe35.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe39.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe41.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe48.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe51.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe54.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe57.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe60.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe63.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe66.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe69.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe75.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe78.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe81.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe87.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe90.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe93.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe99.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe102.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe105.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe111.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe114.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe117.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe123.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe126.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe129.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= dffe135.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= dffe138.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= dffe141.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= dffe147.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= dffe150.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= dffe153.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= dffe159.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= dffe162.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= dffe165.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= dffe168.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= dffe171.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= dffe174.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= dffe177.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= dffe180.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d
clk => clk.IN1
rst => rst.IN1
conv1d_ready_in <= p2s:parallel_to_serial.p2s_ready_in
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => conv1d_kernel.OUTPUTSELECT
conv1d_valid_in => p2s_valid_in.DATAB
conv1d_data_in[0] => conv1d_kernel.DATAB
conv1d_data_in[1] => conv1d_kernel.DATAB
conv1d_data_in[2] => conv1d_kernel.DATAB
conv1d_data_in[3] => conv1d_kernel.DATAB
conv1d_data_in[4] => conv1d_kernel.DATAB
conv1d_data_in[5] => conv1d_kernel.DATAB
conv1d_data_in[6] => conv1d_kernel.DATAB
conv1d_data_in[7] => conv1d_kernel.DATAB
conv1d_data_in[8] => conv1d_kernel.DATAB
conv1d_data_in[9] => conv1d_kernel.DATAB
conv1d_data_in[10] => conv1d_kernel.DATAB
conv1d_data_in[11] => conv1d_kernel.DATAB
conv1d_data_in[12] => conv1d_kernel.DATAB
conv1d_data_in[13] => conv1d_kernel.DATAB
conv1d_data_in[14] => conv1d_kernel.DATAB
conv1d_data_in[15] => conv1d_kernel.DATAB
conv1d_data_in[16] => conv1d_kernel.DATAB
conv1d_data_in[17] => conv1d_kernel.DATAB
conv1d_data_in[18] => conv1d_kernel.DATAB
conv1d_data_in[19] => conv1d_kernel.DATAB
conv1d_data_in[20] => conv1d_kernel.DATAB
conv1d_data_in[21] => conv1d_kernel.DATAB
conv1d_data_in[22] => conv1d_kernel.DATAB
conv1d_data_in[23] => conv1d_kernel.DATAB
conv1d_data_in[24] => conv1d_kernel.DATAB
conv1d_data_in[25] => conv1d_kernel.DATAB
conv1d_data_in[26] => conv1d_kernel.DATAB
conv1d_data_in[27] => conv1d_kernel.DATAB
conv1d_data_in[28] => conv1d_kernel.DATAB
conv1d_data_in[29] => conv1d_kernel.DATAB
conv1d_data_in[30] => conv1d_kernel.DATAB
conv1d_data_in[31] => conv1d_kernel.DATAB
conv1d_weights[4][0] => Mux31.IN7
conv1d_weights[4][1] => Mux30.IN7
conv1d_weights[4][2] => Mux29.IN7
conv1d_weights[4][3] => Mux28.IN7
conv1d_weights[4][4] => Mux27.IN7
conv1d_weights[4][5] => Mux26.IN7
conv1d_weights[4][6] => Mux25.IN7
conv1d_weights[4][7] => Mux24.IN7
conv1d_weights[4][8] => Mux23.IN7
conv1d_weights[4][9] => Mux22.IN7
conv1d_weights[4][10] => Mux21.IN7
conv1d_weights[4][11] => Mux20.IN7
conv1d_weights[4][12] => Mux19.IN7
conv1d_weights[4][13] => Mux18.IN7
conv1d_weights[4][14] => Mux17.IN7
conv1d_weights[4][15] => Mux16.IN7
conv1d_weights[4][16] => Mux15.IN7
conv1d_weights[4][17] => Mux14.IN7
conv1d_weights[4][18] => Mux13.IN7
conv1d_weights[4][19] => Mux12.IN7
conv1d_weights[4][20] => Mux11.IN7
conv1d_weights[4][21] => Mux10.IN7
conv1d_weights[4][22] => Mux9.IN7
conv1d_weights[4][23] => Mux8.IN7
conv1d_weights[4][24] => Mux7.IN7
conv1d_weights[4][25] => Mux6.IN7
conv1d_weights[4][26] => Mux5.IN7
conv1d_weights[4][27] => Mux4.IN7
conv1d_weights[4][28] => Mux3.IN7
conv1d_weights[4][29] => Mux2.IN7
conv1d_weights[4][30] => Mux1.IN7
conv1d_weights[4][31] => Mux0.IN7
conv1d_weights[3][0] => Mux31.IN6
conv1d_weights[3][1] => Mux30.IN6
conv1d_weights[3][2] => Mux29.IN6
conv1d_weights[3][3] => Mux28.IN6
conv1d_weights[3][4] => Mux27.IN6
conv1d_weights[3][5] => Mux26.IN6
conv1d_weights[3][6] => Mux25.IN6
conv1d_weights[3][7] => Mux24.IN6
conv1d_weights[3][8] => Mux23.IN6
conv1d_weights[3][9] => Mux22.IN6
conv1d_weights[3][10] => Mux21.IN6
conv1d_weights[3][11] => Mux20.IN6
conv1d_weights[3][12] => Mux19.IN6
conv1d_weights[3][13] => Mux18.IN6
conv1d_weights[3][14] => Mux17.IN6
conv1d_weights[3][15] => Mux16.IN6
conv1d_weights[3][16] => Mux15.IN6
conv1d_weights[3][17] => Mux14.IN6
conv1d_weights[3][18] => Mux13.IN6
conv1d_weights[3][19] => Mux12.IN6
conv1d_weights[3][20] => Mux11.IN6
conv1d_weights[3][21] => Mux10.IN6
conv1d_weights[3][22] => Mux9.IN6
conv1d_weights[3][23] => Mux8.IN6
conv1d_weights[3][24] => Mux7.IN6
conv1d_weights[3][25] => Mux6.IN6
conv1d_weights[3][26] => Mux5.IN6
conv1d_weights[3][27] => Mux4.IN6
conv1d_weights[3][28] => Mux3.IN6
conv1d_weights[3][29] => Mux2.IN6
conv1d_weights[3][30] => Mux1.IN6
conv1d_weights[3][31] => Mux0.IN6
conv1d_weights[2][0] => Mux31.IN5
conv1d_weights[2][1] => Mux30.IN5
conv1d_weights[2][2] => Mux29.IN5
conv1d_weights[2][3] => Mux28.IN5
conv1d_weights[2][4] => Mux27.IN5
conv1d_weights[2][5] => Mux26.IN5
conv1d_weights[2][6] => Mux25.IN5
conv1d_weights[2][7] => Mux24.IN5
conv1d_weights[2][8] => Mux23.IN5
conv1d_weights[2][9] => Mux22.IN5
conv1d_weights[2][10] => Mux21.IN5
conv1d_weights[2][11] => Mux20.IN5
conv1d_weights[2][12] => Mux19.IN5
conv1d_weights[2][13] => Mux18.IN5
conv1d_weights[2][14] => Mux17.IN5
conv1d_weights[2][15] => Mux16.IN5
conv1d_weights[2][16] => Mux15.IN5
conv1d_weights[2][17] => Mux14.IN5
conv1d_weights[2][18] => Mux13.IN5
conv1d_weights[2][19] => Mux12.IN5
conv1d_weights[2][20] => Mux11.IN5
conv1d_weights[2][21] => Mux10.IN5
conv1d_weights[2][22] => Mux9.IN5
conv1d_weights[2][23] => Mux8.IN5
conv1d_weights[2][24] => Mux7.IN5
conv1d_weights[2][25] => Mux6.IN5
conv1d_weights[2][26] => Mux5.IN5
conv1d_weights[2][27] => Mux4.IN5
conv1d_weights[2][28] => Mux3.IN5
conv1d_weights[2][29] => Mux2.IN5
conv1d_weights[2][30] => Mux1.IN5
conv1d_weights[2][31] => Mux0.IN5
conv1d_weights[1][0] => Mux31.IN4
conv1d_weights[1][1] => Mux30.IN4
conv1d_weights[1][2] => Mux29.IN4
conv1d_weights[1][3] => Mux28.IN4
conv1d_weights[1][4] => Mux27.IN4
conv1d_weights[1][5] => Mux26.IN4
conv1d_weights[1][6] => Mux25.IN4
conv1d_weights[1][7] => Mux24.IN4
conv1d_weights[1][8] => Mux23.IN4
conv1d_weights[1][9] => Mux22.IN4
conv1d_weights[1][10] => Mux21.IN4
conv1d_weights[1][11] => Mux20.IN4
conv1d_weights[1][12] => Mux19.IN4
conv1d_weights[1][13] => Mux18.IN4
conv1d_weights[1][14] => Mux17.IN4
conv1d_weights[1][15] => Mux16.IN4
conv1d_weights[1][16] => Mux15.IN4
conv1d_weights[1][17] => Mux14.IN4
conv1d_weights[1][18] => Mux13.IN4
conv1d_weights[1][19] => Mux12.IN4
conv1d_weights[1][20] => Mux11.IN4
conv1d_weights[1][21] => Mux10.IN4
conv1d_weights[1][22] => Mux9.IN4
conv1d_weights[1][23] => Mux8.IN4
conv1d_weights[1][24] => Mux7.IN4
conv1d_weights[1][25] => Mux6.IN4
conv1d_weights[1][26] => Mux5.IN4
conv1d_weights[1][27] => Mux4.IN4
conv1d_weights[1][28] => Mux3.IN4
conv1d_weights[1][29] => Mux2.IN4
conv1d_weights[1][30] => Mux1.IN4
conv1d_weights[1][31] => Mux0.IN4
conv1d_weights[0][0] => Mux31.IN3
conv1d_weights[0][1] => Mux30.IN3
conv1d_weights[0][2] => Mux29.IN3
conv1d_weights[0][3] => Mux28.IN3
conv1d_weights[0][4] => Mux27.IN3
conv1d_weights[0][5] => Mux26.IN3
conv1d_weights[0][6] => Mux25.IN3
conv1d_weights[0][7] => Mux24.IN3
conv1d_weights[0][8] => Mux23.IN3
conv1d_weights[0][9] => Mux22.IN3
conv1d_weights[0][10] => Mux21.IN3
conv1d_weights[0][11] => Mux20.IN3
conv1d_weights[0][12] => Mux19.IN3
conv1d_weights[0][13] => Mux18.IN3
conv1d_weights[0][14] => Mux17.IN3
conv1d_weights[0][15] => Mux16.IN3
conv1d_weights[0][16] => Mux15.IN3
conv1d_weights[0][17] => Mux14.IN3
conv1d_weights[0][18] => Mux13.IN3
conv1d_weights[0][19] => Mux12.IN3
conv1d_weights[0][20] => Mux11.IN3
conv1d_weights[0][21] => Mux10.IN3
conv1d_weights[0][22] => Mux9.IN3
conv1d_weights[0][23] => Mux8.IN3
conv1d_weights[0][24] => Mux7.IN3
conv1d_weights[0][25] => Mux6.IN3
conv1d_weights[0][26] => Mux5.IN3
conv1d_weights[0][27] => Mux4.IN3
conv1d_weights[0][28] => Mux3.IN3
conv1d_weights[0][29] => Mux2.IN3
conv1d_weights[0][30] => Mux1.IN3
conv1d_weights[0][31] => Mux0.IN3
conv1d_bias[0] => Add1.IN32
conv1d_bias[1] => Add1.IN31
conv1d_bias[2] => Add1.IN30
conv1d_bias[3] => Add1.IN29
conv1d_bias[4] => Add1.IN28
conv1d_bias[5] => Add1.IN27
conv1d_bias[6] => Add1.IN26
conv1d_bias[7] => Add1.IN25
conv1d_bias[8] => Add1.IN24
conv1d_bias[9] => Add1.IN23
conv1d_bias[10] => Add1.IN22
conv1d_bias[11] => Add1.IN21
conv1d_bias[12] => Add1.IN20
conv1d_bias[13] => Add1.IN19
conv1d_bias[14] => Add1.IN18
conv1d_bias[15] => Add1.IN17
conv1d_bias[16] => Add1.IN16
conv1d_bias[17] => Add1.IN15
conv1d_bias[18] => Add1.IN14
conv1d_bias[19] => Add1.IN13
conv1d_bias[20] => Add1.IN12
conv1d_bias[21] => Add1.IN11
conv1d_bias[22] => Add1.IN10
conv1d_bias[23] => Add1.IN9
conv1d_bias[24] => Add1.IN8
conv1d_bias[25] => Add1.IN7
conv1d_bias[26] => Add1.IN6
conv1d_bias[27] => Add1.IN5
conv1d_bias[28] => Add1.IN4
conv1d_bias[29] => Add1.IN3
conv1d_bias[30] => Add1.IN2
conv1d_bias[31] => Add1.IN1
conv1d_ready_out => mult_reduce_ready_out.IN1
conv1d_valid_out <= conv1d_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[0] <= conv1d_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[1] <= conv1d_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[2] <= conv1d_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[3] <= conv1d_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[4] <= conv1d_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[5] <= conv1d_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[6] <= conv1d_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[7] <= conv1d_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[8] <= conv1d_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[9] <= conv1d_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[10] <= conv1d_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[11] <= conv1d_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[12] <= conv1d_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[13] <= conv1d_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[14] <= conv1d_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[15] <= conv1d_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[16] <= conv1d_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[17] <= conv1d_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[18] <= conv1d_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[19] <= conv1d_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[20] <= conv1d_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[21] <= conv1d_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[22] <= conv1d_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[23] <= conv1d_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[24] <= conv1d_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[25] <= conv1d_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[26] <= conv1d_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[27] <= conv1d_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[28] <= conv1d_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[29] <= conv1d_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[30] <= conv1d_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv1d_data_out[31] <= conv1d_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial
clk => parallel_reg[4][0].CLK
clk => parallel_reg[4][1].CLK
clk => parallel_reg[4][2].CLK
clk => parallel_reg[4][3].CLK
clk => parallel_reg[4][4].CLK
clk => parallel_reg[4][5].CLK
clk => parallel_reg[4][6].CLK
clk => parallel_reg[4][7].CLK
clk => parallel_reg[4][8].CLK
clk => parallel_reg[4][9].CLK
clk => parallel_reg[4][10].CLK
clk => parallel_reg[4][11].CLK
clk => parallel_reg[4][12].CLK
clk => parallel_reg[4][13].CLK
clk => parallel_reg[4][14].CLK
clk => parallel_reg[4][15].CLK
clk => parallel_reg[4][16].CLK
clk => parallel_reg[4][17].CLK
clk => parallel_reg[4][18].CLK
clk => parallel_reg[4][19].CLK
clk => parallel_reg[4][20].CLK
clk => parallel_reg[4][21].CLK
clk => parallel_reg[4][22].CLK
clk => parallel_reg[4][23].CLK
clk => parallel_reg[4][24].CLK
clk => parallel_reg[4][25].CLK
clk => parallel_reg[4][26].CLK
clk => parallel_reg[4][27].CLK
clk => parallel_reg[4][28].CLK
clk => parallel_reg[4][29].CLK
clk => parallel_reg[4][30].CLK
clk => parallel_reg[4][31].CLK
clk => parallel_reg[3][0].CLK
clk => parallel_reg[3][1].CLK
clk => parallel_reg[3][2].CLK
clk => parallel_reg[3][3].CLK
clk => parallel_reg[3][4].CLK
clk => parallel_reg[3][5].CLK
clk => parallel_reg[3][6].CLK
clk => parallel_reg[3][7].CLK
clk => parallel_reg[3][8].CLK
clk => parallel_reg[3][9].CLK
clk => parallel_reg[3][10].CLK
clk => parallel_reg[3][11].CLK
clk => parallel_reg[3][12].CLK
clk => parallel_reg[3][13].CLK
clk => parallel_reg[3][14].CLK
clk => parallel_reg[3][15].CLK
clk => parallel_reg[3][16].CLK
clk => parallel_reg[3][17].CLK
clk => parallel_reg[3][18].CLK
clk => parallel_reg[3][19].CLK
clk => parallel_reg[3][20].CLK
clk => parallel_reg[3][21].CLK
clk => parallel_reg[3][22].CLK
clk => parallel_reg[3][23].CLK
clk => parallel_reg[3][24].CLK
clk => parallel_reg[3][25].CLK
clk => parallel_reg[3][26].CLK
clk => parallel_reg[3][27].CLK
clk => parallel_reg[3][28].CLK
clk => parallel_reg[3][29].CLK
clk => parallel_reg[3][30].CLK
clk => parallel_reg[3][31].CLK
clk => parallel_reg[2][0].CLK
clk => parallel_reg[2][1].CLK
clk => parallel_reg[2][2].CLK
clk => parallel_reg[2][3].CLK
clk => parallel_reg[2][4].CLK
clk => parallel_reg[2][5].CLK
clk => parallel_reg[2][6].CLK
clk => parallel_reg[2][7].CLK
clk => parallel_reg[2][8].CLK
clk => parallel_reg[2][9].CLK
clk => parallel_reg[2][10].CLK
clk => parallel_reg[2][11].CLK
clk => parallel_reg[2][12].CLK
clk => parallel_reg[2][13].CLK
clk => parallel_reg[2][14].CLK
clk => parallel_reg[2][15].CLK
clk => parallel_reg[2][16].CLK
clk => parallel_reg[2][17].CLK
clk => parallel_reg[2][18].CLK
clk => parallel_reg[2][19].CLK
clk => parallel_reg[2][20].CLK
clk => parallel_reg[2][21].CLK
clk => parallel_reg[2][22].CLK
clk => parallel_reg[2][23].CLK
clk => parallel_reg[2][24].CLK
clk => parallel_reg[2][25].CLK
clk => parallel_reg[2][26].CLK
clk => parallel_reg[2][27].CLK
clk => parallel_reg[2][28].CLK
clk => parallel_reg[2][29].CLK
clk => parallel_reg[2][30].CLK
clk => parallel_reg[2][31].CLK
clk => parallel_reg[1][0].CLK
clk => parallel_reg[1][1].CLK
clk => parallel_reg[1][2].CLK
clk => parallel_reg[1][3].CLK
clk => parallel_reg[1][4].CLK
clk => parallel_reg[1][5].CLK
clk => parallel_reg[1][6].CLK
clk => parallel_reg[1][7].CLK
clk => parallel_reg[1][8].CLK
clk => parallel_reg[1][9].CLK
clk => parallel_reg[1][10].CLK
clk => parallel_reg[1][11].CLK
clk => parallel_reg[1][12].CLK
clk => parallel_reg[1][13].CLK
clk => parallel_reg[1][14].CLK
clk => parallel_reg[1][15].CLK
clk => parallel_reg[1][16].CLK
clk => parallel_reg[1][17].CLK
clk => parallel_reg[1][18].CLK
clk => parallel_reg[1][19].CLK
clk => parallel_reg[1][20].CLK
clk => parallel_reg[1][21].CLK
clk => parallel_reg[1][22].CLK
clk => parallel_reg[1][23].CLK
clk => parallel_reg[1][24].CLK
clk => parallel_reg[1][25].CLK
clk => parallel_reg[1][26].CLK
clk => parallel_reg[1][27].CLK
clk => parallel_reg[1][28].CLK
clk => parallel_reg[1][29].CLK
clk => parallel_reg[1][30].CLK
clk => parallel_reg[1][31].CLK
clk => parallel_reg[0][0].CLK
clk => parallel_reg[0][1].CLK
clk => parallel_reg[0][2].CLK
clk => parallel_reg[0][3].CLK
clk => parallel_reg[0][4].CLK
clk => parallel_reg[0][5].CLK
clk => parallel_reg[0][6].CLK
clk => parallel_reg[0][7].CLK
clk => parallel_reg[0][8].CLK
clk => parallel_reg[0][9].CLK
clk => parallel_reg[0][10].CLK
clk => parallel_reg[0][11].CLK
clk => parallel_reg[0][12].CLK
clk => parallel_reg[0][13].CLK
clk => parallel_reg[0][14].CLK
clk => parallel_reg[0][15].CLK
clk => parallel_reg[0][16].CLK
clk => parallel_reg[0][17].CLK
clk => parallel_reg[0][18].CLK
clk => parallel_reg[0][19].CLK
clk => parallel_reg[0][20].CLK
clk => parallel_reg[0][21].CLK
clk => parallel_reg[0][22].CLK
clk => parallel_reg[0][23].CLK
clk => parallel_reg[0][24].CLK
clk => parallel_reg[0][25].CLK
clk => parallel_reg[0][26].CLK
clk => parallel_reg[0][27].CLK
clk => parallel_reg[0][28].CLK
clk => parallel_reg[0][29].CLK
clk => parallel_reg[0][30].CLK
clk => parallel_reg[0][31].CLK
clk => p2s_valid_out~reg0.CLK
clk => p2s_serial_out[0]~reg0.CLK
clk => p2s_serial_out[1]~reg0.CLK
clk => p2s_serial_out[2]~reg0.CLK
clk => p2s_serial_out[3]~reg0.CLK
clk => p2s_serial_out[4]~reg0.CLK
clk => p2s_serial_out[5]~reg0.CLK
clk => p2s_serial_out[6]~reg0.CLK
clk => p2s_serial_out[7]~reg0.CLK
clk => p2s_serial_out[8]~reg0.CLK
clk => p2s_serial_out[9]~reg0.CLK
clk => p2s_serial_out[10]~reg0.CLK
clk => p2s_serial_out[11]~reg0.CLK
clk => p2s_serial_out[12]~reg0.CLK
clk => p2s_serial_out[13]~reg0.CLK
clk => p2s_serial_out[14]~reg0.CLK
clk => p2s_serial_out[15]~reg0.CLK
clk => p2s_serial_out[16]~reg0.CLK
clk => p2s_serial_out[17]~reg0.CLK
clk => p2s_serial_out[18]~reg0.CLK
clk => p2s_serial_out[19]~reg0.CLK
clk => p2s_serial_out[20]~reg0.CLK
clk => p2s_serial_out[21]~reg0.CLK
clk => p2s_serial_out[22]~reg0.CLK
clk => p2s_serial_out[23]~reg0.CLK
clk => p2s_serial_out[24]~reg0.CLK
clk => p2s_serial_out[25]~reg0.CLK
clk => p2s_serial_out[26]~reg0.CLK
clk => p2s_serial_out[27]~reg0.CLK
clk => p2s_serial_out[28]~reg0.CLK
clk => p2s_serial_out[29]~reg0.CLK
clk => p2s_serial_out[30]~reg0.CLK
clk => p2s_serial_out[31]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_valid_out.OUTPUTSELECT
rst => parallel_reg[4][21].ENA
rst => parallel_reg[4][20].ENA
rst => parallel_reg[4][19].ENA
rst => parallel_reg[4][18].ENA
rst => parallel_reg[4][17].ENA
rst => parallel_reg[4][16].ENA
rst => parallel_reg[4][15].ENA
rst => parallel_reg[4][14].ENA
rst => parallel_reg[4][13].ENA
rst => parallel_reg[4][12].ENA
rst => parallel_reg[4][11].ENA
rst => parallel_reg[4][10].ENA
rst => parallel_reg[4][9].ENA
rst => parallel_reg[4][8].ENA
rst => parallel_reg[4][7].ENA
rst => parallel_reg[4][6].ENA
rst => parallel_reg[4][5].ENA
rst => parallel_reg[4][4].ENA
rst => parallel_reg[4][3].ENA
rst => parallel_reg[4][2].ENA
rst => parallel_reg[4][1].ENA
rst => parallel_reg[4][0].ENA
rst => parallel_reg[4][22].ENA
rst => parallel_reg[4][23].ENA
rst => parallel_reg[4][24].ENA
rst => parallel_reg[4][25].ENA
rst => parallel_reg[4][26].ENA
rst => parallel_reg[4][27].ENA
rst => parallel_reg[4][28].ENA
rst => parallel_reg[4][29].ENA
rst => parallel_reg[4][30].ENA
rst => parallel_reg[4][31].ENA
rst => parallel_reg[3][0].ENA
rst => parallel_reg[3][1].ENA
rst => parallel_reg[3][2].ENA
rst => parallel_reg[3][3].ENA
rst => parallel_reg[3][4].ENA
rst => parallel_reg[3][5].ENA
rst => parallel_reg[3][6].ENA
rst => parallel_reg[3][7].ENA
rst => parallel_reg[3][8].ENA
rst => parallel_reg[3][9].ENA
rst => parallel_reg[3][10].ENA
rst => parallel_reg[3][11].ENA
rst => parallel_reg[3][12].ENA
rst => parallel_reg[3][13].ENA
rst => parallel_reg[3][14].ENA
rst => parallel_reg[3][15].ENA
rst => parallel_reg[3][16].ENA
rst => parallel_reg[3][17].ENA
rst => parallel_reg[3][18].ENA
rst => parallel_reg[3][19].ENA
rst => parallel_reg[3][20].ENA
rst => parallel_reg[3][21].ENA
rst => parallel_reg[3][22].ENA
rst => parallel_reg[3][23].ENA
rst => parallel_reg[3][24].ENA
rst => parallel_reg[3][25].ENA
rst => parallel_reg[3][26].ENA
rst => parallel_reg[3][27].ENA
rst => parallel_reg[3][28].ENA
rst => parallel_reg[3][29].ENA
rst => parallel_reg[3][30].ENA
rst => parallel_reg[3][31].ENA
rst => parallel_reg[2][0].ENA
rst => parallel_reg[2][1].ENA
rst => parallel_reg[2][2].ENA
rst => parallel_reg[2][3].ENA
rst => parallel_reg[2][4].ENA
rst => parallel_reg[2][5].ENA
rst => parallel_reg[2][6].ENA
rst => parallel_reg[2][7].ENA
rst => parallel_reg[2][8].ENA
rst => parallel_reg[2][9].ENA
rst => parallel_reg[2][10].ENA
rst => parallel_reg[2][11].ENA
rst => parallel_reg[2][12].ENA
rst => parallel_reg[2][13].ENA
rst => parallel_reg[2][14].ENA
rst => parallel_reg[2][15].ENA
rst => parallel_reg[2][16].ENA
rst => parallel_reg[2][17].ENA
rst => parallel_reg[2][18].ENA
rst => parallel_reg[2][19].ENA
rst => parallel_reg[2][20].ENA
rst => parallel_reg[2][21].ENA
rst => parallel_reg[2][22].ENA
rst => parallel_reg[2][23].ENA
rst => parallel_reg[2][24].ENA
rst => parallel_reg[2][25].ENA
rst => parallel_reg[2][26].ENA
rst => parallel_reg[2][27].ENA
rst => parallel_reg[2][28].ENA
rst => parallel_reg[2][29].ENA
rst => parallel_reg[2][30].ENA
rst => parallel_reg[2][31].ENA
rst => parallel_reg[1][0].ENA
rst => parallel_reg[1][1].ENA
rst => parallel_reg[1][2].ENA
rst => parallel_reg[1][3].ENA
rst => parallel_reg[1][4].ENA
rst => parallel_reg[1][5].ENA
rst => parallel_reg[1][6].ENA
rst => parallel_reg[1][7].ENA
rst => parallel_reg[1][8].ENA
rst => parallel_reg[1][9].ENA
rst => parallel_reg[1][10].ENA
rst => parallel_reg[1][11].ENA
rst => parallel_reg[1][12].ENA
rst => parallel_reg[1][13].ENA
rst => parallel_reg[1][14].ENA
rst => parallel_reg[1][15].ENA
rst => parallel_reg[1][16].ENA
rst => parallel_reg[1][17].ENA
rst => parallel_reg[1][18].ENA
rst => parallel_reg[1][19].ENA
rst => parallel_reg[1][20].ENA
rst => parallel_reg[1][21].ENA
rst => parallel_reg[1][22].ENA
rst => parallel_reg[1][23].ENA
rst => parallel_reg[1][24].ENA
rst => parallel_reg[1][25].ENA
rst => parallel_reg[1][26].ENA
rst => parallel_reg[1][27].ENA
rst => parallel_reg[1][28].ENA
rst => parallel_reg[1][29].ENA
rst => parallel_reg[1][30].ENA
rst => parallel_reg[1][31].ENA
rst => parallel_reg[0][0].ENA
rst => parallel_reg[0][1].ENA
rst => parallel_reg[0][2].ENA
rst => parallel_reg[0][3].ENA
rst => parallel_reg[0][4].ENA
rst => parallel_reg[0][5].ENA
rst => parallel_reg[0][6].ENA
rst => parallel_reg[0][7].ENA
rst => parallel_reg[0][8].ENA
rst => parallel_reg[0][9].ENA
rst => parallel_reg[0][10].ENA
rst => parallel_reg[0][11].ENA
rst => parallel_reg[0][12].ENA
rst => parallel_reg[0][13].ENA
rst => parallel_reg[0][14].ENA
rst => parallel_reg[0][15].ENA
rst => parallel_reg[0][16].ENA
rst => parallel_reg[0][17].ENA
rst => parallel_reg[0][18].ENA
rst => parallel_reg[0][19].ENA
rst => parallel_reg[0][20].ENA
rst => parallel_reg[0][21].ENA
rst => parallel_reg[0][22].ENA
rst => parallel_reg[0][23].ENA
rst => parallel_reg[0][24].ENA
rst => parallel_reg[0][25].ENA
rst => parallel_reg[0][26].ENA
rst => parallel_reg[0][27].ENA
rst => parallel_reg[0][28].ENA
rst => parallel_reg[0][29].ENA
rst => parallel_reg[0][30].ENA
rst => parallel_reg[0][31].ENA
p2s_ready_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_parallel_in[4][0] => parallel_reg.DATAB
p2s_parallel_in[4][1] => parallel_reg.DATAB
p2s_parallel_in[4][2] => parallel_reg.DATAB
p2s_parallel_in[4][3] => parallel_reg.DATAB
p2s_parallel_in[4][4] => parallel_reg.DATAB
p2s_parallel_in[4][5] => parallel_reg.DATAB
p2s_parallel_in[4][6] => parallel_reg.DATAB
p2s_parallel_in[4][7] => parallel_reg.DATAB
p2s_parallel_in[4][8] => parallel_reg.DATAB
p2s_parallel_in[4][9] => parallel_reg.DATAB
p2s_parallel_in[4][10] => parallel_reg.DATAB
p2s_parallel_in[4][11] => parallel_reg.DATAB
p2s_parallel_in[4][12] => parallel_reg.DATAB
p2s_parallel_in[4][13] => parallel_reg.DATAB
p2s_parallel_in[4][14] => parallel_reg.DATAB
p2s_parallel_in[4][15] => parallel_reg.DATAB
p2s_parallel_in[4][16] => parallel_reg.DATAB
p2s_parallel_in[4][17] => parallel_reg.DATAB
p2s_parallel_in[4][18] => parallel_reg.DATAB
p2s_parallel_in[4][19] => parallel_reg.DATAB
p2s_parallel_in[4][20] => parallel_reg.DATAB
p2s_parallel_in[4][21] => parallel_reg.DATAB
p2s_parallel_in[4][22] => parallel_reg.DATAB
p2s_parallel_in[4][23] => parallel_reg.DATAB
p2s_parallel_in[4][24] => parallel_reg.DATAB
p2s_parallel_in[4][25] => parallel_reg.DATAB
p2s_parallel_in[4][26] => parallel_reg.DATAB
p2s_parallel_in[4][27] => parallel_reg.DATAB
p2s_parallel_in[4][28] => parallel_reg.DATAB
p2s_parallel_in[4][29] => parallel_reg.DATAB
p2s_parallel_in[4][30] => parallel_reg.DATAB
p2s_parallel_in[4][31] => parallel_reg.DATAB
p2s_parallel_in[3][0] => parallel_reg.DATAB
p2s_parallel_in[3][1] => parallel_reg.DATAB
p2s_parallel_in[3][2] => parallel_reg.DATAB
p2s_parallel_in[3][3] => parallel_reg.DATAB
p2s_parallel_in[3][4] => parallel_reg.DATAB
p2s_parallel_in[3][5] => parallel_reg.DATAB
p2s_parallel_in[3][6] => parallel_reg.DATAB
p2s_parallel_in[3][7] => parallel_reg.DATAB
p2s_parallel_in[3][8] => parallel_reg.DATAB
p2s_parallel_in[3][9] => parallel_reg.DATAB
p2s_parallel_in[3][10] => parallel_reg.DATAB
p2s_parallel_in[3][11] => parallel_reg.DATAB
p2s_parallel_in[3][12] => parallel_reg.DATAB
p2s_parallel_in[3][13] => parallel_reg.DATAB
p2s_parallel_in[3][14] => parallel_reg.DATAB
p2s_parallel_in[3][15] => parallel_reg.DATAB
p2s_parallel_in[3][16] => parallel_reg.DATAB
p2s_parallel_in[3][17] => parallel_reg.DATAB
p2s_parallel_in[3][18] => parallel_reg.DATAB
p2s_parallel_in[3][19] => parallel_reg.DATAB
p2s_parallel_in[3][20] => parallel_reg.DATAB
p2s_parallel_in[3][21] => parallel_reg.DATAB
p2s_parallel_in[3][22] => parallel_reg.DATAB
p2s_parallel_in[3][23] => parallel_reg.DATAB
p2s_parallel_in[3][24] => parallel_reg.DATAB
p2s_parallel_in[3][25] => parallel_reg.DATAB
p2s_parallel_in[3][26] => parallel_reg.DATAB
p2s_parallel_in[3][27] => parallel_reg.DATAB
p2s_parallel_in[3][28] => parallel_reg.DATAB
p2s_parallel_in[3][29] => parallel_reg.DATAB
p2s_parallel_in[3][30] => parallel_reg.DATAB
p2s_parallel_in[3][31] => parallel_reg.DATAB
p2s_parallel_in[2][0] => parallel_reg.DATAB
p2s_parallel_in[2][1] => parallel_reg.DATAB
p2s_parallel_in[2][2] => parallel_reg.DATAB
p2s_parallel_in[2][3] => parallel_reg.DATAB
p2s_parallel_in[2][4] => parallel_reg.DATAB
p2s_parallel_in[2][5] => parallel_reg.DATAB
p2s_parallel_in[2][6] => parallel_reg.DATAB
p2s_parallel_in[2][7] => parallel_reg.DATAB
p2s_parallel_in[2][8] => parallel_reg.DATAB
p2s_parallel_in[2][9] => parallel_reg.DATAB
p2s_parallel_in[2][10] => parallel_reg.DATAB
p2s_parallel_in[2][11] => parallel_reg.DATAB
p2s_parallel_in[2][12] => parallel_reg.DATAB
p2s_parallel_in[2][13] => parallel_reg.DATAB
p2s_parallel_in[2][14] => parallel_reg.DATAB
p2s_parallel_in[2][15] => parallel_reg.DATAB
p2s_parallel_in[2][16] => parallel_reg.DATAB
p2s_parallel_in[2][17] => parallel_reg.DATAB
p2s_parallel_in[2][18] => parallel_reg.DATAB
p2s_parallel_in[2][19] => parallel_reg.DATAB
p2s_parallel_in[2][20] => parallel_reg.DATAB
p2s_parallel_in[2][21] => parallel_reg.DATAB
p2s_parallel_in[2][22] => parallel_reg.DATAB
p2s_parallel_in[2][23] => parallel_reg.DATAB
p2s_parallel_in[2][24] => parallel_reg.DATAB
p2s_parallel_in[2][25] => parallel_reg.DATAB
p2s_parallel_in[2][26] => parallel_reg.DATAB
p2s_parallel_in[2][27] => parallel_reg.DATAB
p2s_parallel_in[2][28] => parallel_reg.DATAB
p2s_parallel_in[2][29] => parallel_reg.DATAB
p2s_parallel_in[2][30] => parallel_reg.DATAB
p2s_parallel_in[2][31] => parallel_reg.DATAB
p2s_parallel_in[1][0] => parallel_reg.DATAB
p2s_parallel_in[1][1] => parallel_reg.DATAB
p2s_parallel_in[1][2] => parallel_reg.DATAB
p2s_parallel_in[1][3] => parallel_reg.DATAB
p2s_parallel_in[1][4] => parallel_reg.DATAB
p2s_parallel_in[1][5] => parallel_reg.DATAB
p2s_parallel_in[1][6] => parallel_reg.DATAB
p2s_parallel_in[1][7] => parallel_reg.DATAB
p2s_parallel_in[1][8] => parallel_reg.DATAB
p2s_parallel_in[1][9] => parallel_reg.DATAB
p2s_parallel_in[1][10] => parallel_reg.DATAB
p2s_parallel_in[1][11] => parallel_reg.DATAB
p2s_parallel_in[1][12] => parallel_reg.DATAB
p2s_parallel_in[1][13] => parallel_reg.DATAB
p2s_parallel_in[1][14] => parallel_reg.DATAB
p2s_parallel_in[1][15] => parallel_reg.DATAB
p2s_parallel_in[1][16] => parallel_reg.DATAB
p2s_parallel_in[1][17] => parallel_reg.DATAB
p2s_parallel_in[1][18] => parallel_reg.DATAB
p2s_parallel_in[1][19] => parallel_reg.DATAB
p2s_parallel_in[1][20] => parallel_reg.DATAB
p2s_parallel_in[1][21] => parallel_reg.DATAB
p2s_parallel_in[1][22] => parallel_reg.DATAB
p2s_parallel_in[1][23] => parallel_reg.DATAB
p2s_parallel_in[1][24] => parallel_reg.DATAB
p2s_parallel_in[1][25] => parallel_reg.DATAB
p2s_parallel_in[1][26] => parallel_reg.DATAB
p2s_parallel_in[1][27] => parallel_reg.DATAB
p2s_parallel_in[1][28] => parallel_reg.DATAB
p2s_parallel_in[1][29] => parallel_reg.DATAB
p2s_parallel_in[1][30] => parallel_reg.DATAB
p2s_parallel_in[1][31] => parallel_reg.DATAB
p2s_parallel_in[0][0] => parallel_reg.DATAB
p2s_parallel_in[0][1] => parallel_reg.DATAB
p2s_parallel_in[0][2] => parallel_reg.DATAB
p2s_parallel_in[0][3] => parallel_reg.DATAB
p2s_parallel_in[0][4] => parallel_reg.DATAB
p2s_parallel_in[0][5] => parallel_reg.DATAB
p2s_parallel_in[0][6] => parallel_reg.DATAB
p2s_parallel_in[0][7] => parallel_reg.DATAB
p2s_parallel_in[0][8] => parallel_reg.DATAB
p2s_parallel_in[0][9] => parallel_reg.DATAB
p2s_parallel_in[0][10] => parallel_reg.DATAB
p2s_parallel_in[0][11] => parallel_reg.DATAB
p2s_parallel_in[0][12] => parallel_reg.DATAB
p2s_parallel_in[0][13] => parallel_reg.DATAB
p2s_parallel_in[0][14] => parallel_reg.DATAB
p2s_parallel_in[0][15] => parallel_reg.DATAB
p2s_parallel_in[0][16] => parallel_reg.DATAB
p2s_parallel_in[0][17] => parallel_reg.DATAB
p2s_parallel_in[0][18] => parallel_reg.DATAB
p2s_parallel_in[0][19] => parallel_reg.DATAB
p2s_parallel_in[0][20] => parallel_reg.DATAB
p2s_parallel_in[0][21] => parallel_reg.DATAB
p2s_parallel_in[0][22] => parallel_reg.DATAB
p2s_parallel_in[0][23] => parallel_reg.DATAB
p2s_parallel_in[0][24] => parallel_reg.DATAB
p2s_parallel_in[0][25] => parallel_reg.DATAB
p2s_parallel_in[0][26] => parallel_reg.DATAB
p2s_parallel_in[0][27] => parallel_reg.DATAB
p2s_parallel_in[0][28] => parallel_reg.DATAB
p2s_parallel_in[0][29] => parallel_reg.DATAB
p2s_parallel_in[0][30] => parallel_reg.DATAB
p2s_parallel_in[0][31] => parallel_reg.DATAB
p2s_ready_out => always1.IN1
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_valid_out <= p2s_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[0] <= p2s_serial_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[1] <= p2s_serial_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[2] <= p2s_serial_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[3] <= p2s_serial_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[4] <= p2s_serial_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[5] <= p2s_serial_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[6] <= p2s_serial_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[7] <= p2s_serial_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[8] <= p2s_serial_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[9] <= p2s_serial_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[10] <= p2s_serial_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[11] <= p2s_serial_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[12] <= p2s_serial_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[13] <= p2s_serial_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[14] <= p2s_serial_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[15] <= p2s_serial_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[16] <= p2s_serial_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[17] <= p2s_serial_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[18] <= p2s_serial_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[19] <= p2s_serial_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[20] <= p2s_serial_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[21] <= p2s_serial_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[22] <= p2s_serial_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[23] <= p2s_serial_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[24] <= p2s_serial_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[25] <= p2s_serial_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[26] <= p2s_serial_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[27] <= p2s_serial_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[28] <= p2s_serial_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[29] <= p2s_serial_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[30] <= p2s_serial_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[31] <= p2s_serial_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce
clk => clk.IN1
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => mult_reduce_valid_out.OUTPUTSELECT
rst => mult_reduce_ready_in.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
mult_reduce_ready_in <= mult_reduce_ready_in.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_valid_in => valid_in_pipe.DATAB
mult_reduce_dataa_in[0] => mult_reduce_dataa_in[0].IN1
mult_reduce_dataa_in[1] => mult_reduce_dataa_in[1].IN1
mult_reduce_dataa_in[2] => mult_reduce_dataa_in[2].IN1
mult_reduce_dataa_in[3] => mult_reduce_dataa_in[3].IN1
mult_reduce_dataa_in[4] => mult_reduce_dataa_in[4].IN1
mult_reduce_dataa_in[5] => mult_reduce_dataa_in[5].IN1
mult_reduce_dataa_in[6] => mult_reduce_dataa_in[6].IN1
mult_reduce_dataa_in[7] => mult_reduce_dataa_in[7].IN1
mult_reduce_dataa_in[8] => mult_reduce_dataa_in[8].IN1
mult_reduce_dataa_in[9] => mult_reduce_dataa_in[9].IN1
mult_reduce_dataa_in[10] => mult_reduce_dataa_in[10].IN1
mult_reduce_dataa_in[11] => mult_reduce_dataa_in[11].IN1
mult_reduce_dataa_in[12] => mult_reduce_dataa_in[12].IN1
mult_reduce_dataa_in[13] => mult_reduce_dataa_in[13].IN1
mult_reduce_dataa_in[14] => mult_reduce_dataa_in[14].IN1
mult_reduce_dataa_in[15] => mult_reduce_dataa_in[15].IN1
mult_reduce_dataa_in[16] => mult_reduce_dataa_in[16].IN1
mult_reduce_dataa_in[17] => mult_reduce_dataa_in[17].IN1
mult_reduce_dataa_in[18] => mult_reduce_dataa_in[18].IN1
mult_reduce_dataa_in[19] => mult_reduce_dataa_in[19].IN1
mult_reduce_dataa_in[20] => mult_reduce_dataa_in[20].IN1
mult_reduce_dataa_in[21] => mult_reduce_dataa_in[21].IN1
mult_reduce_dataa_in[22] => mult_reduce_dataa_in[22].IN1
mult_reduce_dataa_in[23] => mult_reduce_dataa_in[23].IN1
mult_reduce_dataa_in[24] => mult_reduce_dataa_in[24].IN1
mult_reduce_dataa_in[25] => mult_reduce_dataa_in[25].IN1
mult_reduce_dataa_in[26] => mult_reduce_dataa_in[26].IN1
mult_reduce_dataa_in[27] => mult_reduce_dataa_in[27].IN1
mult_reduce_dataa_in[28] => mult_reduce_dataa_in[28].IN1
mult_reduce_dataa_in[29] => mult_reduce_dataa_in[29].IN1
mult_reduce_dataa_in[30] => mult_reduce_dataa_in[30].IN1
mult_reduce_dataa_in[31] => mult_reduce_dataa_in[31].IN1
mult_reduce_datab_in[0] => mult_reduce_datab_in[0].IN1
mult_reduce_datab_in[1] => mult_reduce_datab_in[1].IN1
mult_reduce_datab_in[2] => mult_reduce_datab_in[2].IN1
mult_reduce_datab_in[3] => mult_reduce_datab_in[3].IN1
mult_reduce_datab_in[4] => mult_reduce_datab_in[4].IN1
mult_reduce_datab_in[5] => mult_reduce_datab_in[5].IN1
mult_reduce_datab_in[6] => mult_reduce_datab_in[6].IN1
mult_reduce_datab_in[7] => mult_reduce_datab_in[7].IN1
mult_reduce_datab_in[8] => mult_reduce_datab_in[8].IN1
mult_reduce_datab_in[9] => mult_reduce_datab_in[9].IN1
mult_reduce_datab_in[10] => mult_reduce_datab_in[10].IN1
mult_reduce_datab_in[11] => mult_reduce_datab_in[11].IN1
mult_reduce_datab_in[12] => mult_reduce_datab_in[12].IN1
mult_reduce_datab_in[13] => mult_reduce_datab_in[13].IN1
mult_reduce_datab_in[14] => mult_reduce_datab_in[14].IN1
mult_reduce_datab_in[15] => mult_reduce_datab_in[15].IN1
mult_reduce_datab_in[16] => mult_reduce_datab_in[16].IN1
mult_reduce_datab_in[17] => mult_reduce_datab_in[17].IN1
mult_reduce_datab_in[18] => mult_reduce_datab_in[18].IN1
mult_reduce_datab_in[19] => mult_reduce_datab_in[19].IN1
mult_reduce_datab_in[20] => mult_reduce_datab_in[20].IN1
mult_reduce_datab_in[21] => mult_reduce_datab_in[21].IN1
mult_reduce_datab_in[22] => mult_reduce_datab_in[22].IN1
mult_reduce_datab_in[23] => mult_reduce_datab_in[23].IN1
mult_reduce_datab_in[24] => mult_reduce_datab_in[24].IN1
mult_reduce_datab_in[25] => mult_reduce_datab_in[25].IN1
mult_reduce_datab_in[26] => mult_reduce_datab_in[26].IN1
mult_reduce_datab_in[27] => mult_reduce_datab_in[27].IN1
mult_reduce_datab_in[28] => mult_reduce_datab_in[28].IN1
mult_reduce_datab_in[29] => mult_reduce_datab_in[29].IN1
mult_reduce_datab_in[30] => mult_reduce_datab_in[30].IN1
mult_reduce_datab_in[31] => mult_reduce_datab_in[31].IN1
mult_reduce_ready_out => always1.IN1
mult_reduce_valid_out <= mult_reduce_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[0] <= mult_reduce_result_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[1] <= mult_reduce_result_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[2] <= mult_reduce_result_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[3] <= mult_reduce_result_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[4] <= mult_reduce_result_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[5] <= mult_reduce_result_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[6] <= mult_reduce_result_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[7] <= mult_reduce_result_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[8] <= mult_reduce_result_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[9] <= mult_reduce_result_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[10] <= mult_reduce_result_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[11] <= mult_reduce_result_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[12] <= mult_reduce_result_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[13] <= mult_reduce_result_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[14] <= mult_reduce_result_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[15] <= mult_reduce_result_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[16] <= mult_reduce_result_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[17] <= mult_reduce_result_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[18] <= mult_reduce_result_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[19] <= mult_reduce_result_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[20] <= mult_reduce_result_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[21] <= mult_reduce_result_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[22] <= mult_reduce_result_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[23] <= mult_reduce_result_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[24] <= mult_reduce_result_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[25] <= mult_reduce_result_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[26] <= mult_reduce_result_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[27] <= mult_reduce_result_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[28] <= mult_reduce_result_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[29] <= mult_reduce_result_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[30] <= mult_reduce_result_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[31] <= mult_reduce_result_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[32] <= mult_reduce_result_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[33] <= mult_reduce_result_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[34] <= mult_reduce_result_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[35] <= mult_reduce_result_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[36] <= mult_reduce_result_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[37] <= mult_reduce_result_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[38] <= mult_reduce_result_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[39] <= mult_reduce_result_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[40] <= mult_reduce_result_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[41] <= mult_reduce_result_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[42] <= mult_reduce_result_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[43] <= mult_reduce_result_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[44] <= mult_reduce_result_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[45] <= mult_reduce_result_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[46] <= mult_reduce_result_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[47] <= mult_reduce_result_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[48] <= mult_reduce_result_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[49] <= mult_reduce_result_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[50] <= mult_reduce_result_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[51] <= mult_reduce_result_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[52] <= mult_reduce_result_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[53] <= mult_reduce_result_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[54] <= mult_reduce_result_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[55] <= mult_reduce_result_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[56] <= mult_reduce_result_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[57] <= mult_reduce_result_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[58] <= mult_reduce_result_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[59] <= mult_reduce_result_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[60] <= mult_reduce_result_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[61] <= mult_reduce_result_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[62] <= mult_reduce_result_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[63] <= mult_reduce_result_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
dataa[0] => mult_0ms:auto_generated.dataa[0]
dataa[1] => mult_0ms:auto_generated.dataa[1]
dataa[2] => mult_0ms:auto_generated.dataa[2]
dataa[3] => mult_0ms:auto_generated.dataa[3]
dataa[4] => mult_0ms:auto_generated.dataa[4]
dataa[5] => mult_0ms:auto_generated.dataa[5]
dataa[6] => mult_0ms:auto_generated.dataa[6]
dataa[7] => mult_0ms:auto_generated.dataa[7]
dataa[8] => mult_0ms:auto_generated.dataa[8]
dataa[9] => mult_0ms:auto_generated.dataa[9]
dataa[10] => mult_0ms:auto_generated.dataa[10]
dataa[11] => mult_0ms:auto_generated.dataa[11]
dataa[12] => mult_0ms:auto_generated.dataa[12]
dataa[13] => mult_0ms:auto_generated.dataa[13]
dataa[14] => mult_0ms:auto_generated.dataa[14]
dataa[15] => mult_0ms:auto_generated.dataa[15]
dataa[16] => mult_0ms:auto_generated.dataa[16]
dataa[17] => mult_0ms:auto_generated.dataa[17]
dataa[18] => mult_0ms:auto_generated.dataa[18]
dataa[19] => mult_0ms:auto_generated.dataa[19]
dataa[20] => mult_0ms:auto_generated.dataa[20]
dataa[21] => mult_0ms:auto_generated.dataa[21]
dataa[22] => mult_0ms:auto_generated.dataa[22]
dataa[23] => mult_0ms:auto_generated.dataa[23]
dataa[24] => mult_0ms:auto_generated.dataa[24]
dataa[25] => mult_0ms:auto_generated.dataa[25]
dataa[26] => mult_0ms:auto_generated.dataa[26]
dataa[27] => mult_0ms:auto_generated.dataa[27]
dataa[28] => mult_0ms:auto_generated.dataa[28]
dataa[29] => mult_0ms:auto_generated.dataa[29]
dataa[30] => mult_0ms:auto_generated.dataa[30]
dataa[31] => mult_0ms:auto_generated.dataa[31]
datab[0] => mult_0ms:auto_generated.datab[0]
datab[1] => mult_0ms:auto_generated.datab[1]
datab[2] => mult_0ms:auto_generated.datab[2]
datab[3] => mult_0ms:auto_generated.datab[3]
datab[4] => mult_0ms:auto_generated.datab[4]
datab[5] => mult_0ms:auto_generated.datab[5]
datab[6] => mult_0ms:auto_generated.datab[6]
datab[7] => mult_0ms:auto_generated.datab[7]
datab[8] => mult_0ms:auto_generated.datab[8]
datab[9] => mult_0ms:auto_generated.datab[9]
datab[10] => mult_0ms:auto_generated.datab[10]
datab[11] => mult_0ms:auto_generated.datab[11]
datab[12] => mult_0ms:auto_generated.datab[12]
datab[13] => mult_0ms:auto_generated.datab[13]
datab[14] => mult_0ms:auto_generated.datab[14]
datab[15] => mult_0ms:auto_generated.datab[15]
datab[16] => mult_0ms:auto_generated.datab[16]
datab[17] => mult_0ms:auto_generated.datab[17]
datab[18] => mult_0ms:auto_generated.datab[18]
datab[19] => mult_0ms:auto_generated.datab[19]
datab[20] => mult_0ms:auto_generated.datab[20]
datab[21] => mult_0ms:auto_generated.datab[21]
datab[22] => mult_0ms:auto_generated.datab[22]
datab[23] => mult_0ms:auto_generated.datab[23]
datab[24] => mult_0ms:auto_generated.datab[24]
datab[25] => mult_0ms:auto_generated.datab[25]
datab[26] => mult_0ms:auto_generated.datab[26]
datab[27] => mult_0ms:auto_generated.datab[27]
datab[28] => mult_0ms:auto_generated.datab[28]
datab[29] => mult_0ms:auto_generated.datab[29]
datab[30] => mult_0ms:auto_generated.datab[30]
datab[31] => mult_0ms:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_0ms:auto_generated.clock
clken => mult_0ms:auto_generated.clken
result[0] <= mult_0ms:auto_generated.result[0]
result[1] <= mult_0ms:auto_generated.result[1]
result[2] <= mult_0ms:auto_generated.result[2]
result[3] <= mult_0ms:auto_generated.result[3]
result[4] <= mult_0ms:auto_generated.result[4]
result[5] <= mult_0ms:auto_generated.result[5]
result[6] <= mult_0ms:auto_generated.result[6]
result[7] <= mult_0ms:auto_generated.result[7]
result[8] <= mult_0ms:auto_generated.result[8]
result[9] <= mult_0ms:auto_generated.result[9]
result[10] <= mult_0ms:auto_generated.result[10]
result[11] <= mult_0ms:auto_generated.result[11]
result[12] <= mult_0ms:auto_generated.result[12]
result[13] <= mult_0ms:auto_generated.result[13]
result[14] <= mult_0ms:auto_generated.result[14]
result[15] <= mult_0ms:auto_generated.result[15]
result[16] <= mult_0ms:auto_generated.result[16]
result[17] <= mult_0ms:auto_generated.result[17]
result[18] <= mult_0ms:auto_generated.result[18]
result[19] <= mult_0ms:auto_generated.result[19]
result[20] <= mult_0ms:auto_generated.result[20]
result[21] <= mult_0ms:auto_generated.result[21]
result[22] <= mult_0ms:auto_generated.result[22]
result[23] <= mult_0ms:auto_generated.result[23]
result[24] <= mult_0ms:auto_generated.result[24]
result[25] <= mult_0ms:auto_generated.result[25]
result[26] <= mult_0ms:auto_generated.result[26]
result[27] <= mult_0ms:auto_generated.result[27]
result[28] <= mult_0ms:auto_generated.result[28]
result[29] <= mult_0ms:auto_generated.result[29]
result[30] <= mult_0ms:auto_generated.result[30]
result[31] <= mult_0ms:auto_generated.result[31]
result[32] <= mult_0ms:auto_generated.result[32]
result[33] <= mult_0ms:auto_generated.result[33]
result[34] <= mult_0ms:auto_generated.result[34]
result[35] <= mult_0ms:auto_generated.result[35]
result[36] <= mult_0ms:auto_generated.result[36]
result[37] <= mult_0ms:auto_generated.result[37]
result[38] <= mult_0ms:auto_generated.result[38]
result[39] <= mult_0ms:auto_generated.result[39]
result[40] <= mult_0ms:auto_generated.result[40]
result[41] <= mult_0ms:auto_generated.result[41]
result[42] <= mult_0ms:auto_generated.result[42]
result[43] <= mult_0ms:auto_generated.result[43]
result[44] <= mult_0ms:auto_generated.result[44]
result[45] <= mult_0ms:auto_generated.result[45]
result[46] <= mult_0ms:auto_generated.result[46]
result[47] <= mult_0ms:auto_generated.result[47]
result[48] <= mult_0ms:auto_generated.result[48]
result[49] <= mult_0ms:auto_generated.result[49]
result[50] <= mult_0ms:auto_generated.result[50]
result[51] <= mult_0ms:auto_generated.result[51]
result[52] <= mult_0ms:auto_generated.result[52]
result[53] <= mult_0ms:auto_generated.result[53]
result[54] <= mult_0ms:auto_generated.result[54]
result[55] <= mult_0ms:auto_generated.result[55]
result[56] <= mult_0ms:auto_generated.result[56]
result[57] <= mult_0ms:auto_generated.result[57]
result[58] <= mult_0ms:auto_generated.result[58]
result[59] <= mult_0ms:auto_generated.result[59]
result[60] <= mult_0ms:auto_generated.result[60]
result[61] <= mult_0ms:auto_generated.result[61]
result[62] <= mult_0ms:auto_generated.result[62]
result[63] <= mult_0ms:auto_generated.result[63]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe33.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe35.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe39.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe41.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe48.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe51.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe54.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe57.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe60.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe63.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe66.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe69.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe75.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe78.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe81.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe87.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe90.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe93.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe99.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe102.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe105.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe111.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe114.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe117.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe123.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe126.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe129.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= dffe135.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= dffe138.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= dffe141.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= dffe147.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= dffe150.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= dffe153.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= dffe159.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= dffe162.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= dffe165.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= dffe168.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= dffe171.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= dffe174.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= dffe177.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= dffe180.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|activation_layer:relu_layer
clk => clk.IN2
rst => rst.IN2
activation_layer_ready_in <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
activation_layer_valid_in[0] => activation_layer_valid_in[0].IN1
activation_layer_valid_in[1] => activation_layer_valid_in[1].IN1
activation_layer_data_in[1][0] => activation_layer_data_in[1][0].IN1
activation_layer_data_in[1][1] => activation_layer_data_in[1][1].IN1
activation_layer_data_in[1][2] => activation_layer_data_in[1][2].IN1
activation_layer_data_in[1][3] => activation_layer_data_in[1][3].IN1
activation_layer_data_in[1][4] => activation_layer_data_in[1][4].IN1
activation_layer_data_in[1][5] => activation_layer_data_in[1][5].IN1
activation_layer_data_in[1][6] => activation_layer_data_in[1][6].IN1
activation_layer_data_in[1][7] => activation_layer_data_in[1][7].IN1
activation_layer_data_in[1][8] => activation_layer_data_in[1][8].IN1
activation_layer_data_in[1][9] => activation_layer_data_in[1][9].IN1
activation_layer_data_in[1][10] => activation_layer_data_in[1][10].IN1
activation_layer_data_in[1][11] => activation_layer_data_in[1][11].IN1
activation_layer_data_in[1][12] => activation_layer_data_in[1][12].IN1
activation_layer_data_in[1][13] => activation_layer_data_in[1][13].IN1
activation_layer_data_in[1][14] => activation_layer_data_in[1][14].IN1
activation_layer_data_in[1][15] => activation_layer_data_in[1][15].IN1
activation_layer_data_in[1][16] => activation_layer_data_in[1][16].IN1
activation_layer_data_in[1][17] => activation_layer_data_in[1][17].IN1
activation_layer_data_in[1][18] => activation_layer_data_in[1][18].IN1
activation_layer_data_in[1][19] => activation_layer_data_in[1][19].IN1
activation_layer_data_in[1][20] => activation_layer_data_in[1][20].IN1
activation_layer_data_in[1][21] => activation_layer_data_in[1][21].IN1
activation_layer_data_in[1][22] => activation_layer_data_in[1][22].IN1
activation_layer_data_in[1][23] => activation_layer_data_in[1][23].IN1
activation_layer_data_in[1][24] => activation_layer_data_in[1][24].IN1
activation_layer_data_in[1][25] => activation_layer_data_in[1][25].IN1
activation_layer_data_in[1][26] => activation_layer_data_in[1][26].IN1
activation_layer_data_in[1][27] => activation_layer_data_in[1][27].IN1
activation_layer_data_in[1][28] => activation_layer_data_in[1][28].IN1
activation_layer_data_in[1][29] => activation_layer_data_in[1][29].IN1
activation_layer_data_in[1][30] => activation_layer_data_in[1][30].IN1
activation_layer_data_in[1][31] => activation_layer_data_in[1][31].IN1
activation_layer_data_in[0][0] => activation_layer_data_in[0][0].IN1
activation_layer_data_in[0][1] => activation_layer_data_in[0][1].IN1
activation_layer_data_in[0][2] => activation_layer_data_in[0][2].IN1
activation_layer_data_in[0][3] => activation_layer_data_in[0][3].IN1
activation_layer_data_in[0][4] => activation_layer_data_in[0][4].IN1
activation_layer_data_in[0][5] => activation_layer_data_in[0][5].IN1
activation_layer_data_in[0][6] => activation_layer_data_in[0][6].IN1
activation_layer_data_in[0][7] => activation_layer_data_in[0][7].IN1
activation_layer_data_in[0][8] => activation_layer_data_in[0][8].IN1
activation_layer_data_in[0][9] => activation_layer_data_in[0][9].IN1
activation_layer_data_in[0][10] => activation_layer_data_in[0][10].IN1
activation_layer_data_in[0][11] => activation_layer_data_in[0][11].IN1
activation_layer_data_in[0][12] => activation_layer_data_in[0][12].IN1
activation_layer_data_in[0][13] => activation_layer_data_in[0][13].IN1
activation_layer_data_in[0][14] => activation_layer_data_in[0][14].IN1
activation_layer_data_in[0][15] => activation_layer_data_in[0][15].IN1
activation_layer_data_in[0][16] => activation_layer_data_in[0][16].IN1
activation_layer_data_in[0][17] => activation_layer_data_in[0][17].IN1
activation_layer_data_in[0][18] => activation_layer_data_in[0][18].IN1
activation_layer_data_in[0][19] => activation_layer_data_in[0][19].IN1
activation_layer_data_in[0][20] => activation_layer_data_in[0][20].IN1
activation_layer_data_in[0][21] => activation_layer_data_in[0][21].IN1
activation_layer_data_in[0][22] => activation_layer_data_in[0][22].IN1
activation_layer_data_in[0][23] => activation_layer_data_in[0][23].IN1
activation_layer_data_in[0][24] => activation_layer_data_in[0][24].IN1
activation_layer_data_in[0][25] => activation_layer_data_in[0][25].IN1
activation_layer_data_in[0][26] => activation_layer_data_in[0][26].IN1
activation_layer_data_in[0][27] => activation_layer_data_in[0][27].IN1
activation_layer_data_in[0][28] => activation_layer_data_in[0][28].IN1
activation_layer_data_in[0][29] => activation_layer_data_in[0][29].IN1
activation_layer_data_in[0][30] => activation_layer_data_in[0][30].IN1
activation_layer_data_in[0][31] => activation_layer_data_in[0][31].IN1
activation_layer_ready_out => activation_layer_ready_out.IN2
activation_layer_valid_out[0] <= relu:RELU[0].relu.relu_valid_out
activation_layer_valid_out[1] <= relu:RELU[1].relu.relu_valid_out
activation_layer_data_out[1][0] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][1] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][2] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][3] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][4] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][5] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][6] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][7] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][8] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][9] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][10] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][11] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][12] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][13] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][14] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][15] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][16] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][17] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][18] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][19] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][20] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][21] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][22] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][23] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][24] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][25] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][26] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][27] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][28] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][29] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][30] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[1][31] <= relu:RELU[1].relu.relu_data_out
activation_layer_data_out[0][0] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][1] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][2] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][3] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][4] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][5] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][6] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][7] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][8] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][9] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][10] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][11] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][12] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][13] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][14] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][15] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][16] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][17] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][18] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][19] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][20] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][21] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][22] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][23] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][24] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][25] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][26] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][27] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][28] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][29] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][30] <= relu:RELU[0].relu.relu_data_out
activation_layer_data_out[0][31] <= relu:RELU[0].relu.relu_data_out


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu
clk => relu_data_out[0]~reg0.CLK
clk => relu_data_out[1]~reg0.CLK
clk => relu_data_out[2]~reg0.CLK
clk => relu_data_out[3]~reg0.CLK
clk => relu_data_out[4]~reg0.CLK
clk => relu_data_out[5]~reg0.CLK
clk => relu_data_out[6]~reg0.CLK
clk => relu_data_out[7]~reg0.CLK
clk => relu_data_out[8]~reg0.CLK
clk => relu_data_out[9]~reg0.CLK
clk => relu_data_out[10]~reg0.CLK
clk => relu_data_out[11]~reg0.CLK
clk => relu_data_out[12]~reg0.CLK
clk => relu_data_out[13]~reg0.CLK
clk => relu_data_out[14]~reg0.CLK
clk => relu_data_out[15]~reg0.CLK
clk => relu_data_out[16]~reg0.CLK
clk => relu_data_out[17]~reg0.CLK
clk => relu_data_out[18]~reg0.CLK
clk => relu_data_out[19]~reg0.CLK
clk => relu_data_out[20]~reg0.CLK
clk => relu_data_out[21]~reg0.CLK
clk => relu_data_out[22]~reg0.CLK
clk => relu_data_out[23]~reg0.CLK
clk => relu_data_out[24]~reg0.CLK
clk => relu_data_out[25]~reg0.CLK
clk => relu_data_out[26]~reg0.CLK
clk => relu_data_out[27]~reg0.CLK
clk => relu_data_out[28]~reg0.CLK
clk => relu_data_out[29]~reg0.CLK
clk => relu_data_out[30]~reg0.CLK
clk => relu_data_out[31]~reg0.CLK
clk => relu_valid_out~reg0.CLK
rst => relu_valid_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
relu_ready_in <= relu_ready_in.DB_MAX_OUTPUT_PORT_TYPE
relu_valid_in => relu_valid_out.DATAB
relu_valid_in => relu_ready_in.IN0
relu_data_in[0] => relu_data_out.DATAA
relu_data_in[1] => relu_data_out.DATAA
relu_data_in[2] => relu_data_out.DATAA
relu_data_in[3] => relu_data_out.DATAA
relu_data_in[4] => relu_data_out.DATAA
relu_data_in[5] => relu_data_out.DATAA
relu_data_in[6] => relu_data_out.DATAA
relu_data_in[7] => relu_data_out.DATAA
relu_data_in[8] => relu_data_out.DATAA
relu_data_in[9] => relu_data_out.DATAA
relu_data_in[10] => relu_data_out.DATAA
relu_data_in[11] => relu_data_out.DATAA
relu_data_in[12] => relu_data_out.DATAA
relu_data_in[13] => relu_data_out.DATAA
relu_data_in[14] => relu_data_out.DATAA
relu_data_in[15] => relu_data_out.DATAA
relu_data_in[16] => relu_data_out.DATAA
relu_data_in[17] => relu_data_out.DATAA
relu_data_in[18] => relu_data_out.DATAA
relu_data_in[19] => relu_data_out.DATAA
relu_data_in[20] => relu_data_out.DATAA
relu_data_in[21] => relu_data_out.DATAA
relu_data_in[22] => relu_data_out.DATAA
relu_data_in[23] => relu_data_out.DATAA
relu_data_in[24] => relu_data_out.DATAA
relu_data_in[25] => relu_data_out.DATAA
relu_data_in[26] => relu_data_out.DATAA
relu_data_in[27] => relu_data_out.DATAA
relu_data_in[28] => relu_data_out.DATAA
relu_data_in[29] => relu_data_out.DATAA
relu_data_in[30] => relu_data_out.DATAA
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_ready_out => relu_ready_in.IN1
relu_valid_out <= relu_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[0] <= relu_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[1] <= relu_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[2] <= relu_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[3] <= relu_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[4] <= relu_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[5] <= relu_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[6] <= relu_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[7] <= relu_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[8] <= relu_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[9] <= relu_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[10] <= relu_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[11] <= relu_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[12] <= relu_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[13] <= relu_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[14] <= relu_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[15] <= relu_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[16] <= relu_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[17] <= relu_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[18] <= relu_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[19] <= relu_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[20] <= relu_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[21] <= relu_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[22] <= relu_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[23] <= relu_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[24] <= relu_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[25] <= relu_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[26] <= relu_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[27] <= relu_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[28] <= relu_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[29] <= relu_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[30] <= relu_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[31] <= relu_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu
clk => relu_data_out[0]~reg0.CLK
clk => relu_data_out[1]~reg0.CLK
clk => relu_data_out[2]~reg0.CLK
clk => relu_data_out[3]~reg0.CLK
clk => relu_data_out[4]~reg0.CLK
clk => relu_data_out[5]~reg0.CLK
clk => relu_data_out[6]~reg0.CLK
clk => relu_data_out[7]~reg0.CLK
clk => relu_data_out[8]~reg0.CLK
clk => relu_data_out[9]~reg0.CLK
clk => relu_data_out[10]~reg0.CLK
clk => relu_data_out[11]~reg0.CLK
clk => relu_data_out[12]~reg0.CLK
clk => relu_data_out[13]~reg0.CLK
clk => relu_data_out[14]~reg0.CLK
clk => relu_data_out[15]~reg0.CLK
clk => relu_data_out[16]~reg0.CLK
clk => relu_data_out[17]~reg0.CLK
clk => relu_data_out[18]~reg0.CLK
clk => relu_data_out[19]~reg0.CLK
clk => relu_data_out[20]~reg0.CLK
clk => relu_data_out[21]~reg0.CLK
clk => relu_data_out[22]~reg0.CLK
clk => relu_data_out[23]~reg0.CLK
clk => relu_data_out[24]~reg0.CLK
clk => relu_data_out[25]~reg0.CLK
clk => relu_data_out[26]~reg0.CLK
clk => relu_data_out[27]~reg0.CLK
clk => relu_data_out[28]~reg0.CLK
clk => relu_data_out[29]~reg0.CLK
clk => relu_data_out[30]~reg0.CLK
clk => relu_data_out[31]~reg0.CLK
clk => relu_valid_out~reg0.CLK
rst => relu_valid_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
rst => relu_data_out.OUTPUTSELECT
relu_ready_in <= relu_ready_in.DB_MAX_OUTPUT_PORT_TYPE
relu_valid_in => relu_valid_out.DATAB
relu_valid_in => relu_ready_in.IN0
relu_data_in[0] => relu_data_out.DATAA
relu_data_in[1] => relu_data_out.DATAA
relu_data_in[2] => relu_data_out.DATAA
relu_data_in[3] => relu_data_out.DATAA
relu_data_in[4] => relu_data_out.DATAA
relu_data_in[5] => relu_data_out.DATAA
relu_data_in[6] => relu_data_out.DATAA
relu_data_in[7] => relu_data_out.DATAA
relu_data_in[8] => relu_data_out.DATAA
relu_data_in[9] => relu_data_out.DATAA
relu_data_in[10] => relu_data_out.DATAA
relu_data_in[11] => relu_data_out.DATAA
relu_data_in[12] => relu_data_out.DATAA
relu_data_in[13] => relu_data_out.DATAA
relu_data_in[14] => relu_data_out.DATAA
relu_data_in[15] => relu_data_out.DATAA
relu_data_in[16] => relu_data_out.DATAA
relu_data_in[17] => relu_data_out.DATAA
relu_data_in[18] => relu_data_out.DATAA
relu_data_in[19] => relu_data_out.DATAA
relu_data_in[20] => relu_data_out.DATAA
relu_data_in[21] => relu_data_out.DATAA
relu_data_in[22] => relu_data_out.DATAA
relu_data_in[23] => relu_data_out.DATAA
relu_data_in[24] => relu_data_out.DATAA
relu_data_in[25] => relu_data_out.DATAA
relu_data_in[26] => relu_data_out.DATAA
relu_data_in[27] => relu_data_out.DATAA
relu_data_in[28] => relu_data_out.DATAA
relu_data_in[29] => relu_data_out.DATAA
relu_data_in[30] => relu_data_out.DATAA
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_data_in[31] => relu_data_out.OUTPUTSELECT
relu_ready_out => relu_ready_in.IN1
relu_valid_out <= relu_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[0] <= relu_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[1] <= relu_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[2] <= relu_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[3] <= relu_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[4] <= relu_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[5] <= relu_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[6] <= relu_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[7] <= relu_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[8] <= relu_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[9] <= relu_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[10] <= relu_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[11] <= relu_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[12] <= relu_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[13] <= relu_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[14] <= relu_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[15] <= relu_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[16] <= relu_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[17] <= relu_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[18] <= relu_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[19] <= relu_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[20] <= relu_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[21] <= relu_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[22] <= relu_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[23] <= relu_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[24] <= relu_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[25] <= relu_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[26] <= relu_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[27] <= relu_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[28] <= relu_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[29] <= relu_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[30] <= relu_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
relu_data_out[31] <= relu_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer
clk => clk.IN2
rst => rst.IN2
gavgpool_layer_ready_in <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_layer_valid_in[0] => gavgpool_layer_valid_in[0].IN1
gavgpool_layer_valid_in[1] => gavgpool_layer_valid_in[1].IN1
gavgpool_layer_data_in[1][0] => gavgpool_layer_data_in[1][0].IN1
gavgpool_layer_data_in[1][1] => gavgpool_layer_data_in[1][1].IN1
gavgpool_layer_data_in[1][2] => gavgpool_layer_data_in[1][2].IN1
gavgpool_layer_data_in[1][3] => gavgpool_layer_data_in[1][3].IN1
gavgpool_layer_data_in[1][4] => gavgpool_layer_data_in[1][4].IN1
gavgpool_layer_data_in[1][5] => gavgpool_layer_data_in[1][5].IN1
gavgpool_layer_data_in[1][6] => gavgpool_layer_data_in[1][6].IN1
gavgpool_layer_data_in[1][7] => gavgpool_layer_data_in[1][7].IN1
gavgpool_layer_data_in[1][8] => gavgpool_layer_data_in[1][8].IN1
gavgpool_layer_data_in[1][9] => gavgpool_layer_data_in[1][9].IN1
gavgpool_layer_data_in[1][10] => gavgpool_layer_data_in[1][10].IN1
gavgpool_layer_data_in[1][11] => gavgpool_layer_data_in[1][11].IN1
gavgpool_layer_data_in[1][12] => gavgpool_layer_data_in[1][12].IN1
gavgpool_layer_data_in[1][13] => gavgpool_layer_data_in[1][13].IN1
gavgpool_layer_data_in[1][14] => gavgpool_layer_data_in[1][14].IN1
gavgpool_layer_data_in[1][15] => gavgpool_layer_data_in[1][15].IN1
gavgpool_layer_data_in[1][16] => gavgpool_layer_data_in[1][16].IN1
gavgpool_layer_data_in[1][17] => gavgpool_layer_data_in[1][17].IN1
gavgpool_layer_data_in[1][18] => gavgpool_layer_data_in[1][18].IN1
gavgpool_layer_data_in[1][19] => gavgpool_layer_data_in[1][19].IN1
gavgpool_layer_data_in[1][20] => gavgpool_layer_data_in[1][20].IN1
gavgpool_layer_data_in[1][21] => gavgpool_layer_data_in[1][21].IN1
gavgpool_layer_data_in[1][22] => gavgpool_layer_data_in[1][22].IN1
gavgpool_layer_data_in[1][23] => gavgpool_layer_data_in[1][23].IN1
gavgpool_layer_data_in[1][24] => gavgpool_layer_data_in[1][24].IN1
gavgpool_layer_data_in[1][25] => gavgpool_layer_data_in[1][25].IN1
gavgpool_layer_data_in[1][26] => gavgpool_layer_data_in[1][26].IN1
gavgpool_layer_data_in[1][27] => gavgpool_layer_data_in[1][27].IN1
gavgpool_layer_data_in[1][28] => gavgpool_layer_data_in[1][28].IN1
gavgpool_layer_data_in[1][29] => gavgpool_layer_data_in[1][29].IN1
gavgpool_layer_data_in[1][30] => gavgpool_layer_data_in[1][30].IN1
gavgpool_layer_data_in[1][31] => gavgpool_layer_data_in[1][31].IN1
gavgpool_layer_data_in[0][0] => gavgpool_layer_data_in[0][0].IN1
gavgpool_layer_data_in[0][1] => gavgpool_layer_data_in[0][1].IN1
gavgpool_layer_data_in[0][2] => gavgpool_layer_data_in[0][2].IN1
gavgpool_layer_data_in[0][3] => gavgpool_layer_data_in[0][3].IN1
gavgpool_layer_data_in[0][4] => gavgpool_layer_data_in[0][4].IN1
gavgpool_layer_data_in[0][5] => gavgpool_layer_data_in[0][5].IN1
gavgpool_layer_data_in[0][6] => gavgpool_layer_data_in[0][6].IN1
gavgpool_layer_data_in[0][7] => gavgpool_layer_data_in[0][7].IN1
gavgpool_layer_data_in[0][8] => gavgpool_layer_data_in[0][8].IN1
gavgpool_layer_data_in[0][9] => gavgpool_layer_data_in[0][9].IN1
gavgpool_layer_data_in[0][10] => gavgpool_layer_data_in[0][10].IN1
gavgpool_layer_data_in[0][11] => gavgpool_layer_data_in[0][11].IN1
gavgpool_layer_data_in[0][12] => gavgpool_layer_data_in[0][12].IN1
gavgpool_layer_data_in[0][13] => gavgpool_layer_data_in[0][13].IN1
gavgpool_layer_data_in[0][14] => gavgpool_layer_data_in[0][14].IN1
gavgpool_layer_data_in[0][15] => gavgpool_layer_data_in[0][15].IN1
gavgpool_layer_data_in[0][16] => gavgpool_layer_data_in[0][16].IN1
gavgpool_layer_data_in[0][17] => gavgpool_layer_data_in[0][17].IN1
gavgpool_layer_data_in[0][18] => gavgpool_layer_data_in[0][18].IN1
gavgpool_layer_data_in[0][19] => gavgpool_layer_data_in[0][19].IN1
gavgpool_layer_data_in[0][20] => gavgpool_layer_data_in[0][20].IN1
gavgpool_layer_data_in[0][21] => gavgpool_layer_data_in[0][21].IN1
gavgpool_layer_data_in[0][22] => gavgpool_layer_data_in[0][22].IN1
gavgpool_layer_data_in[0][23] => gavgpool_layer_data_in[0][23].IN1
gavgpool_layer_data_in[0][24] => gavgpool_layer_data_in[0][24].IN1
gavgpool_layer_data_in[0][25] => gavgpool_layer_data_in[0][25].IN1
gavgpool_layer_data_in[0][26] => gavgpool_layer_data_in[0][26].IN1
gavgpool_layer_data_in[0][27] => gavgpool_layer_data_in[0][27].IN1
gavgpool_layer_data_in[0][28] => gavgpool_layer_data_in[0][28].IN1
gavgpool_layer_data_in[0][29] => gavgpool_layer_data_in[0][29].IN1
gavgpool_layer_data_in[0][30] => gavgpool_layer_data_in[0][30].IN1
gavgpool_layer_data_in[0][31] => gavgpool_layer_data_in[0][31].IN1
gavgpool_layer_ready_out => gavgpool_layer_ready_out.IN2
gavgpool_layer_valid_out[0] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_valid_out
gavgpool_layer_valid_out[1] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_valid_out
gavgpool_layer_data_out[1][0] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][1] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][2] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][3] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][4] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][5] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][6] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][7] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][8] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][9] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][10] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][11] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][12] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][13] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][14] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][15] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][16] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][17] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][18] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][19] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][20] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][21] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][22] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][23] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][24] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][25] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][26] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][27] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][28] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][29] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][30] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[1][31] <= gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][0] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][1] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][2] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][3] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][4] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][5] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][6] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][7] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][8] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][9] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][10] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][11] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][12] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][13] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][14] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][15] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][16] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][17] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][18] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][19] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][20] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][21] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][22] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][23] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][24] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][25] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][26] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][27] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][28] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][29] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][30] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out
gavgpool_layer_data_out[0][31] <= gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool.gavgpool_data_out


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool
clk => clk.IN1
rst => rst.IN1
gavgpool_ready_in <= accum:accumulator.accum_ready_in
gavgpool_valid_in => gavgpool_valid_in.IN1
gavgpool_data_in[0] => gavgpool_data_in[0].IN1
gavgpool_data_in[1] => gavgpool_data_in[1].IN1
gavgpool_data_in[2] => gavgpool_data_in[2].IN1
gavgpool_data_in[3] => gavgpool_data_in[3].IN1
gavgpool_data_in[4] => gavgpool_data_in[4].IN1
gavgpool_data_in[5] => gavgpool_data_in[5].IN1
gavgpool_data_in[6] => gavgpool_data_in[6].IN1
gavgpool_data_in[7] => gavgpool_data_in[7].IN1
gavgpool_data_in[8] => gavgpool_data_in[8].IN1
gavgpool_data_in[9] => gavgpool_data_in[9].IN1
gavgpool_data_in[10] => gavgpool_data_in[10].IN1
gavgpool_data_in[11] => gavgpool_data_in[11].IN1
gavgpool_data_in[12] => gavgpool_data_in[12].IN1
gavgpool_data_in[13] => gavgpool_data_in[13].IN1
gavgpool_data_in[14] => gavgpool_data_in[14].IN1
gavgpool_data_in[15] => gavgpool_data_in[15].IN1
gavgpool_data_in[16] => gavgpool_data_in[16].IN1
gavgpool_data_in[17] => gavgpool_data_in[17].IN1
gavgpool_data_in[18] => gavgpool_data_in[18].IN1
gavgpool_data_in[19] => gavgpool_data_in[19].IN1
gavgpool_data_in[20] => gavgpool_data_in[20].IN1
gavgpool_data_in[21] => gavgpool_data_in[21].IN1
gavgpool_data_in[22] => gavgpool_data_in[22].IN1
gavgpool_data_in[23] => gavgpool_data_in[23].IN1
gavgpool_data_in[24] => gavgpool_data_in[24].IN1
gavgpool_data_in[25] => gavgpool_data_in[25].IN1
gavgpool_data_in[26] => gavgpool_data_in[26].IN1
gavgpool_data_in[27] => gavgpool_data_in[27].IN1
gavgpool_data_in[28] => gavgpool_data_in[28].IN1
gavgpool_data_in[29] => gavgpool_data_in[29].IN1
gavgpool_data_in[30] => gavgpool_data_in[30].IN1
gavgpool_data_in[31] => gavgpool_data_in[31].IN1
gavgpool_ready_out => accum_ready_out.IN1
gavgpool_valid_out <= gavgpool_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[0] <= gavgpool_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[1] <= gavgpool_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[2] <= gavgpool_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[3] <= gavgpool_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[4] <= gavgpool_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[5] <= gavgpool_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[6] <= gavgpool_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[7] <= gavgpool_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[8] <= gavgpool_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[9] <= gavgpool_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[10] <= gavgpool_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[11] <= gavgpool_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[12] <= gavgpool_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[13] <= gavgpool_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[14] <= gavgpool_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[15] <= gavgpool_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[16] <= gavgpool_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[17] <= gavgpool_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[18] <= gavgpool_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[19] <= gavgpool_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[20] <= gavgpool_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[21] <= gavgpool_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[22] <= gavgpool_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[23] <= gavgpool_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[24] <= gavgpool_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[25] <= gavgpool_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[26] <= gavgpool_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[27] <= gavgpool_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[28] <= gavgpool_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[29] <= gavgpool_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[30] <= gavgpool_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[31] <= gavgpool_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator
clk => accum_data_out[0]~reg0.CLK
clk => accum_data_out[1]~reg0.CLK
clk => accum_data_out[2]~reg0.CLK
clk => accum_data_out[3]~reg0.CLK
clk => accum_data_out[4]~reg0.CLK
clk => accum_data_out[5]~reg0.CLK
clk => accum_data_out[6]~reg0.CLK
clk => accum_data_out[7]~reg0.CLK
clk => accum_data_out[8]~reg0.CLK
clk => accum_data_out[9]~reg0.CLK
clk => accum_data_out[10]~reg0.CLK
clk => accum_data_out[11]~reg0.CLK
clk => accum_data_out[12]~reg0.CLK
clk => accum_data_out[13]~reg0.CLK
clk => accum_data_out[14]~reg0.CLK
clk => accum_data_out[15]~reg0.CLK
clk => accum_data_out[16]~reg0.CLK
clk => accum_data_out[17]~reg0.CLK
clk => accum_data_out[18]~reg0.CLK
clk => accum_data_out[19]~reg0.CLK
clk => accum_data_out[20]~reg0.CLK
clk => accum_data_out[21]~reg0.CLK
clk => accum_data_out[22]~reg0.CLK
clk => accum_data_out[23]~reg0.CLK
clk => accum_data_out[24]~reg0.CLK
clk => accum_data_out[25]~reg0.CLK
clk => accum_data_out[26]~reg0.CLK
clk => accum_data_out[27]~reg0.CLK
clk => accum_data_out[28]~reg0.CLK
clk => accum_data_out[29]~reg0.CLK
clk => accum_data_out[30]~reg0.CLK
clk => accum_data_out[31]~reg0.CLK
clk => accum_data_out[32]~reg0.CLK
clk => accum_data_out[33]~reg0.CLK
clk => accum_data_out[34]~reg0.CLK
clk => accum_data_out[35]~reg0.CLK
clk => accum_data_out[36]~reg0.CLK
clk => accum_data_out[37]~reg0.CLK
clk => accum_data_out[38]~reg0.CLK
clk => accum_data_out[39]~reg0.CLK
clk => accum_ready_in~reg0.CLK
clk => accum_valid_out~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => accumulator[0].CLK
clk => accumulator[1].CLK
clk => accumulator[2].CLK
clk => accumulator[3].CLK
clk => accumulator[4].CLK
clk => accumulator[5].CLK
clk => accumulator[6].CLK
clk => accumulator[7].CLK
clk => accumulator[8].CLK
clk => accumulator[9].CLK
clk => accumulator[10].CLK
clk => accumulator[11].CLK
clk => accumulator[12].CLK
clk => accumulator[13].CLK
clk => accumulator[14].CLK
clk => accumulator[15].CLK
clk => accumulator[16].CLK
clk => accumulator[17].CLK
clk => accumulator[18].CLK
clk => accumulator[19].CLK
clk => accumulator[20].CLK
clk => accumulator[21].CLK
clk => accumulator[22].CLK
clk => accumulator[23].CLK
clk => accumulator[24].CLK
clk => accumulator[25].CLK
clk => accumulator[26].CLK
clk => accumulator[27].CLK
clk => accumulator[28].CLK
clk => accumulator[29].CLK
clk => accumulator[30].CLK
clk => accumulator[31].CLK
clk => accumulator[32].CLK
clk => accumulator[33].CLK
clk => accumulator[34].CLK
clk => accumulator[35].CLK
clk => accumulator[36].CLK
clk => accumulator[37].CLK
clk => accumulator[38].CLK
clk => accumulator[39].CLK
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => accum_valid_out.OUTPUTSELECT
rst => accum_ready_in.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
accum_ready_in <= accum_ready_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_valid_in => always0.IN1
accum_data_in[0] => Add1.IN40
accum_data_in[1] => Add1.IN39
accum_data_in[2] => Add1.IN38
accum_data_in[3] => Add1.IN37
accum_data_in[4] => Add1.IN36
accum_data_in[5] => Add1.IN35
accum_data_in[6] => Add1.IN34
accum_data_in[7] => Add1.IN33
accum_data_in[8] => Add1.IN32
accum_data_in[9] => Add1.IN31
accum_data_in[10] => Add1.IN30
accum_data_in[11] => Add1.IN29
accum_data_in[12] => Add1.IN28
accum_data_in[13] => Add1.IN27
accum_data_in[14] => Add1.IN26
accum_data_in[15] => Add1.IN25
accum_data_in[16] => Add1.IN24
accum_data_in[17] => Add1.IN23
accum_data_in[18] => Add1.IN22
accum_data_in[19] => Add1.IN21
accum_data_in[20] => Add1.IN20
accum_data_in[21] => Add1.IN19
accum_data_in[22] => Add1.IN18
accum_data_in[23] => Add1.IN17
accum_data_in[24] => Add1.IN16
accum_data_in[25] => Add1.IN15
accum_data_in[26] => Add1.IN14
accum_data_in[27] => Add1.IN13
accum_data_in[28] => Add1.IN12
accum_data_in[29] => Add1.IN11
accum_data_in[30] => Add1.IN10
accum_data_in[31] => Add1.IN9
accum_ready_out => always0.IN1
accum_valid_out <= accum_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[0] <= accum_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[1] <= accum_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[2] <= accum_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[3] <= accum_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[4] <= accum_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[5] <= accum_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[6] <= accum_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[7] <= accum_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[8] <= accum_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[9] <= accum_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[10] <= accum_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[11] <= accum_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[12] <= accum_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[13] <= accum_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[14] <= accum_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[15] <= accum_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[16] <= accum_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[17] <= accum_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[18] <= accum_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[19] <= accum_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[20] <= accum_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[21] <= accum_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[22] <= accum_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[23] <= accum_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[24] <= accum_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[25] <= accum_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[26] <= accum_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[27] <= accum_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[28] <= accum_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[29] <= accum_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[30] <= accum_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[31] <= accum_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[32] <= accum_data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[33] <= accum_data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[34] <= accum_data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[35] <= accum_data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[36] <= accum_data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[37] <= accum_data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[38] <= accum_data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[39] <= accum_data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool
clk => clk.IN1
rst => rst.IN1
gavgpool_ready_in <= accum:accumulator.accum_ready_in
gavgpool_valid_in => gavgpool_valid_in.IN1
gavgpool_data_in[0] => gavgpool_data_in[0].IN1
gavgpool_data_in[1] => gavgpool_data_in[1].IN1
gavgpool_data_in[2] => gavgpool_data_in[2].IN1
gavgpool_data_in[3] => gavgpool_data_in[3].IN1
gavgpool_data_in[4] => gavgpool_data_in[4].IN1
gavgpool_data_in[5] => gavgpool_data_in[5].IN1
gavgpool_data_in[6] => gavgpool_data_in[6].IN1
gavgpool_data_in[7] => gavgpool_data_in[7].IN1
gavgpool_data_in[8] => gavgpool_data_in[8].IN1
gavgpool_data_in[9] => gavgpool_data_in[9].IN1
gavgpool_data_in[10] => gavgpool_data_in[10].IN1
gavgpool_data_in[11] => gavgpool_data_in[11].IN1
gavgpool_data_in[12] => gavgpool_data_in[12].IN1
gavgpool_data_in[13] => gavgpool_data_in[13].IN1
gavgpool_data_in[14] => gavgpool_data_in[14].IN1
gavgpool_data_in[15] => gavgpool_data_in[15].IN1
gavgpool_data_in[16] => gavgpool_data_in[16].IN1
gavgpool_data_in[17] => gavgpool_data_in[17].IN1
gavgpool_data_in[18] => gavgpool_data_in[18].IN1
gavgpool_data_in[19] => gavgpool_data_in[19].IN1
gavgpool_data_in[20] => gavgpool_data_in[20].IN1
gavgpool_data_in[21] => gavgpool_data_in[21].IN1
gavgpool_data_in[22] => gavgpool_data_in[22].IN1
gavgpool_data_in[23] => gavgpool_data_in[23].IN1
gavgpool_data_in[24] => gavgpool_data_in[24].IN1
gavgpool_data_in[25] => gavgpool_data_in[25].IN1
gavgpool_data_in[26] => gavgpool_data_in[26].IN1
gavgpool_data_in[27] => gavgpool_data_in[27].IN1
gavgpool_data_in[28] => gavgpool_data_in[28].IN1
gavgpool_data_in[29] => gavgpool_data_in[29].IN1
gavgpool_data_in[30] => gavgpool_data_in[30].IN1
gavgpool_data_in[31] => gavgpool_data_in[31].IN1
gavgpool_ready_out => accum_ready_out.IN1
gavgpool_valid_out <= gavgpool_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[0] <= gavgpool_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[1] <= gavgpool_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[2] <= gavgpool_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[3] <= gavgpool_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[4] <= gavgpool_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[5] <= gavgpool_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[6] <= gavgpool_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[7] <= gavgpool_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[8] <= gavgpool_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[9] <= gavgpool_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[10] <= gavgpool_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[11] <= gavgpool_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[12] <= gavgpool_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[13] <= gavgpool_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[14] <= gavgpool_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[15] <= gavgpool_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[16] <= gavgpool_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[17] <= gavgpool_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[18] <= gavgpool_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[19] <= gavgpool_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[20] <= gavgpool_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[21] <= gavgpool_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[22] <= gavgpool_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[23] <= gavgpool_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[24] <= gavgpool_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[25] <= gavgpool_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[26] <= gavgpool_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[27] <= gavgpool_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[28] <= gavgpool_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[29] <= gavgpool_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[30] <= gavgpool_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gavgpool_data_out[31] <= gavgpool_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator
clk => accum_data_out[0]~reg0.CLK
clk => accum_data_out[1]~reg0.CLK
clk => accum_data_out[2]~reg0.CLK
clk => accum_data_out[3]~reg0.CLK
clk => accum_data_out[4]~reg0.CLK
clk => accum_data_out[5]~reg0.CLK
clk => accum_data_out[6]~reg0.CLK
clk => accum_data_out[7]~reg0.CLK
clk => accum_data_out[8]~reg0.CLK
clk => accum_data_out[9]~reg0.CLK
clk => accum_data_out[10]~reg0.CLK
clk => accum_data_out[11]~reg0.CLK
clk => accum_data_out[12]~reg0.CLK
clk => accum_data_out[13]~reg0.CLK
clk => accum_data_out[14]~reg0.CLK
clk => accum_data_out[15]~reg0.CLK
clk => accum_data_out[16]~reg0.CLK
clk => accum_data_out[17]~reg0.CLK
clk => accum_data_out[18]~reg0.CLK
clk => accum_data_out[19]~reg0.CLK
clk => accum_data_out[20]~reg0.CLK
clk => accum_data_out[21]~reg0.CLK
clk => accum_data_out[22]~reg0.CLK
clk => accum_data_out[23]~reg0.CLK
clk => accum_data_out[24]~reg0.CLK
clk => accum_data_out[25]~reg0.CLK
clk => accum_data_out[26]~reg0.CLK
clk => accum_data_out[27]~reg0.CLK
clk => accum_data_out[28]~reg0.CLK
clk => accum_data_out[29]~reg0.CLK
clk => accum_data_out[30]~reg0.CLK
clk => accum_data_out[31]~reg0.CLK
clk => accum_data_out[32]~reg0.CLK
clk => accum_data_out[33]~reg0.CLK
clk => accum_data_out[34]~reg0.CLK
clk => accum_data_out[35]~reg0.CLK
clk => accum_data_out[36]~reg0.CLK
clk => accum_data_out[37]~reg0.CLK
clk => accum_data_out[38]~reg0.CLK
clk => accum_data_out[39]~reg0.CLK
clk => accum_ready_in~reg0.CLK
clk => accum_valid_out~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => accumulator[0].CLK
clk => accumulator[1].CLK
clk => accumulator[2].CLK
clk => accumulator[3].CLK
clk => accumulator[4].CLK
clk => accumulator[5].CLK
clk => accumulator[6].CLK
clk => accumulator[7].CLK
clk => accumulator[8].CLK
clk => accumulator[9].CLK
clk => accumulator[10].CLK
clk => accumulator[11].CLK
clk => accumulator[12].CLK
clk => accumulator[13].CLK
clk => accumulator[14].CLK
clk => accumulator[15].CLK
clk => accumulator[16].CLK
clk => accumulator[17].CLK
clk => accumulator[18].CLK
clk => accumulator[19].CLK
clk => accumulator[20].CLK
clk => accumulator[21].CLK
clk => accumulator[22].CLK
clk => accumulator[23].CLK
clk => accumulator[24].CLK
clk => accumulator[25].CLK
clk => accumulator[26].CLK
clk => accumulator[27].CLK
clk => accumulator[28].CLK
clk => accumulator[29].CLK
clk => accumulator[30].CLK
clk => accumulator[31].CLK
clk => accumulator[32].CLK
clk => accumulator[33].CLK
clk => accumulator[34].CLK
clk => accumulator[35].CLK
clk => accumulator[36].CLK
clk => accumulator[37].CLK
clk => accumulator[38].CLK
clk => accumulator[39].CLK
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => accum_valid_out.OUTPUTSELECT
rst => accum_ready_in.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
rst => accum_data_out.OUTPUTSELECT
accum_ready_in <= accum_ready_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_valid_in => always0.IN1
accum_data_in[0] => Add1.IN40
accum_data_in[1] => Add1.IN39
accum_data_in[2] => Add1.IN38
accum_data_in[3] => Add1.IN37
accum_data_in[4] => Add1.IN36
accum_data_in[5] => Add1.IN35
accum_data_in[6] => Add1.IN34
accum_data_in[7] => Add1.IN33
accum_data_in[8] => Add1.IN32
accum_data_in[9] => Add1.IN31
accum_data_in[10] => Add1.IN30
accum_data_in[11] => Add1.IN29
accum_data_in[12] => Add1.IN28
accum_data_in[13] => Add1.IN27
accum_data_in[14] => Add1.IN26
accum_data_in[15] => Add1.IN25
accum_data_in[16] => Add1.IN24
accum_data_in[17] => Add1.IN23
accum_data_in[18] => Add1.IN22
accum_data_in[19] => Add1.IN21
accum_data_in[20] => Add1.IN20
accum_data_in[21] => Add1.IN19
accum_data_in[22] => Add1.IN18
accum_data_in[23] => Add1.IN17
accum_data_in[24] => Add1.IN16
accum_data_in[25] => Add1.IN15
accum_data_in[26] => Add1.IN14
accum_data_in[27] => Add1.IN13
accum_data_in[28] => Add1.IN12
accum_data_in[29] => Add1.IN11
accum_data_in[30] => Add1.IN10
accum_data_in[31] => Add1.IN9
accum_ready_out => always0.IN1
accum_valid_out <= accum_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[0] <= accum_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[1] <= accum_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[2] <= accum_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[3] <= accum_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[4] <= accum_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[5] <= accum_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[6] <= accum_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[7] <= accum_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[8] <= accum_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[9] <= accum_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[10] <= accum_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[11] <= accum_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[12] <= accum_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[13] <= accum_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[14] <= accum_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[15] <= accum_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[16] <= accum_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[17] <= accum_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[18] <= accum_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[19] <= accum_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[20] <= accum_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[21] <= accum_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[22] <= accum_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[23] <= accum_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[24] <= accum_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[25] <= accum_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[26] <= accum_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[27] <= accum_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[28] <= accum_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[29] <= accum_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[30] <= accum_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[31] <= accum_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[32] <= accum_data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[33] <= accum_data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[34] <= accum_data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[35] <= accum_data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[36] <= accum_data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[37] <= accum_data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[38] <= accum_data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accum_data_out[39] <= accum_data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer
clk => clk.IN2
rst => weight_select.OUTPUTSELECT
rst => weight_select_d1.OUTPUTSELECT
rst => weight_select_d2.OUTPUTSELECT
rst => weight_select_done.OUTPUTSELECT
rst => weight_select_done_d1.OUTPUTSELECT
rst => weight_select_done_d2.OUTPUTSELECT
rst => bias_address.OUTPUTSELECT
rst => neuron:NEURONS[0].neuron.rst
rst => neuron:NEURONS[1].neuron.rst
neuron_layer_ready_in <= neuron_layer_ready_in.DB_MAX_OUTPUT_PORT_TYPE
neuron_layer_valid_in[0] => comb.IN1
neuron_layer_valid_in[1] => comb.IN1
neuron_layer_data_in[1][0] => neuron:NEURONS[0].neuron.neuron_data_in[1][0]
neuron_layer_data_in[1][0] => neuron:NEURONS[1].neuron.neuron_data_in[1][0]
neuron_layer_data_in[1][1] => neuron:NEURONS[0].neuron.neuron_data_in[1][1]
neuron_layer_data_in[1][1] => neuron:NEURONS[1].neuron.neuron_data_in[1][1]
neuron_layer_data_in[1][2] => neuron:NEURONS[0].neuron.neuron_data_in[1][2]
neuron_layer_data_in[1][2] => neuron:NEURONS[1].neuron.neuron_data_in[1][2]
neuron_layer_data_in[1][3] => neuron:NEURONS[0].neuron.neuron_data_in[1][3]
neuron_layer_data_in[1][3] => neuron:NEURONS[1].neuron.neuron_data_in[1][3]
neuron_layer_data_in[1][4] => neuron:NEURONS[0].neuron.neuron_data_in[1][4]
neuron_layer_data_in[1][4] => neuron:NEURONS[1].neuron.neuron_data_in[1][4]
neuron_layer_data_in[1][5] => neuron:NEURONS[0].neuron.neuron_data_in[1][5]
neuron_layer_data_in[1][5] => neuron:NEURONS[1].neuron.neuron_data_in[1][5]
neuron_layer_data_in[1][6] => neuron:NEURONS[0].neuron.neuron_data_in[1][6]
neuron_layer_data_in[1][6] => neuron:NEURONS[1].neuron.neuron_data_in[1][6]
neuron_layer_data_in[1][7] => neuron:NEURONS[0].neuron.neuron_data_in[1][7]
neuron_layer_data_in[1][7] => neuron:NEURONS[1].neuron.neuron_data_in[1][7]
neuron_layer_data_in[1][8] => neuron:NEURONS[0].neuron.neuron_data_in[1][8]
neuron_layer_data_in[1][8] => neuron:NEURONS[1].neuron.neuron_data_in[1][8]
neuron_layer_data_in[1][9] => neuron:NEURONS[0].neuron.neuron_data_in[1][9]
neuron_layer_data_in[1][9] => neuron:NEURONS[1].neuron.neuron_data_in[1][9]
neuron_layer_data_in[1][10] => neuron:NEURONS[0].neuron.neuron_data_in[1][10]
neuron_layer_data_in[1][10] => neuron:NEURONS[1].neuron.neuron_data_in[1][10]
neuron_layer_data_in[1][11] => neuron:NEURONS[0].neuron.neuron_data_in[1][11]
neuron_layer_data_in[1][11] => neuron:NEURONS[1].neuron.neuron_data_in[1][11]
neuron_layer_data_in[1][12] => neuron:NEURONS[0].neuron.neuron_data_in[1][12]
neuron_layer_data_in[1][12] => neuron:NEURONS[1].neuron.neuron_data_in[1][12]
neuron_layer_data_in[1][13] => neuron:NEURONS[0].neuron.neuron_data_in[1][13]
neuron_layer_data_in[1][13] => neuron:NEURONS[1].neuron.neuron_data_in[1][13]
neuron_layer_data_in[1][14] => neuron:NEURONS[0].neuron.neuron_data_in[1][14]
neuron_layer_data_in[1][14] => neuron:NEURONS[1].neuron.neuron_data_in[1][14]
neuron_layer_data_in[1][15] => neuron:NEURONS[0].neuron.neuron_data_in[1][15]
neuron_layer_data_in[1][15] => neuron:NEURONS[1].neuron.neuron_data_in[1][15]
neuron_layer_data_in[1][16] => neuron:NEURONS[0].neuron.neuron_data_in[1][16]
neuron_layer_data_in[1][16] => neuron:NEURONS[1].neuron.neuron_data_in[1][16]
neuron_layer_data_in[1][17] => neuron:NEURONS[0].neuron.neuron_data_in[1][17]
neuron_layer_data_in[1][17] => neuron:NEURONS[1].neuron.neuron_data_in[1][17]
neuron_layer_data_in[1][18] => neuron:NEURONS[0].neuron.neuron_data_in[1][18]
neuron_layer_data_in[1][18] => neuron:NEURONS[1].neuron.neuron_data_in[1][18]
neuron_layer_data_in[1][19] => neuron:NEURONS[0].neuron.neuron_data_in[1][19]
neuron_layer_data_in[1][19] => neuron:NEURONS[1].neuron.neuron_data_in[1][19]
neuron_layer_data_in[1][20] => neuron:NEURONS[0].neuron.neuron_data_in[1][20]
neuron_layer_data_in[1][20] => neuron:NEURONS[1].neuron.neuron_data_in[1][20]
neuron_layer_data_in[1][21] => neuron:NEURONS[0].neuron.neuron_data_in[1][21]
neuron_layer_data_in[1][21] => neuron:NEURONS[1].neuron.neuron_data_in[1][21]
neuron_layer_data_in[1][22] => neuron:NEURONS[0].neuron.neuron_data_in[1][22]
neuron_layer_data_in[1][22] => neuron:NEURONS[1].neuron.neuron_data_in[1][22]
neuron_layer_data_in[1][23] => neuron:NEURONS[0].neuron.neuron_data_in[1][23]
neuron_layer_data_in[1][23] => neuron:NEURONS[1].neuron.neuron_data_in[1][23]
neuron_layer_data_in[1][24] => neuron:NEURONS[0].neuron.neuron_data_in[1][24]
neuron_layer_data_in[1][24] => neuron:NEURONS[1].neuron.neuron_data_in[1][24]
neuron_layer_data_in[1][25] => neuron:NEURONS[0].neuron.neuron_data_in[1][25]
neuron_layer_data_in[1][25] => neuron:NEURONS[1].neuron.neuron_data_in[1][25]
neuron_layer_data_in[1][26] => neuron:NEURONS[0].neuron.neuron_data_in[1][26]
neuron_layer_data_in[1][26] => neuron:NEURONS[1].neuron.neuron_data_in[1][26]
neuron_layer_data_in[1][27] => neuron:NEURONS[0].neuron.neuron_data_in[1][27]
neuron_layer_data_in[1][27] => neuron:NEURONS[1].neuron.neuron_data_in[1][27]
neuron_layer_data_in[1][28] => neuron:NEURONS[0].neuron.neuron_data_in[1][28]
neuron_layer_data_in[1][28] => neuron:NEURONS[1].neuron.neuron_data_in[1][28]
neuron_layer_data_in[1][29] => neuron:NEURONS[0].neuron.neuron_data_in[1][29]
neuron_layer_data_in[1][29] => neuron:NEURONS[1].neuron.neuron_data_in[1][29]
neuron_layer_data_in[1][30] => neuron:NEURONS[0].neuron.neuron_data_in[1][30]
neuron_layer_data_in[1][30] => neuron:NEURONS[1].neuron.neuron_data_in[1][30]
neuron_layer_data_in[1][31] => neuron:NEURONS[0].neuron.neuron_data_in[1][31]
neuron_layer_data_in[1][31] => neuron:NEURONS[1].neuron.neuron_data_in[1][31]
neuron_layer_data_in[0][0] => neuron:NEURONS[0].neuron.neuron_data_in[0][0]
neuron_layer_data_in[0][0] => neuron:NEURONS[1].neuron.neuron_data_in[0][0]
neuron_layer_data_in[0][1] => neuron:NEURONS[0].neuron.neuron_data_in[0][1]
neuron_layer_data_in[0][1] => neuron:NEURONS[1].neuron.neuron_data_in[0][1]
neuron_layer_data_in[0][2] => neuron:NEURONS[0].neuron.neuron_data_in[0][2]
neuron_layer_data_in[0][2] => neuron:NEURONS[1].neuron.neuron_data_in[0][2]
neuron_layer_data_in[0][3] => neuron:NEURONS[0].neuron.neuron_data_in[0][3]
neuron_layer_data_in[0][3] => neuron:NEURONS[1].neuron.neuron_data_in[0][3]
neuron_layer_data_in[0][4] => neuron:NEURONS[0].neuron.neuron_data_in[0][4]
neuron_layer_data_in[0][4] => neuron:NEURONS[1].neuron.neuron_data_in[0][4]
neuron_layer_data_in[0][5] => neuron:NEURONS[0].neuron.neuron_data_in[0][5]
neuron_layer_data_in[0][5] => neuron:NEURONS[1].neuron.neuron_data_in[0][5]
neuron_layer_data_in[0][6] => neuron:NEURONS[0].neuron.neuron_data_in[0][6]
neuron_layer_data_in[0][6] => neuron:NEURONS[1].neuron.neuron_data_in[0][6]
neuron_layer_data_in[0][7] => neuron:NEURONS[0].neuron.neuron_data_in[0][7]
neuron_layer_data_in[0][7] => neuron:NEURONS[1].neuron.neuron_data_in[0][7]
neuron_layer_data_in[0][8] => neuron:NEURONS[0].neuron.neuron_data_in[0][8]
neuron_layer_data_in[0][8] => neuron:NEURONS[1].neuron.neuron_data_in[0][8]
neuron_layer_data_in[0][9] => neuron:NEURONS[0].neuron.neuron_data_in[0][9]
neuron_layer_data_in[0][9] => neuron:NEURONS[1].neuron.neuron_data_in[0][9]
neuron_layer_data_in[0][10] => neuron:NEURONS[0].neuron.neuron_data_in[0][10]
neuron_layer_data_in[0][10] => neuron:NEURONS[1].neuron.neuron_data_in[0][10]
neuron_layer_data_in[0][11] => neuron:NEURONS[0].neuron.neuron_data_in[0][11]
neuron_layer_data_in[0][11] => neuron:NEURONS[1].neuron.neuron_data_in[0][11]
neuron_layer_data_in[0][12] => neuron:NEURONS[0].neuron.neuron_data_in[0][12]
neuron_layer_data_in[0][12] => neuron:NEURONS[1].neuron.neuron_data_in[0][12]
neuron_layer_data_in[0][13] => neuron:NEURONS[0].neuron.neuron_data_in[0][13]
neuron_layer_data_in[0][13] => neuron:NEURONS[1].neuron.neuron_data_in[0][13]
neuron_layer_data_in[0][14] => neuron:NEURONS[0].neuron.neuron_data_in[0][14]
neuron_layer_data_in[0][14] => neuron:NEURONS[1].neuron.neuron_data_in[0][14]
neuron_layer_data_in[0][15] => neuron:NEURONS[0].neuron.neuron_data_in[0][15]
neuron_layer_data_in[0][15] => neuron:NEURONS[1].neuron.neuron_data_in[0][15]
neuron_layer_data_in[0][16] => neuron:NEURONS[0].neuron.neuron_data_in[0][16]
neuron_layer_data_in[0][16] => neuron:NEURONS[1].neuron.neuron_data_in[0][16]
neuron_layer_data_in[0][17] => neuron:NEURONS[0].neuron.neuron_data_in[0][17]
neuron_layer_data_in[0][17] => neuron:NEURONS[1].neuron.neuron_data_in[0][17]
neuron_layer_data_in[0][18] => neuron:NEURONS[0].neuron.neuron_data_in[0][18]
neuron_layer_data_in[0][18] => neuron:NEURONS[1].neuron.neuron_data_in[0][18]
neuron_layer_data_in[0][19] => neuron:NEURONS[0].neuron.neuron_data_in[0][19]
neuron_layer_data_in[0][19] => neuron:NEURONS[1].neuron.neuron_data_in[0][19]
neuron_layer_data_in[0][20] => neuron:NEURONS[0].neuron.neuron_data_in[0][20]
neuron_layer_data_in[0][20] => neuron:NEURONS[1].neuron.neuron_data_in[0][20]
neuron_layer_data_in[0][21] => neuron:NEURONS[0].neuron.neuron_data_in[0][21]
neuron_layer_data_in[0][21] => neuron:NEURONS[1].neuron.neuron_data_in[0][21]
neuron_layer_data_in[0][22] => neuron:NEURONS[0].neuron.neuron_data_in[0][22]
neuron_layer_data_in[0][22] => neuron:NEURONS[1].neuron.neuron_data_in[0][22]
neuron_layer_data_in[0][23] => neuron:NEURONS[0].neuron.neuron_data_in[0][23]
neuron_layer_data_in[0][23] => neuron:NEURONS[1].neuron.neuron_data_in[0][23]
neuron_layer_data_in[0][24] => neuron:NEURONS[0].neuron.neuron_data_in[0][24]
neuron_layer_data_in[0][24] => neuron:NEURONS[1].neuron.neuron_data_in[0][24]
neuron_layer_data_in[0][25] => neuron:NEURONS[0].neuron.neuron_data_in[0][25]
neuron_layer_data_in[0][25] => neuron:NEURONS[1].neuron.neuron_data_in[0][25]
neuron_layer_data_in[0][26] => neuron:NEURONS[0].neuron.neuron_data_in[0][26]
neuron_layer_data_in[0][26] => neuron:NEURONS[1].neuron.neuron_data_in[0][26]
neuron_layer_data_in[0][27] => neuron:NEURONS[0].neuron.neuron_data_in[0][27]
neuron_layer_data_in[0][27] => neuron:NEURONS[1].neuron.neuron_data_in[0][27]
neuron_layer_data_in[0][28] => neuron:NEURONS[0].neuron.neuron_data_in[0][28]
neuron_layer_data_in[0][28] => neuron:NEURONS[1].neuron.neuron_data_in[0][28]
neuron_layer_data_in[0][29] => neuron:NEURONS[0].neuron.neuron_data_in[0][29]
neuron_layer_data_in[0][29] => neuron:NEURONS[1].neuron.neuron_data_in[0][29]
neuron_layer_data_in[0][30] => neuron:NEURONS[0].neuron.neuron_data_in[0][30]
neuron_layer_data_in[0][30] => neuron:NEURONS[1].neuron.neuron_data_in[0][30]
neuron_layer_data_in[0][31] => neuron:NEURONS[0].neuron.neuron_data_in[0][31]
neuron_layer_data_in[0][31] => neuron:NEURONS[1].neuron.neuron_data_in[0][31]
neuron_layer_ready_out => neuron:NEURONS[0].neuron.neuron_ready_out
neuron_layer_ready_out => neuron:NEURONS[1].neuron.neuron_ready_out
neuron_layer_valid_out[0] <= neuron:NEURONS[0].neuron.neuron_valid_out
neuron_layer_valid_out[1] <= neuron:NEURONS[1].neuron.neuron_valid_out
neuron_layer_data_out[1][0] <= neuron:NEURONS[1].neuron.neuron_data_out[0]
neuron_layer_data_out[1][1] <= neuron:NEURONS[1].neuron.neuron_data_out[1]
neuron_layer_data_out[1][2] <= neuron:NEURONS[1].neuron.neuron_data_out[2]
neuron_layer_data_out[1][3] <= neuron:NEURONS[1].neuron.neuron_data_out[3]
neuron_layer_data_out[1][4] <= neuron:NEURONS[1].neuron.neuron_data_out[4]
neuron_layer_data_out[1][5] <= neuron:NEURONS[1].neuron.neuron_data_out[5]
neuron_layer_data_out[1][6] <= neuron:NEURONS[1].neuron.neuron_data_out[6]
neuron_layer_data_out[1][7] <= neuron:NEURONS[1].neuron.neuron_data_out[7]
neuron_layer_data_out[1][8] <= neuron:NEURONS[1].neuron.neuron_data_out[8]
neuron_layer_data_out[1][9] <= neuron:NEURONS[1].neuron.neuron_data_out[9]
neuron_layer_data_out[1][10] <= neuron:NEURONS[1].neuron.neuron_data_out[10]
neuron_layer_data_out[1][11] <= neuron:NEURONS[1].neuron.neuron_data_out[11]
neuron_layer_data_out[1][12] <= neuron:NEURONS[1].neuron.neuron_data_out[12]
neuron_layer_data_out[1][13] <= neuron:NEURONS[1].neuron.neuron_data_out[13]
neuron_layer_data_out[1][14] <= neuron:NEURONS[1].neuron.neuron_data_out[14]
neuron_layer_data_out[1][15] <= neuron:NEURONS[1].neuron.neuron_data_out[15]
neuron_layer_data_out[1][16] <= neuron:NEURONS[1].neuron.neuron_data_out[16]
neuron_layer_data_out[1][17] <= neuron:NEURONS[1].neuron.neuron_data_out[17]
neuron_layer_data_out[1][18] <= neuron:NEURONS[1].neuron.neuron_data_out[18]
neuron_layer_data_out[1][19] <= neuron:NEURONS[1].neuron.neuron_data_out[19]
neuron_layer_data_out[1][20] <= neuron:NEURONS[1].neuron.neuron_data_out[20]
neuron_layer_data_out[1][21] <= neuron:NEURONS[1].neuron.neuron_data_out[21]
neuron_layer_data_out[1][22] <= neuron:NEURONS[1].neuron.neuron_data_out[22]
neuron_layer_data_out[1][23] <= neuron:NEURONS[1].neuron.neuron_data_out[23]
neuron_layer_data_out[1][24] <= neuron:NEURONS[1].neuron.neuron_data_out[24]
neuron_layer_data_out[1][25] <= neuron:NEURONS[1].neuron.neuron_data_out[25]
neuron_layer_data_out[1][26] <= neuron:NEURONS[1].neuron.neuron_data_out[26]
neuron_layer_data_out[1][27] <= neuron:NEURONS[1].neuron.neuron_data_out[27]
neuron_layer_data_out[1][28] <= neuron:NEURONS[1].neuron.neuron_data_out[28]
neuron_layer_data_out[1][29] <= neuron:NEURONS[1].neuron.neuron_data_out[29]
neuron_layer_data_out[1][30] <= neuron:NEURONS[1].neuron.neuron_data_out[30]
neuron_layer_data_out[1][31] <= neuron:NEURONS[1].neuron.neuron_data_out[31]
neuron_layer_data_out[0][0] <= neuron:NEURONS[0].neuron.neuron_data_out[0]
neuron_layer_data_out[0][1] <= neuron:NEURONS[0].neuron.neuron_data_out[1]
neuron_layer_data_out[0][2] <= neuron:NEURONS[0].neuron.neuron_data_out[2]
neuron_layer_data_out[0][3] <= neuron:NEURONS[0].neuron.neuron_data_out[3]
neuron_layer_data_out[0][4] <= neuron:NEURONS[0].neuron.neuron_data_out[4]
neuron_layer_data_out[0][5] <= neuron:NEURONS[0].neuron.neuron_data_out[5]
neuron_layer_data_out[0][6] <= neuron:NEURONS[0].neuron.neuron_data_out[6]
neuron_layer_data_out[0][7] <= neuron:NEURONS[0].neuron.neuron_data_out[7]
neuron_layer_data_out[0][8] <= neuron:NEURONS[0].neuron.neuron_data_out[8]
neuron_layer_data_out[0][9] <= neuron:NEURONS[0].neuron.neuron_data_out[9]
neuron_layer_data_out[0][10] <= neuron:NEURONS[0].neuron.neuron_data_out[10]
neuron_layer_data_out[0][11] <= neuron:NEURONS[0].neuron.neuron_data_out[11]
neuron_layer_data_out[0][12] <= neuron:NEURONS[0].neuron.neuron_data_out[12]
neuron_layer_data_out[0][13] <= neuron:NEURONS[0].neuron.neuron_data_out[13]
neuron_layer_data_out[0][14] <= neuron:NEURONS[0].neuron.neuron_data_out[14]
neuron_layer_data_out[0][15] <= neuron:NEURONS[0].neuron.neuron_data_out[15]
neuron_layer_data_out[0][16] <= neuron:NEURONS[0].neuron.neuron_data_out[16]
neuron_layer_data_out[0][17] <= neuron:NEURONS[0].neuron.neuron_data_out[17]
neuron_layer_data_out[0][18] <= neuron:NEURONS[0].neuron.neuron_data_out[18]
neuron_layer_data_out[0][19] <= neuron:NEURONS[0].neuron.neuron_data_out[19]
neuron_layer_data_out[0][20] <= neuron:NEURONS[0].neuron.neuron_data_out[20]
neuron_layer_data_out[0][21] <= neuron:NEURONS[0].neuron.neuron_data_out[21]
neuron_layer_data_out[0][22] <= neuron:NEURONS[0].neuron.neuron_data_out[22]
neuron_layer_data_out[0][23] <= neuron:NEURONS[0].neuron.neuron_data_out[23]
neuron_layer_data_out[0][24] <= neuron:NEURONS[0].neuron.neuron_data_out[24]
neuron_layer_data_out[0][25] <= neuron:NEURONS[0].neuron.neuron_data_out[25]
neuron_layer_data_out[0][26] <= neuron:NEURONS[0].neuron.neuron_data_out[26]
neuron_layer_data_out[0][27] <= neuron:NEURONS[0].neuron.neuron_data_out[27]
neuron_layer_data_out[0][28] <= neuron:NEURONS[0].neuron.neuron_data_out[28]
neuron_layer_data_out[0][29] <= neuron:NEURONS[0].neuron.neuron_data_out[29]
neuron_layer_data_out[0][30] <= neuron:NEURONS[0].neuron.neuron_data_out[30]
neuron_layer_data_out[0][31] <= neuron:NEURONS[0].neuron.neuron_data_out[31]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights
address[0] => address[0].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component
wren_a => altsyncram_42l1:auto_generated.wren_a
rden_a => altsyncram_42l1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_42l1:auto_generated.data_a[0]
data_a[1] => altsyncram_42l1:auto_generated.data_a[1]
data_a[2] => altsyncram_42l1:auto_generated.data_a[2]
data_a[3] => altsyncram_42l1:auto_generated.data_a[3]
data_a[4] => altsyncram_42l1:auto_generated.data_a[4]
data_a[5] => altsyncram_42l1:auto_generated.data_a[5]
data_a[6] => altsyncram_42l1:auto_generated.data_a[6]
data_a[7] => altsyncram_42l1:auto_generated.data_a[7]
data_a[8] => altsyncram_42l1:auto_generated.data_a[8]
data_a[9] => altsyncram_42l1:auto_generated.data_a[9]
data_a[10] => altsyncram_42l1:auto_generated.data_a[10]
data_a[11] => altsyncram_42l1:auto_generated.data_a[11]
data_a[12] => altsyncram_42l1:auto_generated.data_a[12]
data_a[13] => altsyncram_42l1:auto_generated.data_a[13]
data_a[14] => altsyncram_42l1:auto_generated.data_a[14]
data_a[15] => altsyncram_42l1:auto_generated.data_a[15]
data_a[16] => altsyncram_42l1:auto_generated.data_a[16]
data_a[17] => altsyncram_42l1:auto_generated.data_a[17]
data_a[18] => altsyncram_42l1:auto_generated.data_a[18]
data_a[19] => altsyncram_42l1:auto_generated.data_a[19]
data_a[20] => altsyncram_42l1:auto_generated.data_a[20]
data_a[21] => altsyncram_42l1:auto_generated.data_a[21]
data_a[22] => altsyncram_42l1:auto_generated.data_a[22]
data_a[23] => altsyncram_42l1:auto_generated.data_a[23]
data_a[24] => altsyncram_42l1:auto_generated.data_a[24]
data_a[25] => altsyncram_42l1:auto_generated.data_a[25]
data_a[26] => altsyncram_42l1:auto_generated.data_a[26]
data_a[27] => altsyncram_42l1:auto_generated.data_a[27]
data_a[28] => altsyncram_42l1:auto_generated.data_a[28]
data_a[29] => altsyncram_42l1:auto_generated.data_a[29]
data_a[30] => altsyncram_42l1:auto_generated.data_a[30]
data_a[31] => altsyncram_42l1:auto_generated.data_a[31]
data_a[32] => altsyncram_42l1:auto_generated.data_a[32]
data_a[33] => altsyncram_42l1:auto_generated.data_a[33]
data_a[34] => altsyncram_42l1:auto_generated.data_a[34]
data_a[35] => altsyncram_42l1:auto_generated.data_a[35]
data_a[36] => altsyncram_42l1:auto_generated.data_a[36]
data_a[37] => altsyncram_42l1:auto_generated.data_a[37]
data_a[38] => altsyncram_42l1:auto_generated.data_a[38]
data_a[39] => altsyncram_42l1:auto_generated.data_a[39]
data_a[40] => altsyncram_42l1:auto_generated.data_a[40]
data_a[41] => altsyncram_42l1:auto_generated.data_a[41]
data_a[42] => altsyncram_42l1:auto_generated.data_a[42]
data_a[43] => altsyncram_42l1:auto_generated.data_a[43]
data_a[44] => altsyncram_42l1:auto_generated.data_a[44]
data_a[45] => altsyncram_42l1:auto_generated.data_a[45]
data_a[46] => altsyncram_42l1:auto_generated.data_a[46]
data_a[47] => altsyncram_42l1:auto_generated.data_a[47]
data_a[48] => altsyncram_42l1:auto_generated.data_a[48]
data_a[49] => altsyncram_42l1:auto_generated.data_a[49]
data_a[50] => altsyncram_42l1:auto_generated.data_a[50]
data_a[51] => altsyncram_42l1:auto_generated.data_a[51]
data_a[52] => altsyncram_42l1:auto_generated.data_a[52]
data_a[53] => altsyncram_42l1:auto_generated.data_a[53]
data_a[54] => altsyncram_42l1:auto_generated.data_a[54]
data_a[55] => altsyncram_42l1:auto_generated.data_a[55]
data_a[56] => altsyncram_42l1:auto_generated.data_a[56]
data_a[57] => altsyncram_42l1:auto_generated.data_a[57]
data_a[58] => altsyncram_42l1:auto_generated.data_a[58]
data_a[59] => altsyncram_42l1:auto_generated.data_a[59]
data_a[60] => altsyncram_42l1:auto_generated.data_a[60]
data_a[61] => altsyncram_42l1:auto_generated.data_a[61]
data_a[62] => altsyncram_42l1:auto_generated.data_a[62]
data_a[63] => altsyncram_42l1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_42l1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_42l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_42l1:auto_generated.q_a[0]
q_a[1] <= altsyncram_42l1:auto_generated.q_a[1]
q_a[2] <= altsyncram_42l1:auto_generated.q_a[2]
q_a[3] <= altsyncram_42l1:auto_generated.q_a[3]
q_a[4] <= altsyncram_42l1:auto_generated.q_a[4]
q_a[5] <= altsyncram_42l1:auto_generated.q_a[5]
q_a[6] <= altsyncram_42l1:auto_generated.q_a[6]
q_a[7] <= altsyncram_42l1:auto_generated.q_a[7]
q_a[8] <= altsyncram_42l1:auto_generated.q_a[8]
q_a[9] <= altsyncram_42l1:auto_generated.q_a[9]
q_a[10] <= altsyncram_42l1:auto_generated.q_a[10]
q_a[11] <= altsyncram_42l1:auto_generated.q_a[11]
q_a[12] <= altsyncram_42l1:auto_generated.q_a[12]
q_a[13] <= altsyncram_42l1:auto_generated.q_a[13]
q_a[14] <= altsyncram_42l1:auto_generated.q_a[14]
q_a[15] <= altsyncram_42l1:auto_generated.q_a[15]
q_a[16] <= altsyncram_42l1:auto_generated.q_a[16]
q_a[17] <= altsyncram_42l1:auto_generated.q_a[17]
q_a[18] <= altsyncram_42l1:auto_generated.q_a[18]
q_a[19] <= altsyncram_42l1:auto_generated.q_a[19]
q_a[20] <= altsyncram_42l1:auto_generated.q_a[20]
q_a[21] <= altsyncram_42l1:auto_generated.q_a[21]
q_a[22] <= altsyncram_42l1:auto_generated.q_a[22]
q_a[23] <= altsyncram_42l1:auto_generated.q_a[23]
q_a[24] <= altsyncram_42l1:auto_generated.q_a[24]
q_a[25] <= altsyncram_42l1:auto_generated.q_a[25]
q_a[26] <= altsyncram_42l1:auto_generated.q_a[26]
q_a[27] <= altsyncram_42l1:auto_generated.q_a[27]
q_a[28] <= altsyncram_42l1:auto_generated.q_a[28]
q_a[29] <= altsyncram_42l1:auto_generated.q_a[29]
q_a[30] <= altsyncram_42l1:auto_generated.q_a[30]
q_a[31] <= altsyncram_42l1:auto_generated.q_a[31]
q_a[32] <= altsyncram_42l1:auto_generated.q_a[32]
q_a[33] <= altsyncram_42l1:auto_generated.q_a[33]
q_a[34] <= altsyncram_42l1:auto_generated.q_a[34]
q_a[35] <= altsyncram_42l1:auto_generated.q_a[35]
q_a[36] <= altsyncram_42l1:auto_generated.q_a[36]
q_a[37] <= altsyncram_42l1:auto_generated.q_a[37]
q_a[38] <= altsyncram_42l1:auto_generated.q_a[38]
q_a[39] <= altsyncram_42l1:auto_generated.q_a[39]
q_a[40] <= altsyncram_42l1:auto_generated.q_a[40]
q_a[41] <= altsyncram_42l1:auto_generated.q_a[41]
q_a[42] <= altsyncram_42l1:auto_generated.q_a[42]
q_a[43] <= altsyncram_42l1:auto_generated.q_a[43]
q_a[44] <= altsyncram_42l1:auto_generated.q_a[44]
q_a[45] <= altsyncram_42l1:auto_generated.q_a[45]
q_a[46] <= altsyncram_42l1:auto_generated.q_a[46]
q_a[47] <= altsyncram_42l1:auto_generated.q_a[47]
q_a[48] <= altsyncram_42l1:auto_generated.q_a[48]
q_a[49] <= altsyncram_42l1:auto_generated.q_a[49]
q_a[50] <= altsyncram_42l1:auto_generated.q_a[50]
q_a[51] <= altsyncram_42l1:auto_generated.q_a[51]
q_a[52] <= altsyncram_42l1:auto_generated.q_a[52]
q_a[53] <= altsyncram_42l1:auto_generated.q_a[53]
q_a[54] <= altsyncram_42l1:auto_generated.q_a[54]
q_a[55] <= altsyncram_42l1:auto_generated.q_a[55]
q_a[56] <= altsyncram_42l1:auto_generated.q_a[56]
q_a[57] <= altsyncram_42l1:auto_generated.q_a[57]
q_a[58] <= altsyncram_42l1:auto_generated.q_a[58]
q_a[59] <= altsyncram_42l1:auto_generated.q_a[59]
q_a[60] <= altsyncram_42l1:auto_generated.q_a[60]
q_a[61] <= altsyncram_42l1:auto_generated.q_a[61]
q_a[62] <= altsyncram_42l1:auto_generated.q_a[62]
q_a[63] <= altsyncram_42l1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_42l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases
address[0] => address[0].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component
wren_a => altsyncram_vtk1:auto_generated.wren_a
rden_a => altsyncram_vtk1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vtk1:auto_generated.data_a[0]
data_a[1] => altsyncram_vtk1:auto_generated.data_a[1]
data_a[2] => altsyncram_vtk1:auto_generated.data_a[2]
data_a[3] => altsyncram_vtk1:auto_generated.data_a[3]
data_a[4] => altsyncram_vtk1:auto_generated.data_a[4]
data_a[5] => altsyncram_vtk1:auto_generated.data_a[5]
data_a[6] => altsyncram_vtk1:auto_generated.data_a[6]
data_a[7] => altsyncram_vtk1:auto_generated.data_a[7]
data_a[8] => altsyncram_vtk1:auto_generated.data_a[8]
data_a[9] => altsyncram_vtk1:auto_generated.data_a[9]
data_a[10] => altsyncram_vtk1:auto_generated.data_a[10]
data_a[11] => altsyncram_vtk1:auto_generated.data_a[11]
data_a[12] => altsyncram_vtk1:auto_generated.data_a[12]
data_a[13] => altsyncram_vtk1:auto_generated.data_a[13]
data_a[14] => altsyncram_vtk1:auto_generated.data_a[14]
data_a[15] => altsyncram_vtk1:auto_generated.data_a[15]
data_a[16] => altsyncram_vtk1:auto_generated.data_a[16]
data_a[17] => altsyncram_vtk1:auto_generated.data_a[17]
data_a[18] => altsyncram_vtk1:auto_generated.data_a[18]
data_a[19] => altsyncram_vtk1:auto_generated.data_a[19]
data_a[20] => altsyncram_vtk1:auto_generated.data_a[20]
data_a[21] => altsyncram_vtk1:auto_generated.data_a[21]
data_a[22] => altsyncram_vtk1:auto_generated.data_a[22]
data_a[23] => altsyncram_vtk1:auto_generated.data_a[23]
data_a[24] => altsyncram_vtk1:auto_generated.data_a[24]
data_a[25] => altsyncram_vtk1:auto_generated.data_a[25]
data_a[26] => altsyncram_vtk1:auto_generated.data_a[26]
data_a[27] => altsyncram_vtk1:auto_generated.data_a[27]
data_a[28] => altsyncram_vtk1:auto_generated.data_a[28]
data_a[29] => altsyncram_vtk1:auto_generated.data_a[29]
data_a[30] => altsyncram_vtk1:auto_generated.data_a[30]
data_a[31] => altsyncram_vtk1:auto_generated.data_a[31]
data_a[32] => altsyncram_vtk1:auto_generated.data_a[32]
data_a[33] => altsyncram_vtk1:auto_generated.data_a[33]
data_a[34] => altsyncram_vtk1:auto_generated.data_a[34]
data_a[35] => altsyncram_vtk1:auto_generated.data_a[35]
data_a[36] => altsyncram_vtk1:auto_generated.data_a[36]
data_a[37] => altsyncram_vtk1:auto_generated.data_a[37]
data_a[38] => altsyncram_vtk1:auto_generated.data_a[38]
data_a[39] => altsyncram_vtk1:auto_generated.data_a[39]
data_a[40] => altsyncram_vtk1:auto_generated.data_a[40]
data_a[41] => altsyncram_vtk1:auto_generated.data_a[41]
data_a[42] => altsyncram_vtk1:auto_generated.data_a[42]
data_a[43] => altsyncram_vtk1:auto_generated.data_a[43]
data_a[44] => altsyncram_vtk1:auto_generated.data_a[44]
data_a[45] => altsyncram_vtk1:auto_generated.data_a[45]
data_a[46] => altsyncram_vtk1:auto_generated.data_a[46]
data_a[47] => altsyncram_vtk1:auto_generated.data_a[47]
data_a[48] => altsyncram_vtk1:auto_generated.data_a[48]
data_a[49] => altsyncram_vtk1:auto_generated.data_a[49]
data_a[50] => altsyncram_vtk1:auto_generated.data_a[50]
data_a[51] => altsyncram_vtk1:auto_generated.data_a[51]
data_a[52] => altsyncram_vtk1:auto_generated.data_a[52]
data_a[53] => altsyncram_vtk1:auto_generated.data_a[53]
data_a[54] => altsyncram_vtk1:auto_generated.data_a[54]
data_a[55] => altsyncram_vtk1:auto_generated.data_a[55]
data_a[56] => altsyncram_vtk1:auto_generated.data_a[56]
data_a[57] => altsyncram_vtk1:auto_generated.data_a[57]
data_a[58] => altsyncram_vtk1:auto_generated.data_a[58]
data_a[59] => altsyncram_vtk1:auto_generated.data_a[59]
data_a[60] => altsyncram_vtk1:auto_generated.data_a[60]
data_a[61] => altsyncram_vtk1:auto_generated.data_a[61]
data_a[62] => altsyncram_vtk1:auto_generated.data_a[62]
data_a[63] => altsyncram_vtk1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vtk1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vtk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vtk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vtk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vtk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vtk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vtk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vtk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vtk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vtk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vtk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vtk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vtk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vtk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vtk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vtk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vtk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vtk1:auto_generated.q_a[15]
q_a[16] <= altsyncram_vtk1:auto_generated.q_a[16]
q_a[17] <= altsyncram_vtk1:auto_generated.q_a[17]
q_a[18] <= altsyncram_vtk1:auto_generated.q_a[18]
q_a[19] <= altsyncram_vtk1:auto_generated.q_a[19]
q_a[20] <= altsyncram_vtk1:auto_generated.q_a[20]
q_a[21] <= altsyncram_vtk1:auto_generated.q_a[21]
q_a[22] <= altsyncram_vtk1:auto_generated.q_a[22]
q_a[23] <= altsyncram_vtk1:auto_generated.q_a[23]
q_a[24] <= altsyncram_vtk1:auto_generated.q_a[24]
q_a[25] <= altsyncram_vtk1:auto_generated.q_a[25]
q_a[26] <= altsyncram_vtk1:auto_generated.q_a[26]
q_a[27] <= altsyncram_vtk1:auto_generated.q_a[27]
q_a[28] <= altsyncram_vtk1:auto_generated.q_a[28]
q_a[29] <= altsyncram_vtk1:auto_generated.q_a[29]
q_a[30] <= altsyncram_vtk1:auto_generated.q_a[30]
q_a[31] <= altsyncram_vtk1:auto_generated.q_a[31]
q_a[32] <= altsyncram_vtk1:auto_generated.q_a[32]
q_a[33] <= altsyncram_vtk1:auto_generated.q_a[33]
q_a[34] <= altsyncram_vtk1:auto_generated.q_a[34]
q_a[35] <= altsyncram_vtk1:auto_generated.q_a[35]
q_a[36] <= altsyncram_vtk1:auto_generated.q_a[36]
q_a[37] <= altsyncram_vtk1:auto_generated.q_a[37]
q_a[38] <= altsyncram_vtk1:auto_generated.q_a[38]
q_a[39] <= altsyncram_vtk1:auto_generated.q_a[39]
q_a[40] <= altsyncram_vtk1:auto_generated.q_a[40]
q_a[41] <= altsyncram_vtk1:auto_generated.q_a[41]
q_a[42] <= altsyncram_vtk1:auto_generated.q_a[42]
q_a[43] <= altsyncram_vtk1:auto_generated.q_a[43]
q_a[44] <= altsyncram_vtk1:auto_generated.q_a[44]
q_a[45] <= altsyncram_vtk1:auto_generated.q_a[45]
q_a[46] <= altsyncram_vtk1:auto_generated.q_a[46]
q_a[47] <= altsyncram_vtk1:auto_generated.q_a[47]
q_a[48] <= altsyncram_vtk1:auto_generated.q_a[48]
q_a[49] <= altsyncram_vtk1:auto_generated.q_a[49]
q_a[50] <= altsyncram_vtk1:auto_generated.q_a[50]
q_a[51] <= altsyncram_vtk1:auto_generated.q_a[51]
q_a[52] <= altsyncram_vtk1:auto_generated.q_a[52]
q_a[53] <= altsyncram_vtk1:auto_generated.q_a[53]
q_a[54] <= altsyncram_vtk1:auto_generated.q_a[54]
q_a[55] <= altsyncram_vtk1:auto_generated.q_a[55]
q_a[56] <= altsyncram_vtk1:auto_generated.q_a[56]
q_a[57] <= altsyncram_vtk1:auto_generated.q_a[57]
q_a[58] <= altsyncram_vtk1:auto_generated.q_a[58]
q_a[59] <= altsyncram_vtk1:auto_generated.q_a[59]
q_a[60] <= altsyncram_vtk1:auto_generated.q_a[60]
q_a[61] <= altsyncram_vtk1:auto_generated.q_a[61]
q_a[62] <= altsyncram_vtk1:auto_generated.q_a[62]
q_a[63] <= altsyncram_vtk1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_vtk1:auto_generated
address_a[0] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron
clk => clk.IN1
rst => rst.IN1
neuron_ready_in <= p2s:parallel_to_serial.p2s_ready_in
neuron_valid_in => p2s:parallel_to_serial.p2s_valid_in
neuron_data_in[1][0] => p2s:parallel_to_serial.p2s_parallel_in[1][0]
neuron_data_in[1][1] => p2s:parallel_to_serial.p2s_parallel_in[1][1]
neuron_data_in[1][2] => p2s:parallel_to_serial.p2s_parallel_in[1][2]
neuron_data_in[1][3] => p2s:parallel_to_serial.p2s_parallel_in[1][3]
neuron_data_in[1][4] => p2s:parallel_to_serial.p2s_parallel_in[1][4]
neuron_data_in[1][5] => p2s:parallel_to_serial.p2s_parallel_in[1][5]
neuron_data_in[1][6] => p2s:parallel_to_serial.p2s_parallel_in[1][6]
neuron_data_in[1][7] => p2s:parallel_to_serial.p2s_parallel_in[1][7]
neuron_data_in[1][8] => p2s:parallel_to_serial.p2s_parallel_in[1][8]
neuron_data_in[1][9] => p2s:parallel_to_serial.p2s_parallel_in[1][9]
neuron_data_in[1][10] => p2s:parallel_to_serial.p2s_parallel_in[1][10]
neuron_data_in[1][11] => p2s:parallel_to_serial.p2s_parallel_in[1][11]
neuron_data_in[1][12] => p2s:parallel_to_serial.p2s_parallel_in[1][12]
neuron_data_in[1][13] => p2s:parallel_to_serial.p2s_parallel_in[1][13]
neuron_data_in[1][14] => p2s:parallel_to_serial.p2s_parallel_in[1][14]
neuron_data_in[1][15] => p2s:parallel_to_serial.p2s_parallel_in[1][15]
neuron_data_in[1][16] => p2s:parallel_to_serial.p2s_parallel_in[1][16]
neuron_data_in[1][17] => p2s:parallel_to_serial.p2s_parallel_in[1][17]
neuron_data_in[1][18] => p2s:parallel_to_serial.p2s_parallel_in[1][18]
neuron_data_in[1][19] => p2s:parallel_to_serial.p2s_parallel_in[1][19]
neuron_data_in[1][20] => p2s:parallel_to_serial.p2s_parallel_in[1][20]
neuron_data_in[1][21] => p2s:parallel_to_serial.p2s_parallel_in[1][21]
neuron_data_in[1][22] => p2s:parallel_to_serial.p2s_parallel_in[1][22]
neuron_data_in[1][23] => p2s:parallel_to_serial.p2s_parallel_in[1][23]
neuron_data_in[1][24] => p2s:parallel_to_serial.p2s_parallel_in[1][24]
neuron_data_in[1][25] => p2s:parallel_to_serial.p2s_parallel_in[1][25]
neuron_data_in[1][26] => p2s:parallel_to_serial.p2s_parallel_in[1][26]
neuron_data_in[1][27] => p2s:parallel_to_serial.p2s_parallel_in[1][27]
neuron_data_in[1][28] => p2s:parallel_to_serial.p2s_parallel_in[1][28]
neuron_data_in[1][29] => p2s:parallel_to_serial.p2s_parallel_in[1][29]
neuron_data_in[1][30] => p2s:parallel_to_serial.p2s_parallel_in[1][30]
neuron_data_in[1][31] => p2s:parallel_to_serial.p2s_parallel_in[1][31]
neuron_data_in[0][0] => p2s:parallel_to_serial.p2s_parallel_in[0][0]
neuron_data_in[0][1] => p2s:parallel_to_serial.p2s_parallel_in[0][1]
neuron_data_in[0][2] => p2s:parallel_to_serial.p2s_parallel_in[0][2]
neuron_data_in[0][3] => p2s:parallel_to_serial.p2s_parallel_in[0][3]
neuron_data_in[0][4] => p2s:parallel_to_serial.p2s_parallel_in[0][4]
neuron_data_in[0][5] => p2s:parallel_to_serial.p2s_parallel_in[0][5]
neuron_data_in[0][6] => p2s:parallel_to_serial.p2s_parallel_in[0][6]
neuron_data_in[0][7] => p2s:parallel_to_serial.p2s_parallel_in[0][7]
neuron_data_in[0][8] => p2s:parallel_to_serial.p2s_parallel_in[0][8]
neuron_data_in[0][9] => p2s:parallel_to_serial.p2s_parallel_in[0][9]
neuron_data_in[0][10] => p2s:parallel_to_serial.p2s_parallel_in[0][10]
neuron_data_in[0][11] => p2s:parallel_to_serial.p2s_parallel_in[0][11]
neuron_data_in[0][12] => p2s:parallel_to_serial.p2s_parallel_in[0][12]
neuron_data_in[0][13] => p2s:parallel_to_serial.p2s_parallel_in[0][13]
neuron_data_in[0][14] => p2s:parallel_to_serial.p2s_parallel_in[0][14]
neuron_data_in[0][15] => p2s:parallel_to_serial.p2s_parallel_in[0][15]
neuron_data_in[0][16] => p2s:parallel_to_serial.p2s_parallel_in[0][16]
neuron_data_in[0][17] => p2s:parallel_to_serial.p2s_parallel_in[0][17]
neuron_data_in[0][18] => p2s:parallel_to_serial.p2s_parallel_in[0][18]
neuron_data_in[0][19] => p2s:parallel_to_serial.p2s_parallel_in[0][19]
neuron_data_in[0][20] => p2s:parallel_to_serial.p2s_parallel_in[0][20]
neuron_data_in[0][21] => p2s:parallel_to_serial.p2s_parallel_in[0][21]
neuron_data_in[0][22] => p2s:parallel_to_serial.p2s_parallel_in[0][22]
neuron_data_in[0][23] => p2s:parallel_to_serial.p2s_parallel_in[0][23]
neuron_data_in[0][24] => p2s:parallel_to_serial.p2s_parallel_in[0][24]
neuron_data_in[0][25] => p2s:parallel_to_serial.p2s_parallel_in[0][25]
neuron_data_in[0][26] => p2s:parallel_to_serial.p2s_parallel_in[0][26]
neuron_data_in[0][27] => p2s:parallel_to_serial.p2s_parallel_in[0][27]
neuron_data_in[0][28] => p2s:parallel_to_serial.p2s_parallel_in[0][28]
neuron_data_in[0][29] => p2s:parallel_to_serial.p2s_parallel_in[0][29]
neuron_data_in[0][30] => p2s:parallel_to_serial.p2s_parallel_in[0][30]
neuron_data_in[0][31] => p2s:parallel_to_serial.p2s_parallel_in[0][31]
neuron_weights[1][0] => comb.DATAB
neuron_weights[1][1] => comb.DATAB
neuron_weights[1][2] => comb.DATAB
neuron_weights[1][3] => comb.DATAB
neuron_weights[1][4] => comb.DATAB
neuron_weights[1][5] => comb.DATAB
neuron_weights[1][6] => comb.DATAB
neuron_weights[1][7] => comb.DATAB
neuron_weights[1][8] => comb.DATAB
neuron_weights[1][9] => comb.DATAB
neuron_weights[1][10] => comb.DATAB
neuron_weights[1][11] => comb.DATAB
neuron_weights[1][12] => comb.DATAB
neuron_weights[1][13] => comb.DATAB
neuron_weights[1][14] => comb.DATAB
neuron_weights[1][15] => comb.DATAB
neuron_weights[1][16] => comb.DATAB
neuron_weights[1][17] => comb.DATAB
neuron_weights[1][18] => comb.DATAB
neuron_weights[1][19] => comb.DATAB
neuron_weights[1][20] => comb.DATAB
neuron_weights[1][21] => comb.DATAB
neuron_weights[1][22] => comb.DATAB
neuron_weights[1][23] => comb.DATAB
neuron_weights[1][24] => comb.DATAB
neuron_weights[1][25] => comb.DATAB
neuron_weights[1][26] => comb.DATAB
neuron_weights[1][27] => comb.DATAB
neuron_weights[1][28] => comb.DATAB
neuron_weights[1][29] => comb.DATAB
neuron_weights[1][30] => comb.DATAB
neuron_weights[1][31] => comb.DATAB
neuron_weights[0][0] => comb.DATAA
neuron_weights[0][1] => comb.DATAA
neuron_weights[0][2] => comb.DATAA
neuron_weights[0][3] => comb.DATAA
neuron_weights[0][4] => comb.DATAA
neuron_weights[0][5] => comb.DATAA
neuron_weights[0][6] => comb.DATAA
neuron_weights[0][7] => comb.DATAA
neuron_weights[0][8] => comb.DATAA
neuron_weights[0][9] => comb.DATAA
neuron_weights[0][10] => comb.DATAA
neuron_weights[0][11] => comb.DATAA
neuron_weights[0][12] => comb.DATAA
neuron_weights[0][13] => comb.DATAA
neuron_weights[0][14] => comb.DATAA
neuron_weights[0][15] => comb.DATAA
neuron_weights[0][16] => comb.DATAA
neuron_weights[0][17] => comb.DATAA
neuron_weights[0][18] => comb.DATAA
neuron_weights[0][19] => comb.DATAA
neuron_weights[0][20] => comb.DATAA
neuron_weights[0][21] => comb.DATAA
neuron_weights[0][22] => comb.DATAA
neuron_weights[0][23] => comb.DATAA
neuron_weights[0][24] => comb.DATAA
neuron_weights[0][25] => comb.DATAA
neuron_weights[0][26] => comb.DATAA
neuron_weights[0][27] => comb.DATAA
neuron_weights[0][28] => comb.DATAA
neuron_weights[0][29] => comb.DATAA
neuron_weights[0][30] => comb.DATAA
neuron_weights[0][31] => comb.DATAA
neuron_bias[0] => Add1.IN32
neuron_bias[1] => Add1.IN31
neuron_bias[2] => Add1.IN30
neuron_bias[3] => Add1.IN29
neuron_bias[4] => Add1.IN28
neuron_bias[5] => Add1.IN27
neuron_bias[6] => Add1.IN26
neuron_bias[7] => Add1.IN25
neuron_bias[8] => Add1.IN24
neuron_bias[9] => Add1.IN23
neuron_bias[10] => Add1.IN22
neuron_bias[11] => Add1.IN21
neuron_bias[12] => Add1.IN20
neuron_bias[13] => Add1.IN19
neuron_bias[14] => Add1.IN18
neuron_bias[15] => Add1.IN17
neuron_bias[16] => Add1.IN16
neuron_bias[17] => Add1.IN15
neuron_bias[18] => Add1.IN14
neuron_bias[19] => Add1.IN13
neuron_bias[20] => Add1.IN12
neuron_bias[21] => Add1.IN11
neuron_bias[22] => Add1.IN10
neuron_bias[23] => Add1.IN9
neuron_bias[24] => Add1.IN8
neuron_bias[25] => Add1.IN7
neuron_bias[26] => Add1.IN6
neuron_bias[27] => Add1.IN5
neuron_bias[28] => Add1.IN4
neuron_bias[29] => Add1.IN3
neuron_bias[30] => Add1.IN2
neuron_bias[31] => Add1.IN1
neuron_ready_out => mult_reduce_ready_out.IN1
neuron_valid_out <= neuron_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[0] <= neuron_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[1] <= neuron_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[2] <= neuron_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[3] <= neuron_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[4] <= neuron_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[5] <= neuron_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[6] <= neuron_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[7] <= neuron_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[8] <= neuron_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[9] <= neuron_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[10] <= neuron_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[11] <= neuron_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[12] <= neuron_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[13] <= neuron_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[14] <= neuron_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[15] <= neuron_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[16] <= neuron_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[17] <= neuron_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[18] <= neuron_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[19] <= neuron_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[20] <= neuron_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[21] <= neuron_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[22] <= neuron_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[23] <= neuron_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[24] <= neuron_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[25] <= neuron_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[26] <= neuron_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[27] <= neuron_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[28] <= neuron_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[29] <= neuron_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[30] <= neuron_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[31] <= neuron_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial
clk => parallel_reg[1][0].CLK
clk => parallel_reg[1][1].CLK
clk => parallel_reg[1][2].CLK
clk => parallel_reg[1][3].CLK
clk => parallel_reg[1][4].CLK
clk => parallel_reg[1][5].CLK
clk => parallel_reg[1][6].CLK
clk => parallel_reg[1][7].CLK
clk => parallel_reg[1][8].CLK
clk => parallel_reg[1][9].CLK
clk => parallel_reg[1][10].CLK
clk => parallel_reg[1][11].CLK
clk => parallel_reg[1][12].CLK
clk => parallel_reg[1][13].CLK
clk => parallel_reg[1][14].CLK
clk => parallel_reg[1][15].CLK
clk => parallel_reg[1][16].CLK
clk => parallel_reg[1][17].CLK
clk => parallel_reg[1][18].CLK
clk => parallel_reg[1][19].CLK
clk => parallel_reg[1][20].CLK
clk => parallel_reg[1][21].CLK
clk => parallel_reg[1][22].CLK
clk => parallel_reg[1][23].CLK
clk => parallel_reg[1][24].CLK
clk => parallel_reg[1][25].CLK
clk => parallel_reg[1][26].CLK
clk => parallel_reg[1][27].CLK
clk => parallel_reg[1][28].CLK
clk => parallel_reg[1][29].CLK
clk => parallel_reg[1][30].CLK
clk => parallel_reg[1][31].CLK
clk => parallel_reg[0][0].CLK
clk => parallel_reg[0][1].CLK
clk => parallel_reg[0][2].CLK
clk => parallel_reg[0][3].CLK
clk => parallel_reg[0][4].CLK
clk => parallel_reg[0][5].CLK
clk => parallel_reg[0][6].CLK
clk => parallel_reg[0][7].CLK
clk => parallel_reg[0][8].CLK
clk => parallel_reg[0][9].CLK
clk => parallel_reg[0][10].CLK
clk => parallel_reg[0][11].CLK
clk => parallel_reg[0][12].CLK
clk => parallel_reg[0][13].CLK
clk => parallel_reg[0][14].CLK
clk => parallel_reg[0][15].CLK
clk => parallel_reg[0][16].CLK
clk => parallel_reg[0][17].CLK
clk => parallel_reg[0][18].CLK
clk => parallel_reg[0][19].CLK
clk => parallel_reg[0][20].CLK
clk => parallel_reg[0][21].CLK
clk => parallel_reg[0][22].CLK
clk => parallel_reg[0][23].CLK
clk => parallel_reg[0][24].CLK
clk => parallel_reg[0][25].CLK
clk => parallel_reg[0][26].CLK
clk => parallel_reg[0][27].CLK
clk => parallel_reg[0][28].CLK
clk => parallel_reg[0][29].CLK
clk => parallel_reg[0][30].CLK
clk => parallel_reg[0][31].CLK
clk => p2s_valid_out~reg0.CLK
clk => p2s_serial_out[0]~reg0.CLK
clk => p2s_serial_out[1]~reg0.CLK
clk => p2s_serial_out[2]~reg0.CLK
clk => p2s_serial_out[3]~reg0.CLK
clk => p2s_serial_out[4]~reg0.CLK
clk => p2s_serial_out[5]~reg0.CLK
clk => p2s_serial_out[6]~reg0.CLK
clk => p2s_serial_out[7]~reg0.CLK
clk => p2s_serial_out[8]~reg0.CLK
clk => p2s_serial_out[9]~reg0.CLK
clk => p2s_serial_out[10]~reg0.CLK
clk => p2s_serial_out[11]~reg0.CLK
clk => p2s_serial_out[12]~reg0.CLK
clk => p2s_serial_out[13]~reg0.CLK
clk => p2s_serial_out[14]~reg0.CLK
clk => p2s_serial_out[15]~reg0.CLK
clk => p2s_serial_out[16]~reg0.CLK
clk => p2s_serial_out[17]~reg0.CLK
clk => p2s_serial_out[18]~reg0.CLK
clk => p2s_serial_out[19]~reg0.CLK
clk => p2s_serial_out[20]~reg0.CLK
clk => p2s_serial_out[21]~reg0.CLK
clk => p2s_serial_out[22]~reg0.CLK
clk => p2s_serial_out[23]~reg0.CLK
clk => p2s_serial_out[24]~reg0.CLK
clk => p2s_serial_out[25]~reg0.CLK
clk => p2s_serial_out[26]~reg0.CLK
clk => p2s_serial_out[27]~reg0.CLK
clk => p2s_serial_out[28]~reg0.CLK
clk => p2s_serial_out[29]~reg0.CLK
clk => p2s_serial_out[30]~reg0.CLK
clk => p2s_serial_out[31]~reg0.CLK
clk => count[0].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_valid_out.OUTPUTSELECT
rst => parallel_reg[1][11].ENA
rst => parallel_reg[1][10].ENA
rst => parallel_reg[1][9].ENA
rst => parallel_reg[1][8].ENA
rst => parallel_reg[1][7].ENA
rst => parallel_reg[1][6].ENA
rst => parallel_reg[1][5].ENA
rst => parallel_reg[1][4].ENA
rst => parallel_reg[1][3].ENA
rst => parallel_reg[1][2].ENA
rst => parallel_reg[1][1].ENA
rst => parallel_reg[1][0].ENA
rst => parallel_reg[1][12].ENA
rst => parallel_reg[1][13].ENA
rst => parallel_reg[1][14].ENA
rst => parallel_reg[1][15].ENA
rst => parallel_reg[1][16].ENA
rst => parallel_reg[1][17].ENA
rst => parallel_reg[1][18].ENA
rst => parallel_reg[1][19].ENA
rst => parallel_reg[1][20].ENA
rst => parallel_reg[1][21].ENA
rst => parallel_reg[1][22].ENA
rst => parallel_reg[1][23].ENA
rst => parallel_reg[1][24].ENA
rst => parallel_reg[1][25].ENA
rst => parallel_reg[1][26].ENA
rst => parallel_reg[1][27].ENA
rst => parallel_reg[1][28].ENA
rst => parallel_reg[1][29].ENA
rst => parallel_reg[1][30].ENA
rst => parallel_reg[1][31].ENA
rst => parallel_reg[0][0].ENA
rst => parallel_reg[0][1].ENA
rst => parallel_reg[0][2].ENA
rst => parallel_reg[0][3].ENA
rst => parallel_reg[0][4].ENA
rst => parallel_reg[0][5].ENA
rst => parallel_reg[0][6].ENA
rst => parallel_reg[0][7].ENA
rst => parallel_reg[0][8].ENA
rst => parallel_reg[0][9].ENA
rst => parallel_reg[0][10].ENA
rst => parallel_reg[0][11].ENA
rst => parallel_reg[0][12].ENA
rst => parallel_reg[0][13].ENA
rst => parallel_reg[0][14].ENA
rst => parallel_reg[0][15].ENA
rst => parallel_reg[0][16].ENA
rst => parallel_reg[0][17].ENA
rst => parallel_reg[0][18].ENA
rst => parallel_reg[0][19].ENA
rst => parallel_reg[0][20].ENA
rst => parallel_reg[0][21].ENA
rst => parallel_reg[0][22].ENA
rst => parallel_reg[0][23].ENA
rst => parallel_reg[0][24].ENA
rst => parallel_reg[0][25].ENA
rst => parallel_reg[0][26].ENA
rst => parallel_reg[0][27].ENA
rst => parallel_reg[0][28].ENA
rst => parallel_reg[0][29].ENA
rst => parallel_reg[0][30].ENA
rst => parallel_reg[0][31].ENA
p2s_ready_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_parallel_in[1][0] => parallel_reg.DATAB
p2s_parallel_in[1][1] => parallel_reg.DATAB
p2s_parallel_in[1][2] => parallel_reg.DATAB
p2s_parallel_in[1][3] => parallel_reg.DATAB
p2s_parallel_in[1][4] => parallel_reg.DATAB
p2s_parallel_in[1][5] => parallel_reg.DATAB
p2s_parallel_in[1][6] => parallel_reg.DATAB
p2s_parallel_in[1][7] => parallel_reg.DATAB
p2s_parallel_in[1][8] => parallel_reg.DATAB
p2s_parallel_in[1][9] => parallel_reg.DATAB
p2s_parallel_in[1][10] => parallel_reg.DATAB
p2s_parallel_in[1][11] => parallel_reg.DATAB
p2s_parallel_in[1][12] => parallel_reg.DATAB
p2s_parallel_in[1][13] => parallel_reg.DATAB
p2s_parallel_in[1][14] => parallel_reg.DATAB
p2s_parallel_in[1][15] => parallel_reg.DATAB
p2s_parallel_in[1][16] => parallel_reg.DATAB
p2s_parallel_in[1][17] => parallel_reg.DATAB
p2s_parallel_in[1][18] => parallel_reg.DATAB
p2s_parallel_in[1][19] => parallel_reg.DATAB
p2s_parallel_in[1][20] => parallel_reg.DATAB
p2s_parallel_in[1][21] => parallel_reg.DATAB
p2s_parallel_in[1][22] => parallel_reg.DATAB
p2s_parallel_in[1][23] => parallel_reg.DATAB
p2s_parallel_in[1][24] => parallel_reg.DATAB
p2s_parallel_in[1][25] => parallel_reg.DATAB
p2s_parallel_in[1][26] => parallel_reg.DATAB
p2s_parallel_in[1][27] => parallel_reg.DATAB
p2s_parallel_in[1][28] => parallel_reg.DATAB
p2s_parallel_in[1][29] => parallel_reg.DATAB
p2s_parallel_in[1][30] => parallel_reg.DATAB
p2s_parallel_in[1][31] => parallel_reg.DATAB
p2s_parallel_in[0][0] => parallel_reg.DATAB
p2s_parallel_in[0][1] => parallel_reg.DATAB
p2s_parallel_in[0][2] => parallel_reg.DATAB
p2s_parallel_in[0][3] => parallel_reg.DATAB
p2s_parallel_in[0][4] => parallel_reg.DATAB
p2s_parallel_in[0][5] => parallel_reg.DATAB
p2s_parallel_in[0][6] => parallel_reg.DATAB
p2s_parallel_in[0][7] => parallel_reg.DATAB
p2s_parallel_in[0][8] => parallel_reg.DATAB
p2s_parallel_in[0][9] => parallel_reg.DATAB
p2s_parallel_in[0][10] => parallel_reg.DATAB
p2s_parallel_in[0][11] => parallel_reg.DATAB
p2s_parallel_in[0][12] => parallel_reg.DATAB
p2s_parallel_in[0][13] => parallel_reg.DATAB
p2s_parallel_in[0][14] => parallel_reg.DATAB
p2s_parallel_in[0][15] => parallel_reg.DATAB
p2s_parallel_in[0][16] => parallel_reg.DATAB
p2s_parallel_in[0][17] => parallel_reg.DATAB
p2s_parallel_in[0][18] => parallel_reg.DATAB
p2s_parallel_in[0][19] => parallel_reg.DATAB
p2s_parallel_in[0][20] => parallel_reg.DATAB
p2s_parallel_in[0][21] => parallel_reg.DATAB
p2s_parallel_in[0][22] => parallel_reg.DATAB
p2s_parallel_in[0][23] => parallel_reg.DATAB
p2s_parallel_in[0][24] => parallel_reg.DATAB
p2s_parallel_in[0][25] => parallel_reg.DATAB
p2s_parallel_in[0][26] => parallel_reg.DATAB
p2s_parallel_in[0][27] => parallel_reg.DATAB
p2s_parallel_in[0][28] => parallel_reg.DATAB
p2s_parallel_in[0][29] => parallel_reg.DATAB
p2s_parallel_in[0][30] => parallel_reg.DATAB
p2s_parallel_in[0][31] => parallel_reg.DATAB
p2s_ready_out => always1.IN1
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_valid_out <= p2s_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[0] <= p2s_serial_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[1] <= p2s_serial_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[2] <= p2s_serial_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[3] <= p2s_serial_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[4] <= p2s_serial_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[5] <= p2s_serial_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[6] <= p2s_serial_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[7] <= p2s_serial_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[8] <= p2s_serial_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[9] <= p2s_serial_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[10] <= p2s_serial_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[11] <= p2s_serial_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[12] <= p2s_serial_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[13] <= p2s_serial_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[14] <= p2s_serial_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[15] <= p2s_serial_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[16] <= p2s_serial_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[17] <= p2s_serial_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[18] <= p2s_serial_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[19] <= p2s_serial_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[20] <= p2s_serial_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[21] <= p2s_serial_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[22] <= p2s_serial_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[23] <= p2s_serial_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[24] <= p2s_serial_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[25] <= p2s_serial_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[26] <= p2s_serial_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[27] <= p2s_serial_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[28] <= p2s_serial_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[29] <= p2s_serial_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[30] <= p2s_serial_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[31] <= p2s_serial_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce
clk => clk.IN1
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => mult_reduce_valid_out.OUTPUTSELECT
rst => mult_reduce_ready_in.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
mult_reduce_ready_in <= mult_reduce_ready_in.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_valid_in => valid_in_pipe.DATAB
mult_reduce_dataa_in[0] => mult_reduce_dataa_in[0].IN1
mult_reduce_dataa_in[1] => mult_reduce_dataa_in[1].IN1
mult_reduce_dataa_in[2] => mult_reduce_dataa_in[2].IN1
mult_reduce_dataa_in[3] => mult_reduce_dataa_in[3].IN1
mult_reduce_dataa_in[4] => mult_reduce_dataa_in[4].IN1
mult_reduce_dataa_in[5] => mult_reduce_dataa_in[5].IN1
mult_reduce_dataa_in[6] => mult_reduce_dataa_in[6].IN1
mult_reduce_dataa_in[7] => mult_reduce_dataa_in[7].IN1
mult_reduce_dataa_in[8] => mult_reduce_dataa_in[8].IN1
mult_reduce_dataa_in[9] => mult_reduce_dataa_in[9].IN1
mult_reduce_dataa_in[10] => mult_reduce_dataa_in[10].IN1
mult_reduce_dataa_in[11] => mult_reduce_dataa_in[11].IN1
mult_reduce_dataa_in[12] => mult_reduce_dataa_in[12].IN1
mult_reduce_dataa_in[13] => mult_reduce_dataa_in[13].IN1
mult_reduce_dataa_in[14] => mult_reduce_dataa_in[14].IN1
mult_reduce_dataa_in[15] => mult_reduce_dataa_in[15].IN1
mult_reduce_dataa_in[16] => mult_reduce_dataa_in[16].IN1
mult_reduce_dataa_in[17] => mult_reduce_dataa_in[17].IN1
mult_reduce_dataa_in[18] => mult_reduce_dataa_in[18].IN1
mult_reduce_dataa_in[19] => mult_reduce_dataa_in[19].IN1
mult_reduce_dataa_in[20] => mult_reduce_dataa_in[20].IN1
mult_reduce_dataa_in[21] => mult_reduce_dataa_in[21].IN1
mult_reduce_dataa_in[22] => mult_reduce_dataa_in[22].IN1
mult_reduce_dataa_in[23] => mult_reduce_dataa_in[23].IN1
mult_reduce_dataa_in[24] => mult_reduce_dataa_in[24].IN1
mult_reduce_dataa_in[25] => mult_reduce_dataa_in[25].IN1
mult_reduce_dataa_in[26] => mult_reduce_dataa_in[26].IN1
mult_reduce_dataa_in[27] => mult_reduce_dataa_in[27].IN1
mult_reduce_dataa_in[28] => mult_reduce_dataa_in[28].IN1
mult_reduce_dataa_in[29] => mult_reduce_dataa_in[29].IN1
mult_reduce_dataa_in[30] => mult_reduce_dataa_in[30].IN1
mult_reduce_dataa_in[31] => mult_reduce_dataa_in[31].IN1
mult_reduce_datab_in[0] => mult_reduce_datab_in[0].IN1
mult_reduce_datab_in[1] => mult_reduce_datab_in[1].IN1
mult_reduce_datab_in[2] => mult_reduce_datab_in[2].IN1
mult_reduce_datab_in[3] => mult_reduce_datab_in[3].IN1
mult_reduce_datab_in[4] => mult_reduce_datab_in[4].IN1
mult_reduce_datab_in[5] => mult_reduce_datab_in[5].IN1
mult_reduce_datab_in[6] => mult_reduce_datab_in[6].IN1
mult_reduce_datab_in[7] => mult_reduce_datab_in[7].IN1
mult_reduce_datab_in[8] => mult_reduce_datab_in[8].IN1
mult_reduce_datab_in[9] => mult_reduce_datab_in[9].IN1
mult_reduce_datab_in[10] => mult_reduce_datab_in[10].IN1
mult_reduce_datab_in[11] => mult_reduce_datab_in[11].IN1
mult_reduce_datab_in[12] => mult_reduce_datab_in[12].IN1
mult_reduce_datab_in[13] => mult_reduce_datab_in[13].IN1
mult_reduce_datab_in[14] => mult_reduce_datab_in[14].IN1
mult_reduce_datab_in[15] => mult_reduce_datab_in[15].IN1
mult_reduce_datab_in[16] => mult_reduce_datab_in[16].IN1
mult_reduce_datab_in[17] => mult_reduce_datab_in[17].IN1
mult_reduce_datab_in[18] => mult_reduce_datab_in[18].IN1
mult_reduce_datab_in[19] => mult_reduce_datab_in[19].IN1
mult_reduce_datab_in[20] => mult_reduce_datab_in[20].IN1
mult_reduce_datab_in[21] => mult_reduce_datab_in[21].IN1
mult_reduce_datab_in[22] => mult_reduce_datab_in[22].IN1
mult_reduce_datab_in[23] => mult_reduce_datab_in[23].IN1
mult_reduce_datab_in[24] => mult_reduce_datab_in[24].IN1
mult_reduce_datab_in[25] => mult_reduce_datab_in[25].IN1
mult_reduce_datab_in[26] => mult_reduce_datab_in[26].IN1
mult_reduce_datab_in[27] => mult_reduce_datab_in[27].IN1
mult_reduce_datab_in[28] => mult_reduce_datab_in[28].IN1
mult_reduce_datab_in[29] => mult_reduce_datab_in[29].IN1
mult_reduce_datab_in[30] => mult_reduce_datab_in[30].IN1
mult_reduce_datab_in[31] => mult_reduce_datab_in[31].IN1
mult_reduce_ready_out => always1.IN1
mult_reduce_valid_out <= mult_reduce_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[0] <= mult_reduce_result_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[1] <= mult_reduce_result_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[2] <= mult_reduce_result_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[3] <= mult_reduce_result_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[4] <= mult_reduce_result_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[5] <= mult_reduce_result_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[6] <= mult_reduce_result_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[7] <= mult_reduce_result_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[8] <= mult_reduce_result_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[9] <= mult_reduce_result_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[10] <= mult_reduce_result_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[11] <= mult_reduce_result_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[12] <= mult_reduce_result_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[13] <= mult_reduce_result_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[14] <= mult_reduce_result_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[15] <= mult_reduce_result_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[16] <= mult_reduce_result_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[17] <= mult_reduce_result_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[18] <= mult_reduce_result_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[19] <= mult_reduce_result_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[20] <= mult_reduce_result_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[21] <= mult_reduce_result_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[22] <= mult_reduce_result_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[23] <= mult_reduce_result_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[24] <= mult_reduce_result_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[25] <= mult_reduce_result_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[26] <= mult_reduce_result_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[27] <= mult_reduce_result_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[28] <= mult_reduce_result_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[29] <= mult_reduce_result_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[30] <= mult_reduce_result_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[31] <= mult_reduce_result_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[32] <= mult_reduce_result_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[33] <= mult_reduce_result_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[34] <= mult_reduce_result_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[35] <= mult_reduce_result_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[36] <= mult_reduce_result_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[37] <= mult_reduce_result_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[38] <= mult_reduce_result_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[39] <= mult_reduce_result_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[40] <= mult_reduce_result_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[41] <= mult_reduce_result_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[42] <= mult_reduce_result_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[43] <= mult_reduce_result_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[44] <= mult_reduce_result_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[45] <= mult_reduce_result_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[46] <= mult_reduce_result_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[47] <= mult_reduce_result_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[48] <= mult_reduce_result_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[49] <= mult_reduce_result_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[50] <= mult_reduce_result_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[51] <= mult_reduce_result_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[52] <= mult_reduce_result_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[53] <= mult_reduce_result_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[54] <= mult_reduce_result_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[55] <= mult_reduce_result_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[56] <= mult_reduce_result_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[57] <= mult_reduce_result_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[58] <= mult_reduce_result_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[59] <= mult_reduce_result_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[60] <= mult_reduce_result_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[61] <= mult_reduce_result_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[62] <= mult_reduce_result_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[63] <= mult_reduce_result_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
dataa[0] => mult_0ms:auto_generated.dataa[0]
dataa[1] => mult_0ms:auto_generated.dataa[1]
dataa[2] => mult_0ms:auto_generated.dataa[2]
dataa[3] => mult_0ms:auto_generated.dataa[3]
dataa[4] => mult_0ms:auto_generated.dataa[4]
dataa[5] => mult_0ms:auto_generated.dataa[5]
dataa[6] => mult_0ms:auto_generated.dataa[6]
dataa[7] => mult_0ms:auto_generated.dataa[7]
dataa[8] => mult_0ms:auto_generated.dataa[8]
dataa[9] => mult_0ms:auto_generated.dataa[9]
dataa[10] => mult_0ms:auto_generated.dataa[10]
dataa[11] => mult_0ms:auto_generated.dataa[11]
dataa[12] => mult_0ms:auto_generated.dataa[12]
dataa[13] => mult_0ms:auto_generated.dataa[13]
dataa[14] => mult_0ms:auto_generated.dataa[14]
dataa[15] => mult_0ms:auto_generated.dataa[15]
dataa[16] => mult_0ms:auto_generated.dataa[16]
dataa[17] => mult_0ms:auto_generated.dataa[17]
dataa[18] => mult_0ms:auto_generated.dataa[18]
dataa[19] => mult_0ms:auto_generated.dataa[19]
dataa[20] => mult_0ms:auto_generated.dataa[20]
dataa[21] => mult_0ms:auto_generated.dataa[21]
dataa[22] => mult_0ms:auto_generated.dataa[22]
dataa[23] => mult_0ms:auto_generated.dataa[23]
dataa[24] => mult_0ms:auto_generated.dataa[24]
dataa[25] => mult_0ms:auto_generated.dataa[25]
dataa[26] => mult_0ms:auto_generated.dataa[26]
dataa[27] => mult_0ms:auto_generated.dataa[27]
dataa[28] => mult_0ms:auto_generated.dataa[28]
dataa[29] => mult_0ms:auto_generated.dataa[29]
dataa[30] => mult_0ms:auto_generated.dataa[30]
dataa[31] => mult_0ms:auto_generated.dataa[31]
datab[0] => mult_0ms:auto_generated.datab[0]
datab[1] => mult_0ms:auto_generated.datab[1]
datab[2] => mult_0ms:auto_generated.datab[2]
datab[3] => mult_0ms:auto_generated.datab[3]
datab[4] => mult_0ms:auto_generated.datab[4]
datab[5] => mult_0ms:auto_generated.datab[5]
datab[6] => mult_0ms:auto_generated.datab[6]
datab[7] => mult_0ms:auto_generated.datab[7]
datab[8] => mult_0ms:auto_generated.datab[8]
datab[9] => mult_0ms:auto_generated.datab[9]
datab[10] => mult_0ms:auto_generated.datab[10]
datab[11] => mult_0ms:auto_generated.datab[11]
datab[12] => mult_0ms:auto_generated.datab[12]
datab[13] => mult_0ms:auto_generated.datab[13]
datab[14] => mult_0ms:auto_generated.datab[14]
datab[15] => mult_0ms:auto_generated.datab[15]
datab[16] => mult_0ms:auto_generated.datab[16]
datab[17] => mult_0ms:auto_generated.datab[17]
datab[18] => mult_0ms:auto_generated.datab[18]
datab[19] => mult_0ms:auto_generated.datab[19]
datab[20] => mult_0ms:auto_generated.datab[20]
datab[21] => mult_0ms:auto_generated.datab[21]
datab[22] => mult_0ms:auto_generated.datab[22]
datab[23] => mult_0ms:auto_generated.datab[23]
datab[24] => mult_0ms:auto_generated.datab[24]
datab[25] => mult_0ms:auto_generated.datab[25]
datab[26] => mult_0ms:auto_generated.datab[26]
datab[27] => mult_0ms:auto_generated.datab[27]
datab[28] => mult_0ms:auto_generated.datab[28]
datab[29] => mult_0ms:auto_generated.datab[29]
datab[30] => mult_0ms:auto_generated.datab[30]
datab[31] => mult_0ms:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_0ms:auto_generated.clock
clken => mult_0ms:auto_generated.clken
result[0] <= mult_0ms:auto_generated.result[0]
result[1] <= mult_0ms:auto_generated.result[1]
result[2] <= mult_0ms:auto_generated.result[2]
result[3] <= mult_0ms:auto_generated.result[3]
result[4] <= mult_0ms:auto_generated.result[4]
result[5] <= mult_0ms:auto_generated.result[5]
result[6] <= mult_0ms:auto_generated.result[6]
result[7] <= mult_0ms:auto_generated.result[7]
result[8] <= mult_0ms:auto_generated.result[8]
result[9] <= mult_0ms:auto_generated.result[9]
result[10] <= mult_0ms:auto_generated.result[10]
result[11] <= mult_0ms:auto_generated.result[11]
result[12] <= mult_0ms:auto_generated.result[12]
result[13] <= mult_0ms:auto_generated.result[13]
result[14] <= mult_0ms:auto_generated.result[14]
result[15] <= mult_0ms:auto_generated.result[15]
result[16] <= mult_0ms:auto_generated.result[16]
result[17] <= mult_0ms:auto_generated.result[17]
result[18] <= mult_0ms:auto_generated.result[18]
result[19] <= mult_0ms:auto_generated.result[19]
result[20] <= mult_0ms:auto_generated.result[20]
result[21] <= mult_0ms:auto_generated.result[21]
result[22] <= mult_0ms:auto_generated.result[22]
result[23] <= mult_0ms:auto_generated.result[23]
result[24] <= mult_0ms:auto_generated.result[24]
result[25] <= mult_0ms:auto_generated.result[25]
result[26] <= mult_0ms:auto_generated.result[26]
result[27] <= mult_0ms:auto_generated.result[27]
result[28] <= mult_0ms:auto_generated.result[28]
result[29] <= mult_0ms:auto_generated.result[29]
result[30] <= mult_0ms:auto_generated.result[30]
result[31] <= mult_0ms:auto_generated.result[31]
result[32] <= mult_0ms:auto_generated.result[32]
result[33] <= mult_0ms:auto_generated.result[33]
result[34] <= mult_0ms:auto_generated.result[34]
result[35] <= mult_0ms:auto_generated.result[35]
result[36] <= mult_0ms:auto_generated.result[36]
result[37] <= mult_0ms:auto_generated.result[37]
result[38] <= mult_0ms:auto_generated.result[38]
result[39] <= mult_0ms:auto_generated.result[39]
result[40] <= mult_0ms:auto_generated.result[40]
result[41] <= mult_0ms:auto_generated.result[41]
result[42] <= mult_0ms:auto_generated.result[42]
result[43] <= mult_0ms:auto_generated.result[43]
result[44] <= mult_0ms:auto_generated.result[44]
result[45] <= mult_0ms:auto_generated.result[45]
result[46] <= mult_0ms:auto_generated.result[46]
result[47] <= mult_0ms:auto_generated.result[47]
result[48] <= mult_0ms:auto_generated.result[48]
result[49] <= mult_0ms:auto_generated.result[49]
result[50] <= mult_0ms:auto_generated.result[50]
result[51] <= mult_0ms:auto_generated.result[51]
result[52] <= mult_0ms:auto_generated.result[52]
result[53] <= mult_0ms:auto_generated.result[53]
result[54] <= mult_0ms:auto_generated.result[54]
result[55] <= mult_0ms:auto_generated.result[55]
result[56] <= mult_0ms:auto_generated.result[56]
result[57] <= mult_0ms:auto_generated.result[57]
result[58] <= mult_0ms:auto_generated.result[58]
result[59] <= mult_0ms:auto_generated.result[59]
result[60] <= mult_0ms:auto_generated.result[60]
result[61] <= mult_0ms:auto_generated.result[61]
result[62] <= mult_0ms:auto_generated.result[62]
result[63] <= mult_0ms:auto_generated.result[63]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe33.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe35.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe39.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe41.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe48.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe51.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe54.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe57.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe60.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe63.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe66.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe69.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe75.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe78.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe81.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe87.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe90.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe93.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe99.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe102.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe105.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe111.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe114.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe117.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe123.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe126.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe129.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= dffe135.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= dffe138.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= dffe141.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= dffe147.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= dffe150.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= dffe153.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= dffe159.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= dffe162.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= dffe165.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= dffe168.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= dffe171.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= dffe174.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= dffe177.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= dffe180.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron
clk => clk.IN1
rst => rst.IN1
neuron_ready_in <= p2s:parallel_to_serial.p2s_ready_in
neuron_valid_in => p2s:parallel_to_serial.p2s_valid_in
neuron_data_in[1][0] => p2s:parallel_to_serial.p2s_parallel_in[1][0]
neuron_data_in[1][1] => p2s:parallel_to_serial.p2s_parallel_in[1][1]
neuron_data_in[1][2] => p2s:parallel_to_serial.p2s_parallel_in[1][2]
neuron_data_in[1][3] => p2s:parallel_to_serial.p2s_parallel_in[1][3]
neuron_data_in[1][4] => p2s:parallel_to_serial.p2s_parallel_in[1][4]
neuron_data_in[1][5] => p2s:parallel_to_serial.p2s_parallel_in[1][5]
neuron_data_in[1][6] => p2s:parallel_to_serial.p2s_parallel_in[1][6]
neuron_data_in[1][7] => p2s:parallel_to_serial.p2s_parallel_in[1][7]
neuron_data_in[1][8] => p2s:parallel_to_serial.p2s_parallel_in[1][8]
neuron_data_in[1][9] => p2s:parallel_to_serial.p2s_parallel_in[1][9]
neuron_data_in[1][10] => p2s:parallel_to_serial.p2s_parallel_in[1][10]
neuron_data_in[1][11] => p2s:parallel_to_serial.p2s_parallel_in[1][11]
neuron_data_in[1][12] => p2s:parallel_to_serial.p2s_parallel_in[1][12]
neuron_data_in[1][13] => p2s:parallel_to_serial.p2s_parallel_in[1][13]
neuron_data_in[1][14] => p2s:parallel_to_serial.p2s_parallel_in[1][14]
neuron_data_in[1][15] => p2s:parallel_to_serial.p2s_parallel_in[1][15]
neuron_data_in[1][16] => p2s:parallel_to_serial.p2s_parallel_in[1][16]
neuron_data_in[1][17] => p2s:parallel_to_serial.p2s_parallel_in[1][17]
neuron_data_in[1][18] => p2s:parallel_to_serial.p2s_parallel_in[1][18]
neuron_data_in[1][19] => p2s:parallel_to_serial.p2s_parallel_in[1][19]
neuron_data_in[1][20] => p2s:parallel_to_serial.p2s_parallel_in[1][20]
neuron_data_in[1][21] => p2s:parallel_to_serial.p2s_parallel_in[1][21]
neuron_data_in[1][22] => p2s:parallel_to_serial.p2s_parallel_in[1][22]
neuron_data_in[1][23] => p2s:parallel_to_serial.p2s_parallel_in[1][23]
neuron_data_in[1][24] => p2s:parallel_to_serial.p2s_parallel_in[1][24]
neuron_data_in[1][25] => p2s:parallel_to_serial.p2s_parallel_in[1][25]
neuron_data_in[1][26] => p2s:parallel_to_serial.p2s_parallel_in[1][26]
neuron_data_in[1][27] => p2s:parallel_to_serial.p2s_parallel_in[1][27]
neuron_data_in[1][28] => p2s:parallel_to_serial.p2s_parallel_in[1][28]
neuron_data_in[1][29] => p2s:parallel_to_serial.p2s_parallel_in[1][29]
neuron_data_in[1][30] => p2s:parallel_to_serial.p2s_parallel_in[1][30]
neuron_data_in[1][31] => p2s:parallel_to_serial.p2s_parallel_in[1][31]
neuron_data_in[0][0] => p2s:parallel_to_serial.p2s_parallel_in[0][0]
neuron_data_in[0][1] => p2s:parallel_to_serial.p2s_parallel_in[0][1]
neuron_data_in[0][2] => p2s:parallel_to_serial.p2s_parallel_in[0][2]
neuron_data_in[0][3] => p2s:parallel_to_serial.p2s_parallel_in[0][3]
neuron_data_in[0][4] => p2s:parallel_to_serial.p2s_parallel_in[0][4]
neuron_data_in[0][5] => p2s:parallel_to_serial.p2s_parallel_in[0][5]
neuron_data_in[0][6] => p2s:parallel_to_serial.p2s_parallel_in[0][6]
neuron_data_in[0][7] => p2s:parallel_to_serial.p2s_parallel_in[0][7]
neuron_data_in[0][8] => p2s:parallel_to_serial.p2s_parallel_in[0][8]
neuron_data_in[0][9] => p2s:parallel_to_serial.p2s_parallel_in[0][9]
neuron_data_in[0][10] => p2s:parallel_to_serial.p2s_parallel_in[0][10]
neuron_data_in[0][11] => p2s:parallel_to_serial.p2s_parallel_in[0][11]
neuron_data_in[0][12] => p2s:parallel_to_serial.p2s_parallel_in[0][12]
neuron_data_in[0][13] => p2s:parallel_to_serial.p2s_parallel_in[0][13]
neuron_data_in[0][14] => p2s:parallel_to_serial.p2s_parallel_in[0][14]
neuron_data_in[0][15] => p2s:parallel_to_serial.p2s_parallel_in[0][15]
neuron_data_in[0][16] => p2s:parallel_to_serial.p2s_parallel_in[0][16]
neuron_data_in[0][17] => p2s:parallel_to_serial.p2s_parallel_in[0][17]
neuron_data_in[0][18] => p2s:parallel_to_serial.p2s_parallel_in[0][18]
neuron_data_in[0][19] => p2s:parallel_to_serial.p2s_parallel_in[0][19]
neuron_data_in[0][20] => p2s:parallel_to_serial.p2s_parallel_in[0][20]
neuron_data_in[0][21] => p2s:parallel_to_serial.p2s_parallel_in[0][21]
neuron_data_in[0][22] => p2s:parallel_to_serial.p2s_parallel_in[0][22]
neuron_data_in[0][23] => p2s:parallel_to_serial.p2s_parallel_in[0][23]
neuron_data_in[0][24] => p2s:parallel_to_serial.p2s_parallel_in[0][24]
neuron_data_in[0][25] => p2s:parallel_to_serial.p2s_parallel_in[0][25]
neuron_data_in[0][26] => p2s:parallel_to_serial.p2s_parallel_in[0][26]
neuron_data_in[0][27] => p2s:parallel_to_serial.p2s_parallel_in[0][27]
neuron_data_in[0][28] => p2s:parallel_to_serial.p2s_parallel_in[0][28]
neuron_data_in[0][29] => p2s:parallel_to_serial.p2s_parallel_in[0][29]
neuron_data_in[0][30] => p2s:parallel_to_serial.p2s_parallel_in[0][30]
neuron_data_in[0][31] => p2s:parallel_to_serial.p2s_parallel_in[0][31]
neuron_weights[1][0] => comb.DATAB
neuron_weights[1][1] => comb.DATAB
neuron_weights[1][2] => comb.DATAB
neuron_weights[1][3] => comb.DATAB
neuron_weights[1][4] => comb.DATAB
neuron_weights[1][5] => comb.DATAB
neuron_weights[1][6] => comb.DATAB
neuron_weights[1][7] => comb.DATAB
neuron_weights[1][8] => comb.DATAB
neuron_weights[1][9] => comb.DATAB
neuron_weights[1][10] => comb.DATAB
neuron_weights[1][11] => comb.DATAB
neuron_weights[1][12] => comb.DATAB
neuron_weights[1][13] => comb.DATAB
neuron_weights[1][14] => comb.DATAB
neuron_weights[1][15] => comb.DATAB
neuron_weights[1][16] => comb.DATAB
neuron_weights[1][17] => comb.DATAB
neuron_weights[1][18] => comb.DATAB
neuron_weights[1][19] => comb.DATAB
neuron_weights[1][20] => comb.DATAB
neuron_weights[1][21] => comb.DATAB
neuron_weights[1][22] => comb.DATAB
neuron_weights[1][23] => comb.DATAB
neuron_weights[1][24] => comb.DATAB
neuron_weights[1][25] => comb.DATAB
neuron_weights[1][26] => comb.DATAB
neuron_weights[1][27] => comb.DATAB
neuron_weights[1][28] => comb.DATAB
neuron_weights[1][29] => comb.DATAB
neuron_weights[1][30] => comb.DATAB
neuron_weights[1][31] => comb.DATAB
neuron_weights[0][0] => comb.DATAA
neuron_weights[0][1] => comb.DATAA
neuron_weights[0][2] => comb.DATAA
neuron_weights[0][3] => comb.DATAA
neuron_weights[0][4] => comb.DATAA
neuron_weights[0][5] => comb.DATAA
neuron_weights[0][6] => comb.DATAA
neuron_weights[0][7] => comb.DATAA
neuron_weights[0][8] => comb.DATAA
neuron_weights[0][9] => comb.DATAA
neuron_weights[0][10] => comb.DATAA
neuron_weights[0][11] => comb.DATAA
neuron_weights[0][12] => comb.DATAA
neuron_weights[0][13] => comb.DATAA
neuron_weights[0][14] => comb.DATAA
neuron_weights[0][15] => comb.DATAA
neuron_weights[0][16] => comb.DATAA
neuron_weights[0][17] => comb.DATAA
neuron_weights[0][18] => comb.DATAA
neuron_weights[0][19] => comb.DATAA
neuron_weights[0][20] => comb.DATAA
neuron_weights[0][21] => comb.DATAA
neuron_weights[0][22] => comb.DATAA
neuron_weights[0][23] => comb.DATAA
neuron_weights[0][24] => comb.DATAA
neuron_weights[0][25] => comb.DATAA
neuron_weights[0][26] => comb.DATAA
neuron_weights[0][27] => comb.DATAA
neuron_weights[0][28] => comb.DATAA
neuron_weights[0][29] => comb.DATAA
neuron_weights[0][30] => comb.DATAA
neuron_weights[0][31] => comb.DATAA
neuron_bias[0] => Add1.IN32
neuron_bias[1] => Add1.IN31
neuron_bias[2] => Add1.IN30
neuron_bias[3] => Add1.IN29
neuron_bias[4] => Add1.IN28
neuron_bias[5] => Add1.IN27
neuron_bias[6] => Add1.IN26
neuron_bias[7] => Add1.IN25
neuron_bias[8] => Add1.IN24
neuron_bias[9] => Add1.IN23
neuron_bias[10] => Add1.IN22
neuron_bias[11] => Add1.IN21
neuron_bias[12] => Add1.IN20
neuron_bias[13] => Add1.IN19
neuron_bias[14] => Add1.IN18
neuron_bias[15] => Add1.IN17
neuron_bias[16] => Add1.IN16
neuron_bias[17] => Add1.IN15
neuron_bias[18] => Add1.IN14
neuron_bias[19] => Add1.IN13
neuron_bias[20] => Add1.IN12
neuron_bias[21] => Add1.IN11
neuron_bias[22] => Add1.IN10
neuron_bias[23] => Add1.IN9
neuron_bias[24] => Add1.IN8
neuron_bias[25] => Add1.IN7
neuron_bias[26] => Add1.IN6
neuron_bias[27] => Add1.IN5
neuron_bias[28] => Add1.IN4
neuron_bias[29] => Add1.IN3
neuron_bias[30] => Add1.IN2
neuron_bias[31] => Add1.IN1
neuron_ready_out => mult_reduce_ready_out.IN1
neuron_valid_out <= neuron_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[0] <= neuron_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[1] <= neuron_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[2] <= neuron_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[3] <= neuron_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[4] <= neuron_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[5] <= neuron_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[6] <= neuron_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[7] <= neuron_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[8] <= neuron_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[9] <= neuron_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[10] <= neuron_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[11] <= neuron_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[12] <= neuron_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[13] <= neuron_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[14] <= neuron_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[15] <= neuron_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[16] <= neuron_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[17] <= neuron_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[18] <= neuron_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[19] <= neuron_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[20] <= neuron_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[21] <= neuron_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[22] <= neuron_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[23] <= neuron_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[24] <= neuron_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[25] <= neuron_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[26] <= neuron_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[27] <= neuron_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[28] <= neuron_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[29] <= neuron_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[30] <= neuron_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neuron_data_out[31] <= neuron_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial
clk => parallel_reg[1][0].CLK
clk => parallel_reg[1][1].CLK
clk => parallel_reg[1][2].CLK
clk => parallel_reg[1][3].CLK
clk => parallel_reg[1][4].CLK
clk => parallel_reg[1][5].CLK
clk => parallel_reg[1][6].CLK
clk => parallel_reg[1][7].CLK
clk => parallel_reg[1][8].CLK
clk => parallel_reg[1][9].CLK
clk => parallel_reg[1][10].CLK
clk => parallel_reg[1][11].CLK
clk => parallel_reg[1][12].CLK
clk => parallel_reg[1][13].CLK
clk => parallel_reg[1][14].CLK
clk => parallel_reg[1][15].CLK
clk => parallel_reg[1][16].CLK
clk => parallel_reg[1][17].CLK
clk => parallel_reg[1][18].CLK
clk => parallel_reg[1][19].CLK
clk => parallel_reg[1][20].CLK
clk => parallel_reg[1][21].CLK
clk => parallel_reg[1][22].CLK
clk => parallel_reg[1][23].CLK
clk => parallel_reg[1][24].CLK
clk => parallel_reg[1][25].CLK
clk => parallel_reg[1][26].CLK
clk => parallel_reg[1][27].CLK
clk => parallel_reg[1][28].CLK
clk => parallel_reg[1][29].CLK
clk => parallel_reg[1][30].CLK
clk => parallel_reg[1][31].CLK
clk => parallel_reg[0][0].CLK
clk => parallel_reg[0][1].CLK
clk => parallel_reg[0][2].CLK
clk => parallel_reg[0][3].CLK
clk => parallel_reg[0][4].CLK
clk => parallel_reg[0][5].CLK
clk => parallel_reg[0][6].CLK
clk => parallel_reg[0][7].CLK
clk => parallel_reg[0][8].CLK
clk => parallel_reg[0][9].CLK
clk => parallel_reg[0][10].CLK
clk => parallel_reg[0][11].CLK
clk => parallel_reg[0][12].CLK
clk => parallel_reg[0][13].CLK
clk => parallel_reg[0][14].CLK
clk => parallel_reg[0][15].CLK
clk => parallel_reg[0][16].CLK
clk => parallel_reg[0][17].CLK
clk => parallel_reg[0][18].CLK
clk => parallel_reg[0][19].CLK
clk => parallel_reg[0][20].CLK
clk => parallel_reg[0][21].CLK
clk => parallel_reg[0][22].CLK
clk => parallel_reg[0][23].CLK
clk => parallel_reg[0][24].CLK
clk => parallel_reg[0][25].CLK
clk => parallel_reg[0][26].CLK
clk => parallel_reg[0][27].CLK
clk => parallel_reg[0][28].CLK
clk => parallel_reg[0][29].CLK
clk => parallel_reg[0][30].CLK
clk => parallel_reg[0][31].CLK
clk => p2s_valid_out~reg0.CLK
clk => p2s_serial_out[0]~reg0.CLK
clk => p2s_serial_out[1]~reg0.CLK
clk => p2s_serial_out[2]~reg0.CLK
clk => p2s_serial_out[3]~reg0.CLK
clk => p2s_serial_out[4]~reg0.CLK
clk => p2s_serial_out[5]~reg0.CLK
clk => p2s_serial_out[6]~reg0.CLK
clk => p2s_serial_out[7]~reg0.CLK
clk => p2s_serial_out[8]~reg0.CLK
clk => p2s_serial_out[9]~reg0.CLK
clk => p2s_serial_out[10]~reg0.CLK
clk => p2s_serial_out[11]~reg0.CLK
clk => p2s_serial_out[12]~reg0.CLK
clk => p2s_serial_out[13]~reg0.CLK
clk => p2s_serial_out[14]~reg0.CLK
clk => p2s_serial_out[15]~reg0.CLK
clk => p2s_serial_out[16]~reg0.CLK
clk => p2s_serial_out[17]~reg0.CLK
clk => p2s_serial_out[18]~reg0.CLK
clk => p2s_serial_out[19]~reg0.CLK
clk => p2s_serial_out[20]~reg0.CLK
clk => p2s_serial_out[21]~reg0.CLK
clk => p2s_serial_out[22]~reg0.CLK
clk => p2s_serial_out[23]~reg0.CLK
clk => p2s_serial_out[24]~reg0.CLK
clk => p2s_serial_out[25]~reg0.CLK
clk => p2s_serial_out[26]~reg0.CLK
clk => p2s_serial_out[27]~reg0.CLK
clk => p2s_serial_out[28]~reg0.CLK
clk => p2s_serial_out[29]~reg0.CLK
clk => p2s_serial_out[30]~reg0.CLK
clk => p2s_serial_out[31]~reg0.CLK
clk => count[0].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_serial_out.OUTPUTSELECT
rst => p2s_valid_out.OUTPUTSELECT
rst => parallel_reg[1][11].ENA
rst => parallel_reg[1][10].ENA
rst => parallel_reg[1][9].ENA
rst => parallel_reg[1][8].ENA
rst => parallel_reg[1][7].ENA
rst => parallel_reg[1][6].ENA
rst => parallel_reg[1][5].ENA
rst => parallel_reg[1][4].ENA
rst => parallel_reg[1][3].ENA
rst => parallel_reg[1][2].ENA
rst => parallel_reg[1][1].ENA
rst => parallel_reg[1][0].ENA
rst => parallel_reg[1][12].ENA
rst => parallel_reg[1][13].ENA
rst => parallel_reg[1][14].ENA
rst => parallel_reg[1][15].ENA
rst => parallel_reg[1][16].ENA
rst => parallel_reg[1][17].ENA
rst => parallel_reg[1][18].ENA
rst => parallel_reg[1][19].ENA
rst => parallel_reg[1][20].ENA
rst => parallel_reg[1][21].ENA
rst => parallel_reg[1][22].ENA
rst => parallel_reg[1][23].ENA
rst => parallel_reg[1][24].ENA
rst => parallel_reg[1][25].ENA
rst => parallel_reg[1][26].ENA
rst => parallel_reg[1][27].ENA
rst => parallel_reg[1][28].ENA
rst => parallel_reg[1][29].ENA
rst => parallel_reg[1][30].ENA
rst => parallel_reg[1][31].ENA
rst => parallel_reg[0][0].ENA
rst => parallel_reg[0][1].ENA
rst => parallel_reg[0][2].ENA
rst => parallel_reg[0][3].ENA
rst => parallel_reg[0][4].ENA
rst => parallel_reg[0][5].ENA
rst => parallel_reg[0][6].ENA
rst => parallel_reg[0][7].ENA
rst => parallel_reg[0][8].ENA
rst => parallel_reg[0][9].ENA
rst => parallel_reg[0][10].ENA
rst => parallel_reg[0][11].ENA
rst => parallel_reg[0][12].ENA
rst => parallel_reg[0][13].ENA
rst => parallel_reg[0][14].ENA
rst => parallel_reg[0][15].ENA
rst => parallel_reg[0][16].ENA
rst => parallel_reg[0][17].ENA
rst => parallel_reg[0][18].ENA
rst => parallel_reg[0][19].ENA
rst => parallel_reg[0][20].ENA
rst => parallel_reg[0][21].ENA
rst => parallel_reg[0][22].ENA
rst => parallel_reg[0][23].ENA
rst => parallel_reg[0][24].ENA
rst => parallel_reg[0][25].ENA
rst => parallel_reg[0][26].ENA
rst => parallel_reg[0][27].ENA
rst => parallel_reg[0][28].ENA
rst => parallel_reg[0][29].ENA
rst => parallel_reg[0][30].ENA
rst => parallel_reg[0][31].ENA
p2s_ready_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => next_state.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_valid_in => parallel_reg.OUTPUTSELECT
p2s_parallel_in[1][0] => parallel_reg.DATAB
p2s_parallel_in[1][1] => parallel_reg.DATAB
p2s_parallel_in[1][2] => parallel_reg.DATAB
p2s_parallel_in[1][3] => parallel_reg.DATAB
p2s_parallel_in[1][4] => parallel_reg.DATAB
p2s_parallel_in[1][5] => parallel_reg.DATAB
p2s_parallel_in[1][6] => parallel_reg.DATAB
p2s_parallel_in[1][7] => parallel_reg.DATAB
p2s_parallel_in[1][8] => parallel_reg.DATAB
p2s_parallel_in[1][9] => parallel_reg.DATAB
p2s_parallel_in[1][10] => parallel_reg.DATAB
p2s_parallel_in[1][11] => parallel_reg.DATAB
p2s_parallel_in[1][12] => parallel_reg.DATAB
p2s_parallel_in[1][13] => parallel_reg.DATAB
p2s_parallel_in[1][14] => parallel_reg.DATAB
p2s_parallel_in[1][15] => parallel_reg.DATAB
p2s_parallel_in[1][16] => parallel_reg.DATAB
p2s_parallel_in[1][17] => parallel_reg.DATAB
p2s_parallel_in[1][18] => parallel_reg.DATAB
p2s_parallel_in[1][19] => parallel_reg.DATAB
p2s_parallel_in[1][20] => parallel_reg.DATAB
p2s_parallel_in[1][21] => parallel_reg.DATAB
p2s_parallel_in[1][22] => parallel_reg.DATAB
p2s_parallel_in[1][23] => parallel_reg.DATAB
p2s_parallel_in[1][24] => parallel_reg.DATAB
p2s_parallel_in[1][25] => parallel_reg.DATAB
p2s_parallel_in[1][26] => parallel_reg.DATAB
p2s_parallel_in[1][27] => parallel_reg.DATAB
p2s_parallel_in[1][28] => parallel_reg.DATAB
p2s_parallel_in[1][29] => parallel_reg.DATAB
p2s_parallel_in[1][30] => parallel_reg.DATAB
p2s_parallel_in[1][31] => parallel_reg.DATAB
p2s_parallel_in[0][0] => parallel_reg.DATAB
p2s_parallel_in[0][1] => parallel_reg.DATAB
p2s_parallel_in[0][2] => parallel_reg.DATAB
p2s_parallel_in[0][3] => parallel_reg.DATAB
p2s_parallel_in[0][4] => parallel_reg.DATAB
p2s_parallel_in[0][5] => parallel_reg.DATAB
p2s_parallel_in[0][6] => parallel_reg.DATAB
p2s_parallel_in[0][7] => parallel_reg.DATAB
p2s_parallel_in[0][8] => parallel_reg.DATAB
p2s_parallel_in[0][9] => parallel_reg.DATAB
p2s_parallel_in[0][10] => parallel_reg.DATAB
p2s_parallel_in[0][11] => parallel_reg.DATAB
p2s_parallel_in[0][12] => parallel_reg.DATAB
p2s_parallel_in[0][13] => parallel_reg.DATAB
p2s_parallel_in[0][14] => parallel_reg.DATAB
p2s_parallel_in[0][15] => parallel_reg.DATAB
p2s_parallel_in[0][16] => parallel_reg.DATAB
p2s_parallel_in[0][17] => parallel_reg.DATAB
p2s_parallel_in[0][18] => parallel_reg.DATAB
p2s_parallel_in[0][19] => parallel_reg.DATAB
p2s_parallel_in[0][20] => parallel_reg.DATAB
p2s_parallel_in[0][21] => parallel_reg.DATAB
p2s_parallel_in[0][22] => parallel_reg.DATAB
p2s_parallel_in[0][23] => parallel_reg.DATAB
p2s_parallel_in[0][24] => parallel_reg.DATAB
p2s_parallel_in[0][25] => parallel_reg.DATAB
p2s_parallel_in[0][26] => parallel_reg.DATAB
p2s_parallel_in[0][27] => parallel_reg.DATAB
p2s_parallel_in[0][28] => parallel_reg.DATAB
p2s_parallel_in[0][29] => parallel_reg.DATAB
p2s_parallel_in[0][30] => parallel_reg.DATAB
p2s_parallel_in[0][31] => parallel_reg.DATAB
p2s_ready_out => always1.IN1
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => next_state.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => p2s_serial_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_ready_out => p2s_valid_out.OUTPUTSELECT
p2s_ready_out => count.OUTPUTSELECT
p2s_valid_out <= p2s_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[0] <= p2s_serial_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[1] <= p2s_serial_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[2] <= p2s_serial_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[3] <= p2s_serial_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[4] <= p2s_serial_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[5] <= p2s_serial_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[6] <= p2s_serial_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[7] <= p2s_serial_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[8] <= p2s_serial_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[9] <= p2s_serial_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[10] <= p2s_serial_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[11] <= p2s_serial_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[12] <= p2s_serial_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[13] <= p2s_serial_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[14] <= p2s_serial_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[15] <= p2s_serial_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[16] <= p2s_serial_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[17] <= p2s_serial_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[18] <= p2s_serial_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[19] <= p2s_serial_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[20] <= p2s_serial_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[21] <= p2s_serial_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[22] <= p2s_serial_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[23] <= p2s_serial_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[24] <= p2s_serial_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[25] <= p2s_serial_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[26] <= p2s_serial_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[27] <= p2s_serial_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[28] <= p2s_serial_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[29] <= p2s_serial_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[30] <= p2s_serial_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2s_serial_out[31] <= p2s_serial_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce
clk => clk.IN1
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => valid_in_pipe.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => accumulator.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => mult_reduce_valid_out.OUTPUTSELECT
rst => mult_reduce_ready_in.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
rst => mult_reduce_result_out.OUTPUTSELECT
mult_reduce_ready_in <= mult_reduce_ready_in.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_valid_in => valid_in_pipe.DATAB
mult_reduce_dataa_in[0] => mult_reduce_dataa_in[0].IN1
mult_reduce_dataa_in[1] => mult_reduce_dataa_in[1].IN1
mult_reduce_dataa_in[2] => mult_reduce_dataa_in[2].IN1
mult_reduce_dataa_in[3] => mult_reduce_dataa_in[3].IN1
mult_reduce_dataa_in[4] => mult_reduce_dataa_in[4].IN1
mult_reduce_dataa_in[5] => mult_reduce_dataa_in[5].IN1
mult_reduce_dataa_in[6] => mult_reduce_dataa_in[6].IN1
mult_reduce_dataa_in[7] => mult_reduce_dataa_in[7].IN1
mult_reduce_dataa_in[8] => mult_reduce_dataa_in[8].IN1
mult_reduce_dataa_in[9] => mult_reduce_dataa_in[9].IN1
mult_reduce_dataa_in[10] => mult_reduce_dataa_in[10].IN1
mult_reduce_dataa_in[11] => mult_reduce_dataa_in[11].IN1
mult_reduce_dataa_in[12] => mult_reduce_dataa_in[12].IN1
mult_reduce_dataa_in[13] => mult_reduce_dataa_in[13].IN1
mult_reduce_dataa_in[14] => mult_reduce_dataa_in[14].IN1
mult_reduce_dataa_in[15] => mult_reduce_dataa_in[15].IN1
mult_reduce_dataa_in[16] => mult_reduce_dataa_in[16].IN1
mult_reduce_dataa_in[17] => mult_reduce_dataa_in[17].IN1
mult_reduce_dataa_in[18] => mult_reduce_dataa_in[18].IN1
mult_reduce_dataa_in[19] => mult_reduce_dataa_in[19].IN1
mult_reduce_dataa_in[20] => mult_reduce_dataa_in[20].IN1
mult_reduce_dataa_in[21] => mult_reduce_dataa_in[21].IN1
mult_reduce_dataa_in[22] => mult_reduce_dataa_in[22].IN1
mult_reduce_dataa_in[23] => mult_reduce_dataa_in[23].IN1
mult_reduce_dataa_in[24] => mult_reduce_dataa_in[24].IN1
mult_reduce_dataa_in[25] => mult_reduce_dataa_in[25].IN1
mult_reduce_dataa_in[26] => mult_reduce_dataa_in[26].IN1
mult_reduce_dataa_in[27] => mult_reduce_dataa_in[27].IN1
mult_reduce_dataa_in[28] => mult_reduce_dataa_in[28].IN1
mult_reduce_dataa_in[29] => mult_reduce_dataa_in[29].IN1
mult_reduce_dataa_in[30] => mult_reduce_dataa_in[30].IN1
mult_reduce_dataa_in[31] => mult_reduce_dataa_in[31].IN1
mult_reduce_datab_in[0] => mult_reduce_datab_in[0].IN1
mult_reduce_datab_in[1] => mult_reduce_datab_in[1].IN1
mult_reduce_datab_in[2] => mult_reduce_datab_in[2].IN1
mult_reduce_datab_in[3] => mult_reduce_datab_in[3].IN1
mult_reduce_datab_in[4] => mult_reduce_datab_in[4].IN1
mult_reduce_datab_in[5] => mult_reduce_datab_in[5].IN1
mult_reduce_datab_in[6] => mult_reduce_datab_in[6].IN1
mult_reduce_datab_in[7] => mult_reduce_datab_in[7].IN1
mult_reduce_datab_in[8] => mult_reduce_datab_in[8].IN1
mult_reduce_datab_in[9] => mult_reduce_datab_in[9].IN1
mult_reduce_datab_in[10] => mult_reduce_datab_in[10].IN1
mult_reduce_datab_in[11] => mult_reduce_datab_in[11].IN1
mult_reduce_datab_in[12] => mult_reduce_datab_in[12].IN1
mult_reduce_datab_in[13] => mult_reduce_datab_in[13].IN1
mult_reduce_datab_in[14] => mult_reduce_datab_in[14].IN1
mult_reduce_datab_in[15] => mult_reduce_datab_in[15].IN1
mult_reduce_datab_in[16] => mult_reduce_datab_in[16].IN1
mult_reduce_datab_in[17] => mult_reduce_datab_in[17].IN1
mult_reduce_datab_in[18] => mult_reduce_datab_in[18].IN1
mult_reduce_datab_in[19] => mult_reduce_datab_in[19].IN1
mult_reduce_datab_in[20] => mult_reduce_datab_in[20].IN1
mult_reduce_datab_in[21] => mult_reduce_datab_in[21].IN1
mult_reduce_datab_in[22] => mult_reduce_datab_in[22].IN1
mult_reduce_datab_in[23] => mult_reduce_datab_in[23].IN1
mult_reduce_datab_in[24] => mult_reduce_datab_in[24].IN1
mult_reduce_datab_in[25] => mult_reduce_datab_in[25].IN1
mult_reduce_datab_in[26] => mult_reduce_datab_in[26].IN1
mult_reduce_datab_in[27] => mult_reduce_datab_in[27].IN1
mult_reduce_datab_in[28] => mult_reduce_datab_in[28].IN1
mult_reduce_datab_in[29] => mult_reduce_datab_in[29].IN1
mult_reduce_datab_in[30] => mult_reduce_datab_in[30].IN1
mult_reduce_datab_in[31] => mult_reduce_datab_in[31].IN1
mult_reduce_ready_out => always1.IN1
mult_reduce_valid_out <= mult_reduce_valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[0] <= mult_reduce_result_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[1] <= mult_reduce_result_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[2] <= mult_reduce_result_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[3] <= mult_reduce_result_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[4] <= mult_reduce_result_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[5] <= mult_reduce_result_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[6] <= mult_reduce_result_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[7] <= mult_reduce_result_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[8] <= mult_reduce_result_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[9] <= mult_reduce_result_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[10] <= mult_reduce_result_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[11] <= mult_reduce_result_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[12] <= mult_reduce_result_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[13] <= mult_reduce_result_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[14] <= mult_reduce_result_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[15] <= mult_reduce_result_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[16] <= mult_reduce_result_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[17] <= mult_reduce_result_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[18] <= mult_reduce_result_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[19] <= mult_reduce_result_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[20] <= mult_reduce_result_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[21] <= mult_reduce_result_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[22] <= mult_reduce_result_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[23] <= mult_reduce_result_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[24] <= mult_reduce_result_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[25] <= mult_reduce_result_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[26] <= mult_reduce_result_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[27] <= mult_reduce_result_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[28] <= mult_reduce_result_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[29] <= mult_reduce_result_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[30] <= mult_reduce_result_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[31] <= mult_reduce_result_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[32] <= mult_reduce_result_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[33] <= mult_reduce_result_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[34] <= mult_reduce_result_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[35] <= mult_reduce_result_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[36] <= mult_reduce_result_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[37] <= mult_reduce_result_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[38] <= mult_reduce_result_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[39] <= mult_reduce_result_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[40] <= mult_reduce_result_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[41] <= mult_reduce_result_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[42] <= mult_reduce_result_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[43] <= mult_reduce_result_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[44] <= mult_reduce_result_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[45] <= mult_reduce_result_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[46] <= mult_reduce_result_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[47] <= mult_reduce_result_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[48] <= mult_reduce_result_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[49] <= mult_reduce_result_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[50] <= mult_reduce_result_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[51] <= mult_reduce_result_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[52] <= mult_reduce_result_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[53] <= mult_reduce_result_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[54] <= mult_reduce_result_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[55] <= mult_reduce_result_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[56] <= mult_reduce_result_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[57] <= mult_reduce_result_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[58] <= mult_reduce_result_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[59] <= mult_reduce_result_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[60] <= mult_reduce_result_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[61] <= mult_reduce_result_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[62] <= mult_reduce_result_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_reduce_result_out[63] <= mult_reduce_result_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
dataa[0] => mult_0ms:auto_generated.dataa[0]
dataa[1] => mult_0ms:auto_generated.dataa[1]
dataa[2] => mult_0ms:auto_generated.dataa[2]
dataa[3] => mult_0ms:auto_generated.dataa[3]
dataa[4] => mult_0ms:auto_generated.dataa[4]
dataa[5] => mult_0ms:auto_generated.dataa[5]
dataa[6] => mult_0ms:auto_generated.dataa[6]
dataa[7] => mult_0ms:auto_generated.dataa[7]
dataa[8] => mult_0ms:auto_generated.dataa[8]
dataa[9] => mult_0ms:auto_generated.dataa[9]
dataa[10] => mult_0ms:auto_generated.dataa[10]
dataa[11] => mult_0ms:auto_generated.dataa[11]
dataa[12] => mult_0ms:auto_generated.dataa[12]
dataa[13] => mult_0ms:auto_generated.dataa[13]
dataa[14] => mult_0ms:auto_generated.dataa[14]
dataa[15] => mult_0ms:auto_generated.dataa[15]
dataa[16] => mult_0ms:auto_generated.dataa[16]
dataa[17] => mult_0ms:auto_generated.dataa[17]
dataa[18] => mult_0ms:auto_generated.dataa[18]
dataa[19] => mult_0ms:auto_generated.dataa[19]
dataa[20] => mult_0ms:auto_generated.dataa[20]
dataa[21] => mult_0ms:auto_generated.dataa[21]
dataa[22] => mult_0ms:auto_generated.dataa[22]
dataa[23] => mult_0ms:auto_generated.dataa[23]
dataa[24] => mult_0ms:auto_generated.dataa[24]
dataa[25] => mult_0ms:auto_generated.dataa[25]
dataa[26] => mult_0ms:auto_generated.dataa[26]
dataa[27] => mult_0ms:auto_generated.dataa[27]
dataa[28] => mult_0ms:auto_generated.dataa[28]
dataa[29] => mult_0ms:auto_generated.dataa[29]
dataa[30] => mult_0ms:auto_generated.dataa[30]
dataa[31] => mult_0ms:auto_generated.dataa[31]
datab[0] => mult_0ms:auto_generated.datab[0]
datab[1] => mult_0ms:auto_generated.datab[1]
datab[2] => mult_0ms:auto_generated.datab[2]
datab[3] => mult_0ms:auto_generated.datab[3]
datab[4] => mult_0ms:auto_generated.datab[4]
datab[5] => mult_0ms:auto_generated.datab[5]
datab[6] => mult_0ms:auto_generated.datab[6]
datab[7] => mult_0ms:auto_generated.datab[7]
datab[8] => mult_0ms:auto_generated.datab[8]
datab[9] => mult_0ms:auto_generated.datab[9]
datab[10] => mult_0ms:auto_generated.datab[10]
datab[11] => mult_0ms:auto_generated.datab[11]
datab[12] => mult_0ms:auto_generated.datab[12]
datab[13] => mult_0ms:auto_generated.datab[13]
datab[14] => mult_0ms:auto_generated.datab[14]
datab[15] => mult_0ms:auto_generated.datab[15]
datab[16] => mult_0ms:auto_generated.datab[16]
datab[17] => mult_0ms:auto_generated.datab[17]
datab[18] => mult_0ms:auto_generated.datab[18]
datab[19] => mult_0ms:auto_generated.datab[19]
datab[20] => mult_0ms:auto_generated.datab[20]
datab[21] => mult_0ms:auto_generated.datab[21]
datab[22] => mult_0ms:auto_generated.datab[22]
datab[23] => mult_0ms:auto_generated.datab[23]
datab[24] => mult_0ms:auto_generated.datab[24]
datab[25] => mult_0ms:auto_generated.datab[25]
datab[26] => mult_0ms:auto_generated.datab[26]
datab[27] => mult_0ms:auto_generated.datab[27]
datab[28] => mult_0ms:auto_generated.datab[28]
datab[29] => mult_0ms:auto_generated.datab[29]
datab[30] => mult_0ms:auto_generated.datab[30]
datab[31] => mult_0ms:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_0ms:auto_generated.clock
clken => mult_0ms:auto_generated.clken
result[0] <= mult_0ms:auto_generated.result[0]
result[1] <= mult_0ms:auto_generated.result[1]
result[2] <= mult_0ms:auto_generated.result[2]
result[3] <= mult_0ms:auto_generated.result[3]
result[4] <= mult_0ms:auto_generated.result[4]
result[5] <= mult_0ms:auto_generated.result[5]
result[6] <= mult_0ms:auto_generated.result[6]
result[7] <= mult_0ms:auto_generated.result[7]
result[8] <= mult_0ms:auto_generated.result[8]
result[9] <= mult_0ms:auto_generated.result[9]
result[10] <= mult_0ms:auto_generated.result[10]
result[11] <= mult_0ms:auto_generated.result[11]
result[12] <= mult_0ms:auto_generated.result[12]
result[13] <= mult_0ms:auto_generated.result[13]
result[14] <= mult_0ms:auto_generated.result[14]
result[15] <= mult_0ms:auto_generated.result[15]
result[16] <= mult_0ms:auto_generated.result[16]
result[17] <= mult_0ms:auto_generated.result[17]
result[18] <= mult_0ms:auto_generated.result[18]
result[19] <= mult_0ms:auto_generated.result[19]
result[20] <= mult_0ms:auto_generated.result[20]
result[21] <= mult_0ms:auto_generated.result[21]
result[22] <= mult_0ms:auto_generated.result[22]
result[23] <= mult_0ms:auto_generated.result[23]
result[24] <= mult_0ms:auto_generated.result[24]
result[25] <= mult_0ms:auto_generated.result[25]
result[26] <= mult_0ms:auto_generated.result[26]
result[27] <= mult_0ms:auto_generated.result[27]
result[28] <= mult_0ms:auto_generated.result[28]
result[29] <= mult_0ms:auto_generated.result[29]
result[30] <= mult_0ms:auto_generated.result[30]
result[31] <= mult_0ms:auto_generated.result[31]
result[32] <= mult_0ms:auto_generated.result[32]
result[33] <= mult_0ms:auto_generated.result[33]
result[34] <= mult_0ms:auto_generated.result[34]
result[35] <= mult_0ms:auto_generated.result[35]
result[36] <= mult_0ms:auto_generated.result[36]
result[37] <= mult_0ms:auto_generated.result[37]
result[38] <= mult_0ms:auto_generated.result[38]
result[39] <= mult_0ms:auto_generated.result[39]
result[40] <= mult_0ms:auto_generated.result[40]
result[41] <= mult_0ms:auto_generated.result[41]
result[42] <= mult_0ms:auto_generated.result[42]
result[43] <= mult_0ms:auto_generated.result[43]
result[44] <= mult_0ms:auto_generated.result[44]
result[45] <= mult_0ms:auto_generated.result[45]
result[46] <= mult_0ms:auto_generated.result[46]
result[47] <= mult_0ms:auto_generated.result[47]
result[48] <= mult_0ms:auto_generated.result[48]
result[49] <= mult_0ms:auto_generated.result[49]
result[50] <= mult_0ms:auto_generated.result[50]
result[51] <= mult_0ms:auto_generated.result[51]
result[52] <= mult_0ms:auto_generated.result[52]
result[53] <= mult_0ms:auto_generated.result[53]
result[54] <= mult_0ms:auto_generated.result[54]
result[55] <= mult_0ms:auto_generated.result[55]
result[56] <= mult_0ms:auto_generated.result[56]
result[57] <= mult_0ms:auto_generated.result[57]
result[58] <= mult_0ms:auto_generated.result[58]
result[59] <= mult_0ms:auto_generated.result[59]
result[60] <= mult_0ms:auto_generated.result[60]
result[61] <= mult_0ms:auto_generated.result[61]
result[62] <= mult_0ms:auto_generated.result[62]
result[63] <= mult_0ms:auto_generated.result[63]


|cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe33.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe35.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe39.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe41.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe48.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe51.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe54.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe57.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe60.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe63.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe66.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe69.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe75.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe78.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe81.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe87.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe90.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe93.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe99.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe102.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe105.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe111.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe114.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe117.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe123.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe126.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe129.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= dffe135.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= dffe138.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= dffe141.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= dffe147.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= dffe150.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= dffe153.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= dffe159.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= dffe162.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= dffe165.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= dffe168.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= dffe171.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= dffe174.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= dffe177.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= dffe180.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0
altpll_0_c1_clk <= adc_altpll_0:altpll_0.c1
altpll_0_locked_conduit_export <= adc_altpll_0:altpll_0.locked
altpll_0_pll_slave_read => altpll_0_pll_slave_read.IN1
altpll_0_pll_slave_write => altpll_0_pll_slave_write.IN1
altpll_0_pll_slave_address[0] => altpll_0_pll_slave_address[0].IN1
altpll_0_pll_slave_address[1] => altpll_0_pll_slave_address[1].IN1
altpll_0_pll_slave_readdata[0] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[1] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[2] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[3] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[4] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[5] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[6] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[7] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[8] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[9] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[10] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[11] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[12] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[13] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[14] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[15] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[16] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[17] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[18] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[19] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[20] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[21] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[22] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[23] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[24] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[25] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[26] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[27] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[28] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[29] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[30] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_readdata[31] <= adc_altpll_0:altpll_0.readdata
altpll_0_pll_slave_writedata[0] => altpll_0_pll_slave_writedata[0].IN1
altpll_0_pll_slave_writedata[1] => altpll_0_pll_slave_writedata[1].IN1
altpll_0_pll_slave_writedata[2] => altpll_0_pll_slave_writedata[2].IN1
altpll_0_pll_slave_writedata[3] => altpll_0_pll_slave_writedata[3].IN1
altpll_0_pll_slave_writedata[4] => altpll_0_pll_slave_writedata[4].IN1
altpll_0_pll_slave_writedata[5] => altpll_0_pll_slave_writedata[5].IN1
altpll_0_pll_slave_writedata[6] => altpll_0_pll_slave_writedata[6].IN1
altpll_0_pll_slave_writedata[7] => altpll_0_pll_slave_writedata[7].IN1
altpll_0_pll_slave_writedata[8] => altpll_0_pll_slave_writedata[8].IN1
altpll_0_pll_slave_writedata[9] => altpll_0_pll_slave_writedata[9].IN1
altpll_0_pll_slave_writedata[10] => altpll_0_pll_slave_writedata[10].IN1
altpll_0_pll_slave_writedata[11] => altpll_0_pll_slave_writedata[11].IN1
altpll_0_pll_slave_writedata[12] => altpll_0_pll_slave_writedata[12].IN1
altpll_0_pll_slave_writedata[13] => altpll_0_pll_slave_writedata[13].IN1
altpll_0_pll_slave_writedata[14] => altpll_0_pll_slave_writedata[14].IN1
altpll_0_pll_slave_writedata[15] => altpll_0_pll_slave_writedata[15].IN1
altpll_0_pll_slave_writedata[16] => altpll_0_pll_slave_writedata[16].IN1
altpll_0_pll_slave_writedata[17] => altpll_0_pll_slave_writedata[17].IN1
altpll_0_pll_slave_writedata[18] => altpll_0_pll_slave_writedata[18].IN1
altpll_0_pll_slave_writedata[19] => altpll_0_pll_slave_writedata[19].IN1
altpll_0_pll_slave_writedata[20] => altpll_0_pll_slave_writedata[20].IN1
altpll_0_pll_slave_writedata[21] => altpll_0_pll_slave_writedata[21].IN1
altpll_0_pll_slave_writedata[22] => altpll_0_pll_slave_writedata[22].IN1
altpll_0_pll_slave_writedata[23] => altpll_0_pll_slave_writedata[23].IN1
altpll_0_pll_slave_writedata[24] => altpll_0_pll_slave_writedata[24].IN1
altpll_0_pll_slave_writedata[25] => altpll_0_pll_slave_writedata[25].IN1
altpll_0_pll_slave_writedata[26] => altpll_0_pll_slave_writedata[26].IN1
altpll_0_pll_slave_writedata[27] => altpll_0_pll_slave_writedata[27].IN1
altpll_0_pll_slave_writedata[28] => altpll_0_pll_slave_writedata[28].IN1
altpll_0_pll_slave_writedata[29] => altpll_0_pll_slave_writedata[29].IN1
altpll_0_pll_slave_writedata[30] => altpll_0_pll_slave_writedata[30].IN1
altpll_0_pll_slave_writedata[31] => altpll_0_pll_slave_writedata[31].IN1
clk_clk => clk_clk.IN2
modular_adc_0_adc_pll_locked_export => modular_adc_0_adc_pll_locked_export.IN1
modular_adc_0_clock_clk => modular_adc_0_clock_clk.IN1
modular_adc_0_command_valid => modular_adc_0_command_valid.IN1
modular_adc_0_command_channel[0] => modular_adc_0_command_channel[0].IN1
modular_adc_0_command_channel[1] => modular_adc_0_command_channel[1].IN1
modular_adc_0_command_channel[2] => modular_adc_0_command_channel[2].IN1
modular_adc_0_command_channel[3] => modular_adc_0_command_channel[3].IN1
modular_adc_0_command_channel[4] => modular_adc_0_command_channel[4].IN1
modular_adc_0_command_startofpacket => modular_adc_0_command_startofpacket.IN1
modular_adc_0_command_endofpacket => modular_adc_0_command_endofpacket.IN1
modular_adc_0_command_ready <= adc_modular_adc_0:modular_adc_0.command_ready
modular_adc_0_reset_sink_reset_n => modular_adc_0_reset_sink_reset_n.IN1
modular_adc_0_response_valid <= adc_modular_adc_0:modular_adc_0.response_valid
modular_adc_0_response_channel[0] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[1] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[2] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[3] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[4] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_data[0] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[1] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[2] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[3] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[4] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[5] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[6] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[7] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[8] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[9] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[10] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[11] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_startofpacket <= adc_modular_adc_0:modular_adc_0.response_startofpacket
modular_adc_0_response_endofpacket <= adc_modular_adc_0:modular_adc_0.response_endofpacket
reset_reset_n => _.IN1


|cnn_vibration_monitor_10M08|adc:u0|adc_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= adc_altpll_0_altpll_6b92:sd1.clk
c1 <= adc_altpll_0_altpll_6b92:sd1.clk
c2 <= adc_altpll_0_altpll_6b92:sd1.clk
c3 <= adc_altpll_0_altpll_6b92:sd1.clk
c4 <= adc_altpll_0_altpll_6b92:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|cnn_vibration_monitor_10M08|adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= adc_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|cnn_vibration_monitor_10M08|adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_stdsync_sv6:stdsync2|adc_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN5
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN5
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN5
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN5
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN5
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_do61:auto_generated.data[0]
data[1] => scfifo_do61:auto_generated.data[1]
data[2] => scfifo_do61:auto_generated.data[2]
data[3] => scfifo_do61:auto_generated.data[3]
data[4] => scfifo_do61:auto_generated.data[4]
data[5] => scfifo_do61:auto_generated.data[5]
data[6] => scfifo_do61:auto_generated.data[6]
data[7] => scfifo_do61:auto_generated.data[7]
data[8] => scfifo_do61:auto_generated.data[8]
data[9] => scfifo_do61:auto_generated.data[9]
data[10] => scfifo_do61:auto_generated.data[10]
data[11] => scfifo_do61:auto_generated.data[11]
q[0] <= scfifo_do61:auto_generated.q[0]
q[1] <= scfifo_do61:auto_generated.q[1]
q[2] <= scfifo_do61:auto_generated.q[2]
q[3] <= scfifo_do61:auto_generated.q[3]
q[4] <= scfifo_do61:auto_generated.q[4]
q[5] <= scfifo_do61:auto_generated.q[5]
q[6] <= scfifo_do61:auto_generated.q[6]
q[7] <= scfifo_do61:auto_generated.q[7]
q[8] <= scfifo_do61:auto_generated.q[8]
q[9] <= scfifo_do61:auto_generated.q[9]
q[10] <= scfifo_do61:auto_generated.q[10]
q[11] <= scfifo_do61:auto_generated.q[11]
wrreq => scfifo_do61:auto_generated.wrreq
rdreq => scfifo_do61:auto_generated.rdreq
clock => scfifo_do61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_do61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_do61:auto_generated.empty
full <= scfifo_do61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated
clock => a_dpfifo_3k41:dpfifo.clock
data[0] => a_dpfifo_3k41:dpfifo.data[0]
data[1] => a_dpfifo_3k41:dpfifo.data[1]
data[2] => a_dpfifo_3k41:dpfifo.data[2]
data[3] => a_dpfifo_3k41:dpfifo.data[3]
data[4] => a_dpfifo_3k41:dpfifo.data[4]
data[5] => a_dpfifo_3k41:dpfifo.data[5]
data[6] => a_dpfifo_3k41:dpfifo.data[6]
data[7] => a_dpfifo_3k41:dpfifo.data[7]
data[8] => a_dpfifo_3k41:dpfifo.data[8]
data[9] => a_dpfifo_3k41:dpfifo.data[9]
data[10] => a_dpfifo_3k41:dpfifo.data[10]
data[11] => a_dpfifo_3k41:dpfifo.data[11]
empty <= a_dpfifo_3k41:dpfifo.empty
full <= a_dpfifo_3k41:dpfifo.full
q[0] <= a_dpfifo_3k41:dpfifo.q[0]
q[1] <= a_dpfifo_3k41:dpfifo.q[1]
q[2] <= a_dpfifo_3k41:dpfifo.q[2]
q[3] <= a_dpfifo_3k41:dpfifo.q[3]
q[4] <= a_dpfifo_3k41:dpfifo.q[4]
q[5] <= a_dpfifo_3k41:dpfifo.q[5]
q[6] <= a_dpfifo_3k41:dpfifo.q[6]
q[7] <= a_dpfifo_3k41:dpfifo.q[7]
q[8] <= a_dpfifo_3k41:dpfifo.q[8]
q[9] <= a_dpfifo_3k41:dpfifo.q[9]
q[10] <= a_dpfifo_3k41:dpfifo.q[10]
q[11] <= a_dpfifo_3k41:dpfifo.q[11]
rdreq => a_dpfifo_3k41:dpfifo.rreq
sclr => a_dpfifo_3k41:dpfifo.sclr
wrreq => a_dpfifo_3k41:dpfifo.wreq


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rmn1:FIFOram.clock0
clock => altsyncram_rmn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rmn1:FIFOram.data_a[0]
data[1] => altsyncram_rmn1:FIFOram.data_a[1]
data[2] => altsyncram_rmn1:FIFOram.data_a[2]
data[3] => altsyncram_rmn1:FIFOram.data_a[3]
data[4] => altsyncram_rmn1:FIFOram.data_a[4]
data[5] => altsyncram_rmn1:FIFOram.data_a[5]
data[6] => altsyncram_rmn1:FIFOram.data_a[6]
data[7] => altsyncram_rmn1:FIFOram.data_a[7]
data[8] => altsyncram_rmn1:FIFOram.data_a[8]
data[9] => altsyncram_rmn1:FIFOram.data_a[9]
data[10] => altsyncram_rmn1:FIFOram.data_a[10]
data[11] => altsyncram_rmn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rmn1:FIFOram.q_b[0]
q[1] <= altsyncram_rmn1:FIFOram.q_b[1]
q[2] <= altsyncram_rmn1:FIFOram.q_b[2]
q[3] <= altsyncram_rmn1:FIFOram.q_b[3]
q[4] <= altsyncram_rmn1:FIFOram.q_b[4]
q[5] <= altsyncram_rmn1:FIFOram.q_b[5]
q[6] <= altsyncram_rmn1:FIFOram.q_b[6]
q[7] <= altsyncram_rmn1:FIFOram.q_b[7]
q[8] <= altsyncram_rmn1:FIFOram.q_b[8]
q[9] <= altsyncram_rmn1:FIFOram.q_b[9]
q[10] <= altsyncram_rmn1:FIFOram.q_b[10]
q[11] <= altsyncram_rmn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|cnn_vibration_monitor_10M08|adc:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|cnn_vibration_monitor_10M08|adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|cnn_vibration_monitor_10M08|adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


