strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f44234a7850>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44234a7350>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f44234a7ad0>",
		fillcolor=turquoise,
		label="22:BL
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44234a7090>]",
		style=filled,
		typ=Block];
	"Leaf_19:AL"	[def_var="['r_reg']",
		label="Leaf_19:AL"];
	"22:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f442344ebd0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="16:AS
r_next = (reset)? 5'b1 : r_reg ^ { r_reg[4], r_reg[3] ^ feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'r_reg', 'r_reg', 'r_reg', 'feedback_value']"];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f44234a7750>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:AS" -> "19:AL";
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f44273c5d10>",
		fillcolor=turquoise,
		label="26:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4424d3f450>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['reset']",
		label=reset,
		lineno=21];
	"21:IF" -> "26:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=21];
	"30:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f442352a250>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="30:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_19:AL" -> "16:AS";
	"Leaf_19:AL" -> "30:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f44234a4e10>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="15:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_19:AL" -> "15:AS";
	"15:AS" -> "16:AS";
}
