<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>






<div id="tb_container" style="background:#DFDCCF; border-bottom:1px solid #393939; position:relative; z-index:999999999!important">
<style>
    .adCenterClass{margin:0 auto}
</style>
<div id="tb_ad" class="adCenterClass" style="display:block!important; overflow:hidden; width:916px;">

<div id="ad_container" style="display:block!important; float:left; width:728px ">
</div>
</div>
</div>
<div id="FooterAd" style="background:#DFDCCF; border-top:1px solid #393939; clear:both; display:none; width:100%!important; position:relative; z-index:999999!important; height:90px!important"> 
<div class="adCenterClass" style="display:block!important; overflow:hidden; width:916px;">
<div id="footerAd_container" style="display:block!important; float:left; width:728px">
<iframe id="lycosFooterAdiFrame" style="border:0; display:block; float:left; height:96px; overflow:hidden; padding:0; width:750px"></iframe>
</div>
</div>
</div>


<PRE>
<B>Effective Address (EA) Calculations</b>
 
    This table lists the number of clock cycles required to calculate the
    effective address on the 8088 microprocessor.  The 80x8x processors
    require considerably fewer clock cycles to calculate effective
    addresses, so this table represents the worst-case.
 
  --------------------------------------------------------------------------
    <B>EA Component                  8088 Clocks          Example</b>
    Displacement                       6               MOV AX,ADDR
 
    Register indirect                  5               MOV AX,[BP]
        BX, BP, SI, DI
 
    Displacement + Base or Index       9               MOV AX,ADDR[BP]
        BX + Disp, BP + Disp
        SI + Disp, DI + Disp
 
    Base + Index
        BP + DI, BX + SI               7               MOV AX,[BP+DI]
        BP + SI, BX + DI               8               MOV AX,[BX+DI]
 
    Displacement + Base + Index
        BP + DI + Disp                 11              MOV AX,ADDR[BP+DI]
        BX + SI + Disp
 
        BP + SI + Disp                 12              MOV AX,ADDR[BP+SI]
        BX + DI + Disp
  --------------------------------------------------------------------------
 
       <B>Notes:</b>         Add 2 clocks for segment overrides
 
                      Each memory reference requires an additional 4 clock
                      cycles.  The <U>Transfers</U> field in the instruction
                      timing charts gives the number of memory references
                      for each instruction.
</PRE>
<HR>
<CENTER><FONT SIZE=-2>This page last updated on Fri Nov 30 10:49:50 MSK 2001 </FONT><BR>
<CENTER><FONT SIZE=-2>Copyright &copy; 1992-2001, Vitaly Filatov, Moscow, Russia<BR>
<I><A HREF="mailto:vitaly@royint.com">Webmaster</A></I></FONT></CENTER>
</body>
</HTML>
