(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-09-06T01:54:04Z")
 (DESIGN "ColorBowlRobot_G15")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ColorBowlRobot_G15")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_color_sensor.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_input.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic_echo.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_LEFT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_RIGHT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_puck.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_wheel_controller.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic_burst.clock (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_4 (2.327:2.327:2.327))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_4 (3.190:3.190:3.190))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_4 (4.160:4.160:4.160))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_4 (3.241:3.241:3.241))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_3 (3.195:3.195:3.195))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_3 (4.697:4.697:4.697))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_2 (4.743:4.743:4.743))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_3 (4.193:4.193:4.193))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_2 (2.666:2.666:2.666))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_2 (3.530:3.530:3.530))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_2 (4.863:4.863:4.863))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_1 (4.916:4.916:4.916))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_2 (4.361:4.361:4.361))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_5 (7.476:7.476:7.476))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_5 (8.315:8.315:8.315))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_5 (9.307:9.307:9.307))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_5 (8.388:8.388:8.388))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_6 (6.031:6.031:6.031))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_6 (6.766:6.766:6.766))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_6 (7.729:7.729:7.729))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_6 (6.812:6.812:6.812))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_7 (7.569:7.569:7.569))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_7 (8.477:8.477:8.477))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_7 (7.637:7.637:7.637))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_7 (6.717:6.717:6.717))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_0 (9.313:9.313:9.313))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_0 (9.313:9.313:9.313))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_0 (10.191:10.191:10.191))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.reset (9.278:9.278:9.278))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.536:9.536:9.536))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.216:9.216:9.216))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_0 (9.556:9.556:9.556))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_0 (9.556:9.556:9.556))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_ultrasonic_echo.interrupt (7.045:7.045:7.045))
    (INTERCONNECT IR_Sensor_LEFT\(0\).fb Net_1134.main_0 (7.338:7.338:7.338))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1107.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1121.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1126.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1130.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1131.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1134.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1107.q Net_1129.main_1 (2.898:2.898:2.898))
    (INTERCONNECT IR_Sensor_RIGHT\(0\).fb Net_1131.main_0 (6.790:6.790:6.790))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_0 (4.771:4.771:4.771))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_0 (5.610:5.610:5.610))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_0 (6.604:6.604:6.604))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_0 (5.684:5.684:5.684))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_1 (8.027:8.027:8.027))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_1 (6.616:6.616:6.616))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_1 (10.364:10.364:10.364))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_1 (8.950:8.950:8.950))
    (INTERCONNECT Net_1121.q Net_1127.main_1 (2.918:2.918:2.918))
    (INTERCONNECT Net_1126.q Net_1127.main_0 (2.918:2.918:2.918))
    (INTERCONNECT Net_1127.q isr_IR_Sensor_LEFT.interrupt (6.413:6.413:6.413))
    (INTERCONNECT Net_1129.q isr_IR_Sensor_RIGHT.interrupt (5.471:5.471:5.471))
    (INTERCONNECT Net_1130.q Net_1129.main_0 (2.899:2.899:2.899))
    (INTERCONNECT Net_1131.q Net_1107.main_1 (2.623:2.623:2.623))
    (INTERCONNECT Net_1131.q Net_1130.main_1 (2.623:2.623:2.623))
    (INTERCONNECT Net_1131.q Net_1133.main_1 (3.397:3.397:3.397))
    (INTERCONNECT Net_1131.q \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT Net_1133.q isr_puck.interrupt (6.253:6.253:6.253))
    (INTERCONNECT Net_1134.q Net_1121.main_1 (2.923:2.923:2.923))
    (INTERCONNECT Net_1134.q Net_1126.main_1 (2.923:2.923:2.923))
    (INTERCONNECT Net_1134.q Net_1133.main_0 (2.923:2.923:2.923))
    (INTERCONNECT Net_1134.q \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1157.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1204.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1245.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1280.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1157.q MOTOR_GRIPPER\(0\).pin_input (5.883:5.883:5.883))
    (INTERCONNECT Net_1204.q MOTOR_GRIPPER_ARM\(0\).pin_input (5.528:5.528:5.528))
    (INTERCONNECT Net_1245.q MOTOR_LIFTER\(0\).pin_input (5.424:5.424:5.424))
    (INTERCONNECT Net_1280.q MOTOR_TRUNK\(0\).pin_input (5.760:5.760:5.760))
    (INTERCONNECT \\Timer_Ultrasonic_Burst\:TimerHW\\.irq isr_ultrasonic_burst.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq \\Wheel_Timer\:TimerHW\\.timer_reset (3.381:3.381:3.381))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq isr_wheel_controller.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_0 (3.301:3.301:3.301))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_2 (3.297:3.297:3.297))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.337:4.337:4.337))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.reset (3.276:3.276:3.276))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.ar_0 (4.337:4.337:4.337))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (5.885:5.885:5.885))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (6.443:6.443:6.443))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.ar_0 (3.276:3.276:3.276))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.ar_0 (4.337:4.337:4.337))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_LEFT\:isr\\.interrupt (6.603:6.603:6.603))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.912:5.912:5.912))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.769:4.769:4.769))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_RIGHT\:isr\\.interrupt (7.382:7.382:7.382))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.278:6.278:6.278))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PWM_RIGHT\:PWMHW\\.cmp MOTOR_EN_RIGHT\(0\).pin_input (7.875:7.875:7.875))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_color_sensor.interrupt (4.981:4.981:4.981))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_3 (5.645:5.645:5.645))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.main_0 (4.763:4.763:4.763))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_622.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_LEFT\:PWMHW\\.cmp MOTOR_EN_LEFT\(0\).pin_input (7.394:7.394:7.394))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_0 (4.613:4.613:4.613))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_0 (4.613:4.613:4.613))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (6.840:6.840:6.840))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_0 (4.613:4.613:4.613))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_0 (6.833:6.833:6.833))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_0 (6.840:6.840:6.840))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_0 (6.833:6.833:6.833))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt isr_input.interrupt (8.142:8.142:8.142))
    (INTERCONNECT Net_976.q Tx_1\(0\).pin_input (5.428:5.428:5.428))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_0 (2.329:2.329:2.329))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.114:3.114:3.114))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (3.106:3.106:3.106))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (4.789:4.789:4.789))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (5.348:5.348:5.348))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_2 (2.906:2.906:2.906))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (2.594:2.594:2.594))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (2.591:2.591:2.591))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (5.201:5.201:5.201))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (6.429:6.429:6.429))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (9.287:9.287:9.287))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_3 (3.178:3.178:3.178))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_2 (4.677:4.677:4.677))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_3 (4.126:4.126:4.126))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.q \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (2.804:2.804:2.804))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (2.795:2.795:2.795))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (3.863:3.863:3.863))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (3.864:3.864:3.864))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:status_0\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.200:4.200:4.200))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1121.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1126.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1107.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1130.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_622.main_1 (3.641:3.641:3.641))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.main_0 (3.641:3.641:3.641))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_1 (3.641:3.641:3.641))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.q \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q Net_622.main_0 (3.200:3.200:3.200))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.130:4.130:4.130))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (4.685:4.685:4.685))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_0\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_2\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.931:2.931:2.931))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.663:3.663:3.663))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_2 (3.483:3.483:3.483))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.595:2.595:2.595))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.593:2.593:2.593))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_1 (3.483:3.483:3.483))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_2 (3.483:3.483:3.483))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_3 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_3 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1157.main_1 (2.327:2.327:2.327))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.main_0 (3.218:3.218:3.218))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_1 (3.218:3.218:3.218))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.main_0 (4.393:4.393:4.393))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q Net_1157.main_0 (4.762:4.762:4.762))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.346:4.346:4.346))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.309:5.309:5.309))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_0 (4.762:4.762:4.762))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.906:6.906:6.906))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_2 (6.241:6.241:6.241))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.143:6.143:6.143))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (4.757:4.757:4.757))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (4.757:4.757:4.757))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_1 (4.075:4.075:4.075))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1204.main_1 (2.920:2.920:2.920))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.main_0 (3.838:3.838:3.838))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_1 (3.838:3.838:3.838))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q Net_1204.main_0 (3.697:3.697:3.697))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (2.796:2.796:2.796))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.798:2.798:2.798))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_0 (3.697:3.697:3.697))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.015:6.015:6.015))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.769:2.769:2.769))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.774:2.774:2.774))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_1 (3.694:3.694:3.694))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1245.main_1 (3.197:3.197:3.197))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.main_0 (3.197:3.197:3.197))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_0 (2.863:2.863:2.863))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q Net_1245.main_0 (6.576:6.576:6.576))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.926:4.926:4.926))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (4.927:4.927:4.927))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_0 (5.861:5.861:5.861))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_0 (4.560:4.560:4.560))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.896:2.896:2.896))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.790:2.790:2.790))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.783:2.783:2.783))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_1 (4.422:4.422:4.422))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1280.main_1 (6.087:6.087:6.087))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.main_0 (7.003:7.003:7.003))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_1 (7.003:7.003:7.003))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.main_0 (2.254:2.254:2.254))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q Net_1280.main_0 (6.495:6.495:6.495))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.823:3.823:3.823))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.823:3.823:3.823))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_0 (6.495:6.495:6.495))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.220:6.220:6.220))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.570:3.570:3.570))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.570:3.570:3.570))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_1 (6.756:6.756:6.756))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.076:3.076:3.076))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.055:3.055:3.055))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (4.192:4.192:4.192))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Net_1275\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_530\\.main_2 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_611\\.main_2 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.808:2.808:2.808))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.796:2.796:2.796))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.908:2.908:2.908))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_1 (4.663:4.663:4.663))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.135:6.135:6.135))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.678:4.678:4.678))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.678:4.678:4.678))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Net_1275\\.main_0 (4.663:4.663:4.663))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.326:2.326:2.326))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.596:2.596:2.596))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.596:2.596:2.596))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203_split\\.q \\QuadDec_LEFT\:Net_1203\\.main_5 (2.284:2.284:2.284))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.841:6.841:6.841))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.391:7.391:7.391))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251\\.main_0 (3.500:3.500:3.500))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_0 (6.366:6.366:6.366))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_530\\.main_1 (8.300:8.300:8.300))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_611\\.main_1 (8.300:8.300:8.300))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251_split\\.q \\QuadDec_LEFT\:Net_1251\\.main_7 (6.226:6.226:6.226))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_0 (4.075:4.075:4.075))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.911:3.911:3.911))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_0 (5.322:5.322:5.322))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251\\.main_1 (6.480:6.480:6.480))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_1 (9.563:9.563:9.563))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1260\\.main_0 (4.072:4.072:4.072))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_2 (5.333:5.333:5.333))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_0 (7.887:7.887:7.887))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_0 (5.293:5.293:5.293))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_0 (7.887:7.887:7.887))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_530\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_611\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_LEFT\:Net_530\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_LEFT\:Net_611\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_1 (2.329:2.329:2.329))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203\\.main_2 (13.039:13.039:13.039))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_4 (11.494:11.494:11.494))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251\\.main_4 (8.491:8.491:8.491))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_4 (4.827:4.827:4.827))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1260\\.main_1 (7.715:7.715:7.715))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_3 (14.532:14.532:14.532))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_3 (3.838:3.838:3.838))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_3 (13.039:13.039:13.039))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_3 (3.838:3.838:3.838))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.693:6.693:6.693))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_0 (6.693:6.693:6.693))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_0 (6.930:6.930:6.930))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_2 (6.916:6.916:6.916))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_2 (11.161:11.161:11.161))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_2 (8.441:8.441:8.441))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_1 (6.929:6.929:6.929))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_3 (3.785:3.785:3.785))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_1 (6.930:6.930:6.930))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_1 (6.929:6.929:6.929))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.main_0 (7.452:7.452:7.452))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_0 (7.452:7.452:7.452))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_1 (7.112:7.112:7.112))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_3 (7.103:7.103:7.103))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_3 (11.241:11.241:11.241))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_3 (8.586:8.586:8.586))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_2 (7.074:7.074:7.074))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_3 (3.412:3.412:3.412))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_2 (7.112:7.112:7.112))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_2 (7.074:7.074:7.074))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203\\.main_4 (5.344:5.344:5.344))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_6 (4.765:4.765:4.765))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251\\.main_6 (13.830:13.830:13.830))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_6 (11.103:11.103:11.103))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1260\\.main_3 (6.270:6.270:6.270))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_5 (8.535:8.535:8.535))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_5 (5.344:5.344:5.344))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_5 (8.535:8.535:8.535))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203\\.main_3 (9.722:9.722:9.722))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_5 (9.163:9.163:9.163))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251\\.main_5 (8.217:8.217:8.217))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_5 (4.947:4.947:4.947))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1260\\.main_2 (10.650:10.650:10.650))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_4 (4.115:4.115:4.115))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_4 (9.722:9.722:9.722))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_4 (4.115:4.115:4.115))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (4.755:4.755:4.755))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.758:4.758:4.758))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.891:2.891:2.891))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_2 (2.891:2.891:2.891))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.891:2.891:2.891))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Net_1275\\.main_1 (2.891:2.891:2.891))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.637:2.637:2.637))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_530\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_611\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.936:2.936:2.936))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_1 (3.800:3.800:3.800))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.376:4.376:4.376))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_0 (7.748:7.748:7.748))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (8.619:8.619:8.619))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Net_1275\\.main_0 (3.800:3.800:3.800))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.810:6.810:6.810))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.927:2.927:2.927))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.802:2.802:2.802))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.802:2.802:2.802))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_1 (2.814:2.814:2.814))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203_split\\.q \\QuadDec_RIGHT\:Net_1203\\.main_5 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (3.208:3.208:3.208))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (3.208:3.208:3.208))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251\\.main_0 (3.191:3.191:3.191))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_0 (3.200:3.200:3.200))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_530\\.main_1 (4.120:4.120:4.120))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_611\\.main_1 (4.120:4.120:4.120))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251_split\\.q \\QuadDec_RIGHT\:Net_1251\\.main_7 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_0 (5.484:5.484:5.484))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.788:4.788:4.788))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_0 (3.848:3.848:3.848))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251\\.main_1 (3.675:3.675:3.675))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_1 (3.855:3.855:3.855))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1260\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_2 (6.073:6.073:6.073))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_0 (2.772:2.772:2.772))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_0 (2.772:2.772:2.772))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_530\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_611\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_530\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_611\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203\\.main_2 (4.964:4.964:4.964))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_4 (4.989:4.989:4.989))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251\\.main_4 (4.964:4.964:4.964))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_4 (4.984:4.984:4.984))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1260\\.main_1 (2.786:2.786:2.786))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_3 (6.988:6.988:6.988))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_3 (2.786:2.786:2.786))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.647:3.647:3.647))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_0 (3.647:3.647:3.647))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_0 (5.617:5.617:5.617))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_2 (4.639:4.639:4.639))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_2 (5.617:5.617:5.617))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_2 (5.045:5.045:5.045))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_1 (5.751:5.751:5.751))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_3 (2.287:2.287:2.287))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_1 (5.755:5.755:5.755))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_1 (5.751:5.751:5.751))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_1 (5.497:5.497:5.497))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_3 (3.884:3.884:3.884))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_3 (5.497:5.497:5.497))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_3 (4.937:4.937:4.937))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_2 (3.100:3.100:3.100))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_3 (3.102:3.102:3.102))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_2 (2.968:2.968:2.968))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_2 (3.100:3.100:3.100))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203\\.main_4 (6.559:6.559:6.559))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_6 (5.026:5.026:5.026))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251\\.main_6 (6.559:6.559:6.559))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_6 (5.050:5.050:5.050))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1260\\.main_3 (2.776:2.776:2.776))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_5 (2.769:2.769:2.769))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_5 (2.776:2.776:2.776))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_5 (2.769:2.769:2.769))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203\\.main_3 (3.993:3.993:3.993))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_5 (4.025:4.025:4.025))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251\\.main_5 (3.993:3.993:3.993))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_5 (4.022:4.022:4.022))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1260\\.main_2 (2.777:2.777:2.777))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_3 (4.158:4.158:4.158))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_3 (4.158:4.158:4.158))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_3 (5.033:5.033:5.033))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.236:3.236:3.236))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.220:3.220:3.220))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_8 (2.931:2.931:2.931))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_2 (4.417:4.417:4.417))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_2 (4.417:4.417:4.417))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_2 (4.317:4.317:4.317))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_1 (3.273:3.273:3.273))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_1 (3.273:3.273:3.273))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_1 (3.953:3.953:3.953))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_8 (3.268:3.268:3.268))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_3 (2.349:2.349:2.349))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_5 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_5 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_5 (3.175:3.175:3.175))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_4 (3.281:3.281:3.281))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_4 (3.281:3.281:3.281))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (5.053:5.053:5.053))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (4.201:4.201:4.201))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_10 (6.562:6.562:6.562))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_3 (4.219:4.219:4.219))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_0 (4.415:4.415:4.415))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_9 (3.847:3.847:3.847))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_2 (4.415:4.415:4.415))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.914:2.914:2.914))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.912:2.912:2.912))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_9 (5.231:5.231:5.231))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (5.583:5.583:5.583))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.615:3.615:3.615))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_8 (5.588:5.588:5.588))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_1 (4.276:4.276:4.276))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_11 (2.763:2.763:2.763))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.239:2.239:2.239))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (3.414:3.414:3.414))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.414:3.414:3.414))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (3.414:3.414:3.414))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (6.279:6.279:6.279))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (6.279:6.279:6.279))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_3 (4.726:4.726:4.726))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (4.726:4.726:4.726))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_9 (8.527:8.527:8.527))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_6 (8.527:8.527:8.527))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (7.626:7.626:7.626))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (7.626:7.626:7.626))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (7.634:7.634:7.634))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (7.626:7.626:7.626))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (7.626:7.626:7.626))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.428:5.428:5.428))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_2 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_2 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (6.530:6.530:6.530))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_8 (6.530:6.530:6.530))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_8 (6.535:6.535:6.535))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (6.530:6.530:6.530))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (7.065:7.065:7.065))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_7 (7.065:7.065:7.065))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_7 (7.075:7.075:7.075))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (7.065:7.065:7.065))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (7.122:7.122:7.122))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_6 (7.122:7.122:7.122))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_6 (7.131:7.131:7.131))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (7.122:7.122:7.122))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (6.018:6.018:6.018))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.849:2.849:2.849))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.239:2.239:2.239))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (6.682:6.682:6.682))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (7.422:7.422:7.422))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.242:2.242:2.242))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (3.296:3.296:3.296))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (3.913:3.913:3.913))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.913:3.913:3.913))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (3.296:3.296:3.296))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (3.913:3.913:3.913))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.296:3.296:3.296))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.913:3.913:3.913))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.767:6.767:6.767))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.704:2.704:2.704))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.709:2.709:2.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_5 (2.709:2.709:2.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_5 (2.704:2.704:2.704))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.709:2.709:2.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.704:2.704:2.704))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (2.709:2.709:2.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.530:2.530:2.530))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.530:2.530:2.530))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.530:2.530:2.530))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.530:2.530:2.530))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (6.170:6.170:6.170))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (6.201:6.201:6.201))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (4.200:4.200:4.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (4.177:4.177:4.177))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (6.725:6.725:6.725))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (6.725:6.725:6.725))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (6.731:6.731:6.731))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (6.443:6.443:6.443))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (6.128:6.128:6.128))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (6.128:6.128:6.128))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.682:2.682:2.682))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (2.682:2.682:2.682))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.708:2.708:2.708))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (10.127:10.127:10.127))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (10.663:10.663:10.663))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (10.663:10.663:10.663))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (10.127:10.127:10.127))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (10.663:10.663:10.663))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (10.127:10.127:10.127))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (10.663:10.663:10.663))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.921:5.921:5.921))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (5.796:5.796:5.796))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (9.883:9.883:9.883))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (7.680:7.680:7.680))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (5.822:5.822:5.822))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (6.012:6.012:6.012))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (6.669:6.669:6.669))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (8.194:8.194:8.194))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (2.644:2.644:2.644))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.644:2.644:2.644))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (6.669:6.669:6.669))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (6.669:6.669:6.669))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (6.669:6.669:6.669))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (7.189:7.189:7.189))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (4.298:4.298:4.298))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.039:7.039:7.039))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (5.736:5.736:5.736))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (5.736:5.736:5.736))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (4.298:4.298:4.298))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (4.298:4.298:4.298))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (4.298:4.298:4.298))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (4.283:4.283:4.283))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (4.920:4.920:4.920))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (4.920:4.920:4.920))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (2.807:2.807:2.807))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (6.040:6.040:6.040))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_976.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_LEFT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_RIGHT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_Ultrasonic_Burst\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Wheel_Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_LEFT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_RIGHT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\Wheel_Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_Ultrasonic_Burst\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\)_PAD MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\)_PAD MOTOR_RIGHT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\)_PAD MOTOR_RIGHT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\)_PAD MOTOR_LEFT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\)_PAD MOTOR_LEFT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_4\(0\)_PAD MOTOR_RIGHT_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_3\(0\)_PAD MOTOR_RIGHT_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\)_PAD MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_2\(0\)_PAD MOTOR_LEFT_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_1\(0\)_PAD MOTOR_LEFT_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_LEFT\(0\)_PAD IR_Sensor_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Count\(0\)_PAD Count\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger\(0\)_PAD Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_LEFT\(0\)_PAD Echo_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_RIGHT\(0\)_PAD Echo_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_RIGHT\(0\)_PAD IR_Sensor_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FLEFT\(0\)_PAD Echo_FLEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FRIGHT\(0\)_PAD Echo_FRIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_BACK\(0\)_PAD Echo_BACK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\)_PAD MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\)_PAD MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\)_PAD MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\)_PAD MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_RED\(0\)_PAD Indicator_RED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_GREEN\(0\)_PAD Indicator_GREEN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_BLUE\(0\)_PAD Indicator_BLUE\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
