

================================================================
== Vivado HLS Report for 'kernel_gemm'
================================================================
* Date:           Wed Mar 17 10:41:52 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_buffering.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  120604187137|  120604187137| 401.612 sec | 401.612 sec |  120604187137|  120604187137|   none  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------------+--------------+-----------+-----------+-----------+-------+----------+
        |                                   |       Latency (cycles)      | Iteration |  Initiation Interval  |  Trip |          |
        |             Loop Name             |      min     |      max     |  Latency  |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+--------------+--------------+-----------+-----------+-----------+-------+----------+
        |- ROW_PARTITION_L_COL_PARTITION_L  |  120604187136|  120604187136|  471110106|          -|          -|    256|    no    |
        | + L_LOAD_INIT_TILE_C              |         16397|         16397|         15|          1|          1|  16384|    yes   |
        | + LOAD_AB_AND_COMPUTE             |     471077312|     471077312|   29442332|          -|          -|     16|    no    |
        |  ++ L_LOAD_INIT_TILE_A            |         16397|         16397|         15|          1|          1|  16384|    yes   |
        |  ++ L_LOAD_B                      |         16393|         16393|         11|          1|          1|  16384|    yes   |
        |  ++ LOAD_AB_AND_COMPUTE.3         |      29409536|      29409536|     229762|          -|          -|    128|    no    |
        |   +++ LOAD_AB_AND_COMPUTE.3.1     |        229760|        229760|       1795|          -|          -|    128|    no    |
        |    ++++ COMPUTE_TILE_LOOP         |          1792|          1792|         14|          -|          -|    128|    no    |
        | + L_STORE_TILE_LOOP               |         16391|         16391|          9|          1|          1|  16384|    yes   |
        +-----------------------------------+--------------+--------------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1356|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      5|     1123|     1088|    -|
|Memory               |       87|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      595|    -|
|Register             |        0|      -|     1935|      448|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       89|      5|     3058|     3487|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        6|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        2|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+
    |kernel_gemm_control_s_axi_U  |kernel_gemm_control_s_axi  |        0|      0|  150|  232|    0|
    |kernel_gemm_fadd_bkb_U1      |kernel_gemm_fadd_bkb       |        0|      2|  318|  198|    0|
    |kernel_gemm_fmul_cud_U2      |kernel_gemm_fmul_cud       |        0|      3|  143|   78|    0|
    |kernel_gemm_gmem_m_axi_U     |kernel_gemm_gmem_m_axi     |        2|      0|  512|  580|    0|
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+
    |Total                        |                           |        2|      5| 1123| 1088|    0|
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |local_A_U  |kernel_gemm_local_A  |       29|  0|   0|    0|  16384|   32|     1|       524288|
    |local_B_U  |kernel_gemm_local_A  |       29|  0|   0|    0|  16384|   32|     1|       524288|
    |local_C_U  |kernel_gemm_local_A  |       29|  0|   0|    0|  16384|   32|     1|       524288|
    +-----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                     |       87|  0|   0|    0|  49152|   96|     3|      1572864|
    +-----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_590_p2                 |     +    |      0|  0|  16|           9|           1|
    |add_ln19_fu_653_p2                 |     +    |      0|  0|  22|          15|           1|
    |add_ln22_1_fu_714_p2               |     +    |      0|  0|  19|          12|          12|
    |add_ln22_2_fu_733_p2               |     +    |      0|  0|  30|          23|          23|
    |add_ln22_3_fu_742_p2               |     +    |      0|  0|  38|          31|          31|
    |add_ln22_4_fu_771_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln22_fu_634_p2                 |     +    |      0|  0|  19|          12|          12|
    |add_ln26_fu_817_p2                 |     +    |      0|  0|  22|          15|           1|
    |add_ln29_1_fu_847_p2               |     +    |      0|  0|  19|          12|          12|
    |add_ln29_2_fu_876_p2               |     +    |      0|  0|  30|          23|          23|
    |add_ln29_3_fu_908_p2               |     +    |      0|  0|  38|          31|          31|
    |add_ln29_4_fu_937_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln29_fu_798_p2                 |     +    |      0|  0|  19|          12|          12|
    |add_ln31_fu_972_p2                 |     +    |      0|  0|  22|          15|           1|
    |add_ln34_1_fu_1002_p2              |     +    |      0|  0|  19|          12|          12|
    |add_ln34_2_fu_1032_p2              |     +    |      0|  0|  30|          23|          23|
    |add_ln34_3_fu_1064_p2              |     +    |      0|  0|  38|          31|          31|
    |add_ln34_4_fu_1093_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln34_fu_952_p2                 |     +    |      0|  0|  19|          12|          12|
    |add_ln39_1_fu_1188_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln39_2_fu_1198_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln39_fu_1162_p2                |     +    |      0|  0|  23|          16|          16|
    |add_ln42_fu_1231_p2                |     +    |      0|  0|  22|          15|           1|
    |add_ln45_1_fu_1269_p2              |     +    |      0|  0|  19|          12|          12|
    |add_ln45_2_fu_1290_p2              |     +    |      0|  0|  30|          23|          23|
    |add_ln45_3_fu_1336_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln45_4_fu_1347_p2              |     +    |      0|  0|  38|          31|          31|
    |add_ln45_fu_1212_p2                |     +    |      0|  0|  19|          12|          12|
    |i_fu_596_p2                        |     +    |      0|  0|  19|          12|           8|
    |ii_3_fu_1237_p2                    |     +    |      0|  0|  15|           1|           8|
    |ii_4_fu_823_p2                     |     +    |      0|  0|  15|           1|           8|
    |ii_5_fu_1144_p2                    |     +    |      0|  0|  15|           8|           1|
    |ii_fu_659_p2                       |     +    |      0|  0|  15|           1|           8|
    |j_fu_1379_p2                       |     +    |      0|  0|  19|          12|           8|
    |jj_1_fu_1313_p2                    |     +    |      0|  0|  15|           1|           8|
    |jj_2_fu_1055_p2                    |     +    |      0|  0|  15|           8|           1|
    |jj_3_fu_1178_p2                    |     +    |      0|  0|  15|           8|           1|
    |jj_fu_705_p2                       |     +    |      0|  0|  15|           8|           1|
    |k_fu_1132_p2                       |     +    |      0|  0|  19|          12|           8|
    |kk_2_fu_978_p2                     |     +    |      0|  0|  15|           1|           8|
    |kk_3_fu_1110_p2                    |     +    |      0|  0|  15|           8|           1|
    |kk_fu_899_p2                       |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_pp1_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state45_pp2_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state67_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state68_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state73_pp3_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |empty_12_fu_893_p2                 |   icmp   |      0|  0|  13|          15|           1|
    |empty_17_fu_1049_p2                |   icmp   |      0|  0|  13|          15|           1|
    |empty_27_fu_1307_p2                |   icmp   |      0|  0|  13|          15|           1|
    |empty_31_fu_1363_p2                |   icmp   |      0|  0|  13|          15|           1|
    |empty_6_fu_699_p2                  |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln16_fu_584_p2                |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln19_fu_647_p2                |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln20_fu_665_p2                |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln26_fu_811_p2                |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln27_fu_829_p2                |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln31_fu_966_p2                |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln32_fu_984_p2                |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln36_fu_1104_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln37_fu_1138_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln38_fu_1172_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln42_fu_1225_p2               |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln43_fu_1243_p2               |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |select_ln16_fu_618_p3              |  select  |      0|  0|  12|           1|          12|
    |select_ln17_fu_610_p3              |  select  |      0|  0|  12|           1|           1|
    |select_ln22_1_fu_679_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln22_2_fu_727_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln22_fu_671_p3              |  select  |      0|  0|   8|           1|           1|
    |select_ln29_1_fu_852_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln29_2_fu_868_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln29_fu_835_p3              |  select  |      0|  0|   8|           1|           1|
    |select_ln34_1_fu_1008_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln34_2_fu_1024_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln34_fu_990_p3              |  select  |      0|  0|   8|           1|           1|
    |select_ln45_1_fu_1257_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln45_2_fu_1282_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln45_fu_1249_p3             |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1356|         822|         808|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter14                   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter10                   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter8                    |    9|          2|    1|          2|
    |ap_phi_mux_ii1_0_phi_fu_404_p4             |    9|          2|    8|         16|
    |ap_phi_mux_ii7_0_phi_fu_503_p4             |    9|          2|    8|         16|
    |ap_phi_mux_ii_0_phi_fu_359_p4              |    9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten24_phi_fu_492_p4  |    9|          2|   15|         30|
    |ap_phi_mux_kk2_0_phi_fu_437_p4             |    9|          2|    8|         16|
    |gmem_ARADDR                                |   21|          4|   32|        128|
    |gmem_blk_n_AR                              |    9|          2|    1|          2|
    |gmem_blk_n_AW                              |    9|          2|    1|          2|
    |gmem_blk_n_B                               |    9|          2|    1|          2|
    |gmem_blk_n_R                               |    9|          2|    1|          2|
    |gmem_blk_n_W                               |    9|          2|    1|          2|
    |grp_fu_525_p0                              |   21|          4|   32|        128|
    |grp_fu_525_p1                              |   21|          4|   32|        128|
    |i_0_reg_322                                |    9|          2|   12|         24|
    |ii1_0_reg_400                              |    9|          2|    8|         16|
    |ii5_0_reg_466                              |    9|          2|    8|         16|
    |ii7_0_reg_499                              |    9|          2|    8|         16|
    |ii_0_reg_355                               |    9|          2|    8|         16|
    |indvar_flatten16_reg_422                   |    9|          2|   15|         30|
    |indvar_flatten24_reg_488                   |    9|          2|   15|         30|
    |indvar_flatten31_reg_311                   |    9|          2|    9|         18|
    |indvar_flatten8_reg_389                    |    9|          2|   15|         30|
    |indvar_flatten_reg_344                     |    9|          2|   15|         30|
    |j_0_reg_333                                |    9|          2|   12|         24|
    |jj3_0_reg_444                              |    9|          2|    8|         16|
    |jj6_0_reg_477                              |    9|          2|    8|         16|
    |jj8_0_reg_510                              |    9|          2|    8|         16|
    |jj_0_reg_366                               |    9|          2|    8|         16|
    |k_0_reg_377                                |    9|          2|   12|         24|
    |kk2_0_reg_433                              |    9|          2|    8|         16|
    |kk4_0_reg_455                              |    9|          2|    8|         16|
    |kk_0_reg_411                               |    9|          2|    8|         16|
    |local_A_address0                           |   15|          3|   14|         42|
    |local_B_address0                           |   15|          3|   14|         42|
    |local_C_address0                           |   21|          4|   14|         56|
    |local_C_d0                                 |   15|          3|   32|         96|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  595|        128|  424|       1155|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln16_reg_1414                |   9|   0|    9|          0|
    |add_ln22_3_reg_1486              |  31|   0|   31|          0|
    |add_ln29_2_reg_1531              |  23|   0|   23|          0|
    |add_ln29_3_reg_1545              |  31|   0|   31|          0|
    |add_ln34_2_reg_1581              |  23|   0|   23|          0|
    |add_ln34_3_reg_1595              |  31|   0|   31|          0|
    |add_ln42_reg_1689                |  15|   0|   15|          0|
    |add_ln45_2_reg_1706              |  23|   0|   23|          0|
    |add_ln45_4_reg_1725              |  31|   0|   31|          0|
    |ap_CS_fsm                        |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8          |   1|   0|    1|          0|
    |empty_12_reg_1536                |   1|   0|    1|          0|
    |empty_17_reg_1586                |   1|   0|    1|          0|
    |empty_27_reg_1711                |   1|   0|    1|          0|
    |empty_27_reg_1711_pp3_iter1_reg  |   1|   0|    1|          0|
    |empty_31_reg_1730                |   1|   0|    1|          0|
    |empty_6_reg_1477                 |   1|   0|    1|          0|
    |gmem_addr_2_read_reg_1556        |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1606        |  32|   0|   32|          0|
    |gmem_addr_read_reg_1497          |  32|   0|   32|          0|
    |i_0_reg_322                      |  12|   0|   12|          0|
    |icmp_ln19_reg_1447               |   1|   0|    1|          0|
    |icmp_ln20_reg_1461               |   1|   0|    1|          0|
    |icmp_ln26_reg_1511               |   1|   0|    1|          0|
    |icmp_ln31_reg_1561               |   1|   0|    1|          0|
    |icmp_ln42_reg_1685               |   1|   0|    1|          0|
    |ii1_0_reg_400                    |   8|   0|    8|          0|
    |ii5_0_reg_466                    |   8|   0|    8|          0|
    |ii7_0_reg_499                    |   8|   0|    8|          0|
    |ii_0_reg_355                     |   8|   0|    8|          0|
    |ii_5_reg_1637                    |   8|   0|    8|          0|
    |ii_reg_1456                      |   8|   0|    8|          0|
    |indvar_flatten16_reg_422         |  15|   0|   15|          0|
    |indvar_flatten24_reg_488         |  15|   0|   15|          0|
    |indvar_flatten31_reg_311         |   9|   0|    9|          0|
    |indvar_flatten8_reg_389          |  15|   0|   15|          0|
    |indvar_flatten_reg_344           |  15|   0|   15|          0|
    |j_0_reg_333                      |  12|   0|   12|          0|
    |jj3_0_reg_444                    |   8|   0|    8|          0|
    |jj6_0_reg_477                    |   8|   0|    8|          0|
    |jj8_0_reg_510                    |   8|   0|    8|          0|
    |jj_0_reg_366                     |   8|   0|    8|          0|
    |jj_3_reg_1660                    |   8|   0|    8|          0|
    |k_0_reg_377                      |  12|   0|   12|          0|
    |kk2_0_reg_433                    |   8|   0|    8|          0|
    |kk4_0_reg_455                    |   8|   0|    8|          0|
    |kk_0_reg_411                     |   8|   0|    8|          0|
    |kk_3_reg_1614                    |   8|   0|    8|          0|
    |local_A_load_reg_1652            |  32|   0|   32|          0|
    |local_B_load_reg_1675            |  32|   0|   32|          0|
    |local_C_addr_2_reg_1670          |  14|   0|   14|          0|
    |p_cast30_reg_1399                |  30|   0|   31|          1|
    |p_cast31_reg_1394                |  30|   0|   31|          1|
    |p_cast_reg_1404                  |  30|   0|   31|          1|
    |reg_529                          |  32|   0|   32|          0|
    |reg_536                          |  32|   0|   32|          0|
    |select_ln16_reg_1424             |  12|   0|   12|          0|
    |select_ln17_reg_1419             |  12|   0|   12|          0|
    |select_ln22_1_reg_1471           |   8|   0|    8|          0|
    |select_ln22_reg_1466             |   8|   0|    8|          0|
    |select_ln29_1_reg_1525           |   8|   0|    8|          0|
    |select_ln29_reg_1520             |   8|   0|    8|          0|
    |select_ln34_1_reg_1575           |   8|   0|    8|          0|
    |select_ln34_reg_1570             |   8|   0|    8|          0|
    |select_ln45_1_reg_1700           |   8|   0|    8|          0|
    |select_ln45_reg_1695             |   8|   0|    8|          0|
    |tmp_3_reg_1680                   |  32|   0|   32|          0|
    |tmp_4_reg_1442                   |  12|   0|   23|         11|
    |zext_ln17_reg_1435               |  12|   0|   23|         11|
    |zext_ln24_reg_1506               |  12|   0|   23|         11|
    |zext_ln37_reg_1624               |   8|   0|   16|          8|
    |zext_ln39_1_reg_1642             |   8|   0|   16|          8|
    |zext_ln39_reg_1619               |   8|   0|   16|          8|
    |empty_12_reg_1536                |  64|  32|    1|          0|
    |empty_17_reg_1586                |  64|  32|    1|          0|
    |empty_31_reg_1730                |  64|  32|    1|          0|
    |empty_6_reg_1477                 |  64|  32|    1|          0|
    |icmp_ln19_reg_1447               |  64|  32|    1|          0|
    |icmp_ln26_reg_1511               |  64|  32|    1|          0|
    |icmp_ln31_reg_1561               |  64|  32|    1|          0|
    |icmp_ln42_reg_1685               |  64|  32|    1|          0|
    |select_ln22_1_reg_1471           |  64|  32|    8|          0|
    |select_ln22_reg_1466             |  64|  32|    8|          0|
    |select_ln29_1_reg_1525           |  64|  32|    8|          0|
    |select_ln29_reg_1520             |  64|  32|    8|          0|
    |select_ln34_1_reg_1575           |  64|  32|    8|          0|
    |select_ln34_reg_1570             |  64|  32|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1935| 448| 1155|         60|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|interrupt              | out |    1| ap_ctrl_hs |  kernel_gemm | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|alpha                  |  in |   32|   ap_none  |     alpha    |    scalar    |
|beta                   |  in |   32|   ap_none  |     beta     |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

