
---------- Begin Simulation Statistics ----------
final_tick                                34059194000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231254                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   363062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.44                       # Real time elapsed on the host
host_tick_rate                              497681646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15825985                       # Number of instructions simulated
sim_ops                                      24846373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034059                       # Number of seconds simulated
sim_ticks                                 34059194000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.811839                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149731                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2679                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       35421152                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.146803                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764250                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          240                       # TLB misses on write requests
system.cpu0.numCycles                        68118388                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32697236                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5825985                       # Number of instructions committed
system.cpu1.committedOps                      8482912                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.692155                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1136528                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1099152                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       211145                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4202388                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        16387                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       56414804                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085527                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1356931                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          238                       # TLB misses on write requests
system.cpu1.numCycles                        68118322                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2972553     35.04%     35.07% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     35.07% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     35.08% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               627282      7.39%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.02%     42.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.02%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.55% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.50%     43.05% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               228888      2.70%     45.75% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           629364      7.42%     53.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3972724     46.83%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8482912                       # Class of committed instruction
system.cpu1.tickCycles                       11703518                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       724264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1449583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       897003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5118                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1794072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5118                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             195087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       603326                       # Transaction distribution
system.membus.trans_dist::CleanEvict           120938                       # Transaction distribution
system.membus.trans_dist::ReadExReq            530232                       # Transaction distribution
system.membus.trans_dist::ReadExResp           530230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        195087                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2174900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2174900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2174900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85033152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85033152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85033152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              725319                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4132213500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3804597500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692252                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692252                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692252                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692252                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71934                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71934                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71934                       # number of overall misses
system.cpu0.icache.overall_misses::total        71934                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1695730500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1695730500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1695730500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1695730500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764186                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764186                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764186                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764186                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015099                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015099                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015099                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015099                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23573.421470                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23573.421470                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23573.421470                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23573.421470                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71918                       # number of writebacks
system.cpu0.icache.writebacks::total            71918                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71934                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71934                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71934                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71934                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1623796500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1623796500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1623796500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1623796500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015099                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015099                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015099                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015099                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22573.421470                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22573.421470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22573.421470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22573.421470                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71918                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692252                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692252                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1695730500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1695730500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23573.421470                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23573.421470                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71934                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71934                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1623796500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1623796500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015099                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015099                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22573.421470                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22573.421470                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999599                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764186                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71934                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.229961                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38185422                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38185422                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810410                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810410                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810467                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810467                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290415                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290415                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290472                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290472                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18612742000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18612742000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18612742000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18612742000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100939                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138258                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138258                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64090.153746                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64090.153746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64077.577185                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64077.577185                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       166411                       # number of writebacks
system.cpu0.dcache.writebacks::total           166411                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10095                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10095                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10095                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10095                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  17709726500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17709726500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  17710952000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17710952000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133453                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133453                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 63176.821133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63176.821133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 63168.348331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63168.348331                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280361                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  17364257000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17364257000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64337.082940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64337.082940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  17023088000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17023088000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 63416.761042                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63416.761042                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1248485000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1248485000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60842.348928                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60842.348928                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    686638500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    686638500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57758.958614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57758.958614                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1225500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1225500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        21500                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999624                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090844                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457259                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999624                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087889                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087889                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1345762                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1345762                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1345762                       # number of overall hits
system.cpu1.icache.overall_hits::total        1345762                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11102                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11102                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11102                       # number of overall misses
system.cpu1.icache.overall_misses::total        11102                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    289957000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    289957000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    289957000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    289957000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1356864                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1356864                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1356864                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1356864                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008182                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008182                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008182                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008182                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26117.546388                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26117.546388                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26117.546388                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26117.546388                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11086                       # number of writebacks
system.cpu1.icache.writebacks::total            11086                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    278855000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    278855000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    278855000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    278855000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008182                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008182                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008182                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008182                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25117.546388                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25117.546388                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25117.546388                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25117.546388                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11086                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1345762                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1345762                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    289957000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    289957000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1356864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1356864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008182                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008182                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26117.546388                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26117.546388                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    278855000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    278855000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008182                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008182                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25117.546388                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25117.546388                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999580                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1356864                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11102                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           122.217979                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999580                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10866014                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10866014                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4232554                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4232554                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4232554                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4232554                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       848411                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        848411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       848411                       # number of overall misses
system.cpu1.dcache.overall_misses::total       848411                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  58275823500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  58275823500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  58275823500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  58275823500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5080965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5080965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5080965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5080965                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166978                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166978                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166978                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166978                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68688.198880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68688.198880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68688.198880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68688.198880                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       526579                       # number of writebacks
system.cpu1.dcache.writebacks::total           526579                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       314755                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       314755                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       314755                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       314755                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       533656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       533656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       533656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       533656                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46065797000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46065797000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46065797000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46065797000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86321.145082                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86321.145082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86321.145082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86321.145082                       # average overall mshr miss latency
system.cpu1.dcache.replacements                533638                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       878156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         878156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    336069500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    336069500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       887530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       887530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35851.237465                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35851.237465                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    312851000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    312851000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34607.411504                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34607.411504                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3354398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3354398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       839037                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       839037                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  57939754000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  57939754000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4193435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4193435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69055.064318                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69055.064318                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       314421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       314421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       524616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       524616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45752946000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45752946000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125104                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125104                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87212.258109                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87212.258109                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999607                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4766208                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           533654                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.931270                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999607                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         41181374                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        41181374                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               62821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               92273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7534                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171750                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              62821                       # number of overall hits
system.l2.overall_hits::.cpu0.data              92273                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9122                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7534                       # number of overall hits
system.l2.overall_hits::total                  171750                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              9113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            188104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1980                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            526122                       # number of demand (read+write) misses
system.l2.demand_misses::total                 725319                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             9113                       # number of overall misses
system.l2.overall_misses::.cpu0.data           188104                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1980                       # number of overall misses
system.l2.overall_misses::.cpu1.data           526122                       # number of overall misses
system.l2.overall_misses::total                725319                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    799715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16309935500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160704500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  45180929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62451284000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    799715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16309935500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160704500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  45180929000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62451284000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280377                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          533656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897069                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280377                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         533656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897069                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.126686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.670897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.178346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.808543                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.126686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.670897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.178346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.808543                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87755.404367                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86707.010484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81163.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85875.384417                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86101.817269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87755.404367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86707.010484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81163.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85875.384417                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86101.817269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              603326                       # number of writebacks
system.l2.writebacks::total                    603326                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         9113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       188104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       526122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            725319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       188104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       526122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           725319                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    708585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14428895500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    140904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  39919729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55198114000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    708585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14428895500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    140904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  39919729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55198114000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.126686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.670897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.178346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.808543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.126686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.670897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.178346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.808543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77755.404367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76707.010484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71163.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75875.422431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76101.844843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77755.404367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76707.010484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71163.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75875.422431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76101.844843                       # average overall mshr miss latency
system.l2.replacements                         729361                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       692990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           692990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       692990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       692990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        83004                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            83004                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        83004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        83004                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             4878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6272                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         523222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              530232                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    615452500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  44947791000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45563243500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       524616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            536504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.589670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87796.362340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85905.774222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85930.768984                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       523222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         530232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    545352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  39715591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40260943500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.589670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77796.362340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75905.812447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75930.806703                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         62821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         9113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    799715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160704500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    960419500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.126686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.178346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.133593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87755.404367                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81163.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86578.878572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    708585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    140904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    849489500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.126686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.178346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.133593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77755.404367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71163.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76578.878572                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        87395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       181094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          183994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15694483000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    233138000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15927621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.674493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.320796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.662972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86664.842568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80392.413793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86565.980412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       181094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       183994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13883543000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    204138000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14087681000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.674493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.320796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.662972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76664.842568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70392.413793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76565.980412                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.353045                       # Cycle average of tags in use
system.l2.tags.total_refs                     1794049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.456306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.515301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       77.886524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      426.589460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.594710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      507.767050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.416591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.495866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15082961                       # Number of tag accesses
system.l2.tags.data_accesses                 15082961                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        583232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      12038656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        126720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33671680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46420288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       583232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       126720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        709952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38612864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38612864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         188104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         526120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              725317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       603326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             603326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17124069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        353462739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3720581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        988622338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1362929728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17124069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3720581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20844651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1133698701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1133698701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1133698701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17124069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       353462739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3720581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       988622338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2496628429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    603326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    188023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    526069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000274153750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37537                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37538                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1943243                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             566915                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      725319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     603326                       # Number of write requests accepted
system.mem_ctrls.readBursts                    725319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   603326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             69463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             64325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             64463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             45515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46303                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11663330500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3625925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25260549250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16083.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34833.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   644156                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557009                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                725319                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               603326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  399251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  271443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   54138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  40412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    667.796253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   447.249121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.069269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21083     16.56%     16.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15361     12.07%     28.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5639      4.43%     33.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5064      3.98%     37.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3988      3.13%     40.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4140      3.25%     43.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3403      2.67%     46.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3209      2.52%     48.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65428     51.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127315                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.318690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.787348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.976329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          37479     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           27      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37538                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.465756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36436     97.07%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              314      0.84%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297      0.79%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              238      0.63%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              192      0.51%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37537                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46411840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38611136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46420416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38612864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1362.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1133.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1362.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1133.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34059179000                       # Total gap between requests
system.mem_ctrls.avgGap                      25634.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       583232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12033472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       126720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33668416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38611136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17124069.348205950111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 353310533.420139074326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3720581.291500908788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 988526504.766965389252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1133647965.950104475021                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       188104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       526122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       603326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    332887500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6643152500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     59705250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  18224804000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 854781767250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36528.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35316.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30154.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34639.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1416782.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            400289820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            212747700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2373143220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1507076640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2688435360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13211854440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1952958720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22346505900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.107890                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4820757750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1137240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28101196250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            508767840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            270412725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2804677680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1642118040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2688435360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14377169280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        971640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23263221885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        683.023265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2285143000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1137240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30636811000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            360565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1296316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        83004                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          247044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           536504                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          536502                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1600948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2691139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9206528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     28594432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67854912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107075904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          729361                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38612864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1626430                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1621312     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5118      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1626430                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1673030000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         801082294                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16670964                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420587456                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107920461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34059194000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
