-a "ECP5U"
-d LFE5U-85F
-t CABGA381
-s 6
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-p "/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest"
-ver "/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/top.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/AMDemod.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/IP/Multiplier/Multiplier.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/IP/NCOAdder/NCOAdder.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/IP/PLL/PLL.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/IP/SinCos/SinCos.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/CIC.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/frequency_select.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/HP_shift.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/Mixer.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/NCO.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/PWM.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/UartRX.v"
"/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation/source/UartTX.v"
-top top


-p "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data" "/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/First_Implementation" "/home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest"

-ngd "OneBitSDR_First_Implementation.ngd"

