#include <ch.h>
#include <hal.h>
#include "dfsdm.h"

#ifndef STM32_DMA_REQUIRED
#error "DFSDM driver requires DMA functions. Please define STM32_DMA_REQUIRED."
#endif

/* Those defines are missing from the STM32F769 include, copied them from the L4 one. */
#define DFSDM_CHCFGR1_CKOUTDIV_Pos           (16U)
#define DFSDM_CHCFGR1_CKOUTDIV_Msk           (0xFFU << DFSDM_CHCFGR1_CKOUTDIV_Pos) /*!< 0x00FF0000 */
#define DFSDM_CHCFGR2_DTRBS_Pos              (3U)
#define DFSDM_FLTCR1_RCH_Pos                 (24U)
#define DFSDM_FLTCR1_RDMAEN_Pos              (21U)
#define DFSDM_FLTFCR_IOSR_Pos                (0U)
#define DFSDM_FLTFCR_FOSR_Pos                (16U)
#define DFSDM_FLTFCR_FORD_Pos                (29U)

/* Both DFSDM units are wired to the same DMA channel, but is changed depending
 * on the DMA stream. Stream 0/4 go to FLT0, 1/5 FLT1, etc.
 *
 * See Table 28 (DMA2 request mapping) in the STM32F7 reference manual for
 * complete list.
 * */
// #define DFSDM_FLT0_DMA_CHN 8
// #define DFSDM_FLT1_DMA_CHN 8

typedef struct {
    const stm32_dma_stream_t *dma_stream;
    DFSDM_config_t *cfg;
} DFSDM_driver_t;

DFSDM_driver_t left_drv, right_drv;

/** Function called on DFSDM interrupt. */
static void dfsdm_serve_dma_interrupt(void *p, uint32_t flags)
{
    DFSDM_driver_t *drv = (DFSDM_driver_t *) p;

    /* DMA errors handling.*/
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
        if (drv->cfg->error_cb != NULL) {
            drv->cfg->error_cb(drv->cfg->cb_arg);
        }
    } else if ((flags & STM32_DMA_ISR_TCIF) != 0) {
        /* End of the second halt of the circular buffer. */
        if (drv->cfg->end_cb != NULL) {
            size_t half = drv->cfg->samples_len / 2;
            drv->cfg->end_cb(drv->cfg->cb_arg,
                             &drv->cfg->samples[half],
                             half);
        }
    } else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
        /* End of the first half of the circular buffer. */
        if (drv->cfg->end_cb != NULL) {
            size_t half = drv->cfg->samples_len / 2;
            drv->cfg->end_cb(drv->cfg->cb_arg,
                             drv->cfg->samples,
                             half);
        }
    }
}

void dfsdm_start(void)
{
    bool success;

    /* Send clock to peripheral. */
    rccEnableAPB2(RCC_APB2ENR_DFSDM1EN, true);

    /* Configure DFSDM clock output (must be before enabling interface).
     *
     * The clock output is used by the microphones to send their data out.
     * DFSDM is on APB2 @ 108 Mhz. The MP34DT01 MEMS microphone runs @ 2.4 Mhz,
     * requiring a prescaler of 45.
     */
    const unsigned clkout_div = 45;
    DFSDM1_Channel0->CHCFGR1 |= (clkout_div & 0xff) << DFSDM_CHCFGR1_CKOUTDIV_Pos;

    /* Enable DFSDM interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;

    /* Serial input configuration.
     *
     * The two microphones (left and right) are connected to the same input pin.
     * As the microphone dont have a clock output, we reuse the internal clock.
     *
     * Channel 0 is connected on the input from channel 1 (CHINSEL=1)
     * Channel 0 data are on rising edge (SITP=0), while channel 1 are on falling edge(SITP=1).
     */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_CHINSEL;
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_SPICKSEL_0;

    DFSDM1_Channel1->CHCFGR1 |= DFSDM_CHCFGR1_SPICKSEL_0;
    DFSDM1_Channel1->CHCFGR1 |= DFSDM_CHCFGR1_SITP_0;

    /* Enable channel 0 and 1. */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
    DFSDM1_Channel1->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;

    /* Filter units configuration:
     * - Fast mode enabled
     * - Corresponding channel must be selected
     * - Continuous mode
     * - For channel 1: start synchronously with channel 0
     * - Sinc3 filter (from ST application example)
     * - Oversampling factor (OF) = 55, integrator oversampling (IF) = 1
     *   -> acquisition rate = APB2 / (clkout_div * OF * IF)
     *                       = 108 Mhz / (45 * 55) = 43.6 Khz.
     *   -> resolution = +/- (OF)^3
     *                 = +/- 166375
     *                 = ~ 19 bits (including sign bit)
     *    For details on filter configuration see section 17.3.8 of the
     *    reference manual (Digital Filter Configuration).
     *
     * TODO: Get to a precise 44.1 Khz clock using audio PLL
     */
    DFSDM1_Filter0->FLTCR1 = DFSDM_FLTCR1_FAST \
                             | (1 << DFSDM_FLTCR1_RDMAEN_Pos)
                             | (0 << DFSDM_FLTCR1_RCH_Pos);     /* channel */
    DFSDM1_Filter0->FLTFCR = (3 << DFSDM_FLTFCR_FORD_Pos)       /* filter order */ \
                             | (55 << DFSDM_FLTFCR_FOSR_Pos)    /* filter oversampling */ \
                             | (0 << DFSDM_FLTFCR_IOSR_Pos);   /* integrator oversampling */

    /* Filter 1 is identical, except that RSYNC is enabled. */
    DFSDM1_Filter1->FLTCR1 = DFSDM_FLTCR1_FAST \
                             | DFSDM_FLTCR1_RSYNC \
                             | (1 << DFSDM_FLTCR1_RDMAEN_Pos)
                             | (1 << DFSDM_FLTCR1_RCH_Pos);     /* channel */
    DFSDM1_Filter1->FLTFCR = (3 << DFSDM_FLTFCR_FORD_Pos)       /* filter order */ \
                             | (55 << DFSDM_FLTFCR_FOSR_Pos)    /* filter oversampling */ \
                             | (0 << DFSDM_FLTFCR_IOSR_Pos);   /* integrator oversampling */


    /* Enable the filters */
    DFSDM1_Filter0->FLTCR1 |= DFSDM_FLTCR1_DFEN;
    DFSDM1_Filter1->FLTCR1 |= DFSDM_FLTCR1_DFEN;

    /* Allocate DMA streams. */
    success = dmaStreamAlloc(STM32_DFSDM_FLT0_DMA_STREAM,
                                STM32_DFSDM_FLT0_DMA_STREAM,
                                dfsdm_serve_dma_interrupt,
                                &left_drv);
    osalDbgAssert(!success, "stream already allocated");

    success = dmaStreamAlloc(STM32_DFSDM_FLT1_DMA_STREAM,
                                STM32_DFSDM_FLT1_DMA_STREAM,
                                dfsdm_serve_dma_interrupt,
                                &right_drv);
    osalDbgAssert(!success, "stream already allocated");

}

void dfsdm_start_conversion(DFSDM_config_t *left_config, DFSDM_config_t *right_config)
{
    uint32_t dma_mode, left_dma_mode, right_dma_mode;

    left_drv.cfg = left_config;
    right_drv.cfg = right_config;

    /* Configure DMA mode */
    dma_mode =    /* Transfer from peripheral to memory */
               STM32_DMA_CR_DIR_P2M |
               /* Transfer 32 bit words at a time. */
               STM32_DMA_CR_MSIZE_WORD | STM32_DMA_CR_PSIZE_WORD |
               /* Increment the memory address after each transfer. */
               STM32_DMA_CR_MINC |
               /* Circular mode (automatically restart). */
               STM32_DMA_CR_CIRC |
               /* Enable one interrupt after each half of the buffer. */
               STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE |
               /* Enable interrupt on errors. */
               STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;

    /* channel specfic settings. */
    left_dma_mode = dma_mode | STM32_DMA_CR_CHSEL(DFSDM_FLT0_DMA_CHN) |
                    STM32_DMA_CR_PL(STM32_DFSDM_FLT0_DMA_PRIORITY);
    right_dma_mode = dma_mode | STM32_DMA_CR_CHSEL(DFSDM_FLT1_DMA_CHN) |
                     STM32_DMA_CR_PL(STM32_DFSDM_FLT1_DMA_PRIORITY);

    /* Configure left DMA stream. */
    dmaStreamSetPeripheral(left_drv.dma_stream, &DFSDM1_Filter0->FLTRDATAR);
    dmaStreamSetMemory0(left_drv.dma_stream, left_drv.cfg->samples);
    dmaStreamSetTransactionSize(left_drv.dma_stream, left_drv.cfg->samples_len);
    dmaStreamSetMode(left_drv.dma_stream, left_dma_mode);
    dmaStreamEnable(left_drv.dma_stream);

    /* Configure right DMA stream. */
    dmaStreamSetPeripheral(right_drv.dma_stream, &DFSDM1_Filter1->FLTRDATAR);
    dmaStreamSetMemory0(right_drv.dma_stream, right_drv.cfg->samples);
    dmaStreamSetTransactionSize(right_drv.dma_stream, right_drv.cfg->samples_len);
    dmaStreamSetMode(right_drv.dma_stream, right_dma_mode);
    dmaStreamEnable(right_drv.dma_stream);

    /* Enable continuous conversion. */
    DFSDM1_Filter0->FLTCR1 |= DFSDM_FLTCR1_RCONT;
    DFSDM1_Filter1->FLTCR1 |= DFSDM_FLTCR1_RCONT;

    /* Start acquisition */
    DFSDM1_Filter0->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
}

void dfsdm_stop_conversion(void)
{
    /* Halting the DFSDM conversions is done by clearing the continous
     * conversion bit. */
    DFSDM1_Filter0->FLTCR1 &= ~DFSDM_FLTCR1_RCONT;
    DFSDM1_Filter1->FLTCR1 &= ~DFSDM_FLTCR1_RCONT;

    dmaStreamDisable(left_drv.dma_stream);
    dmaStreamDisable(right_drv.dma_stream);
}
