{"topicSections":[{"identifiers":["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity\/init(generatorFor:)"],"title":"Initializers"}],"sections":[],"metadata":{"extendedModule":"VHDLParsing","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"role":"symbol","externalID":"s:e:s:11VHDLParsing6EntityV13VHDLGeneratorE12generatorForACx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLGenerator"}],"roleHeading":"Extended Structure","symbolKind":"extension","navigatorTitle":[{"kind":"identifier","text":"Entity"}],"title":"Entity"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"platforms":["Linux"]}]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/entity"]}],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/Entity":{"type":"topic","title":"Entity","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"identifier"}],"navigatorTitle":[{"text":"Entity","kind":"identifier"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/entity","kind":"symbol","role":"symbol","abstract":[]},"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/Entity/init(generatorFor:)":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"generatorFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"role":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity\/init(generatorFor:)","abstract":[],"kind":"symbol","type":"topic","title":"init(generatorFor:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/entity\/init(generatorfor:)"}}}