{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1.10114,
	"cts__clock__skew__setup__pre_repair": 0.0584037,
	"cts__clock__skew__hold__pre_repair": 0.0584037,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0103969,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.00631958,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0189891,
	"cts__power__switching__total__pre_repair": 0.00675703,
	"cts__power__leakage__total__pre_repair": 9.05203e-07,
	"cts__power__total__pre_repair": 0.025747,
	"cts__design__io__pre_repair": 165,
	"cts__design__die__area__pre_repair": 192796,
	"cts__design__core__area__pre_repair": 188883,
	"cts__design__instance__count__pre_repair": 8372,
	"cts__design__instance__area__pre_repair": 106180,
	"cts__design__instance__count__stdcell__pre_repair": 8372,
	"cts__design__instance__area__stdcell__pre_repair": 106180,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.562148,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.562148,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1.10114,
	"cts__clock__skew__setup__post_repair": 0.0584037,
	"cts__clock__skew__hold__post_repair": 0.0584037,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0103969,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.00631958,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0189891,
	"cts__power__switching__total__post_repair": 0.00675703,
	"cts__power__leakage__total__post_repair": 9.05203e-07,
	"cts__power__total__post_repair": 0.025747,
	"cts__design__io__post_repair": 165,
	"cts__design__die__area__post_repair": 192796,
	"cts__design__core__area__post_repair": 188883,
	"cts__design__instance__count__post_repair": 8372,
	"cts__design__instance__area__post_repair": 106180,
	"cts__design__instance__count__stdcell__post_repair": 8372,
	"cts__design__instance__area__stdcell__post_repair": 106180,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.562148,
	"cts__design__instance__utilization__stdcell__post_repair": 0.562148,
	"cts__design__instance__displacement__total": 1607.92,
	"cts__design__instance__displacement__mean": 0.192,
	"cts__design__instance__displacement__max": 12.9,
	"cts__route__wirelength__estimated": 227463,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 227463,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 1.09473,
	"cts__clock__skew__setup": 0.0591656,
	"cts__clock__skew__hold": 0.0591656,
	"cts__timing__drv__max_slew_limit": 0.0101337,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0449113,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0189941,
	"cts__power__switching__total": 0.00681918,
	"cts__power__leakage__total": 9.05203e-07,
	"cts__power__total": 0.0258142,
	"cts__design__io": 165,
	"cts__design__die__area": 192796,
	"cts__design__core__area": 188883,
	"cts__design__instance__count": 8372,
	"cts__design__instance__area": 106180,
	"cts__design__instance__count__stdcell": 8372,
	"cts__design__instance__area__stdcell": 106180,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.562148,
	"cts__design__instance__utilization__stdcell": 0.562148
}