/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SD */
#define SD_Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SD_Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SD_Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SD_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define SD_Clock_1__INDEX 0x01u
#define SD_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SD_Clock_1__PM_ACT_MSK 0x02u
#define SD_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SD_Clock_1__PM_STBY_MSK 0x02u
#define SD_miso0__0__INTTYPE CYREG_PICU3_INTTYPE6
#define SD_miso0__0__MASK 0x40u
#define SD_miso0__0__PC CYREG_PRT3_PC6
#define SD_miso0__0__PORT 3u
#define SD_miso0__0__SHIFT 6u
#define SD_miso0__AG CYREG_PRT3_AG
#define SD_miso0__AMUX CYREG_PRT3_AMUX
#define SD_miso0__BIE CYREG_PRT3_BIE
#define SD_miso0__BIT_MASK CYREG_PRT3_BIT_MASK
#define SD_miso0__BYP CYREG_PRT3_BYP
#define SD_miso0__CTL CYREG_PRT3_CTL
#define SD_miso0__DM0 CYREG_PRT3_DM0
#define SD_miso0__DM1 CYREG_PRT3_DM1
#define SD_miso0__DM2 CYREG_PRT3_DM2
#define SD_miso0__DR CYREG_PRT3_DR
#define SD_miso0__INP_DIS CYREG_PRT3_INP_DIS
#define SD_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SD_miso0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SD_miso0__LCD_EN CYREG_PRT3_LCD_EN
#define SD_miso0__MASK 0x40u
#define SD_miso0__PORT 3u
#define SD_miso0__PRT CYREG_PRT3_PRT
#define SD_miso0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SD_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SD_miso0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SD_miso0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SD_miso0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SD_miso0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SD_miso0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SD_miso0__PS CYREG_PRT3_PS
#define SD_miso0__SHIFT 6u
#define SD_miso0__SLW CYREG_PRT3_SLW
#define SD_mosi0__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SD_mosi0__0__MASK 0x40u
#define SD_mosi0__0__PC CYREG_PRT0_PC6
#define SD_mosi0__0__PORT 0u
#define SD_mosi0__0__SHIFT 6u
#define SD_mosi0__AG CYREG_PRT0_AG
#define SD_mosi0__AMUX CYREG_PRT0_AMUX
#define SD_mosi0__BIE CYREG_PRT0_BIE
#define SD_mosi0__BIT_MASK CYREG_PRT0_BIT_MASK
#define SD_mosi0__BYP CYREG_PRT0_BYP
#define SD_mosi0__CTL CYREG_PRT0_CTL
#define SD_mosi0__DM0 CYREG_PRT0_DM0
#define SD_mosi0__DM1 CYREG_PRT0_DM1
#define SD_mosi0__DM2 CYREG_PRT0_DM2
#define SD_mosi0__DR CYREG_PRT0_DR
#define SD_mosi0__INP_DIS CYREG_PRT0_INP_DIS
#define SD_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SD_mosi0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SD_mosi0__LCD_EN CYREG_PRT0_LCD_EN
#define SD_mosi0__MASK 0x40u
#define SD_mosi0__PORT 0u
#define SD_mosi0__PRT CYREG_PRT0_PRT
#define SD_mosi0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SD_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SD_mosi0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SD_mosi0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SD_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SD_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SD_mosi0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SD_mosi0__PS CYREG_PRT0_PS
#define SD_mosi0__SHIFT 6u
#define SD_mosi0__SLW CYREG_PRT0_SLW
#define SD_sclk0__0__INTTYPE CYREG_PICU15_INTTYPE2
#define SD_sclk0__0__MASK 0x04u
#define SD_sclk0__0__PC CYREG_IO_PC_PRT15_PC2
#define SD_sclk0__0__PORT 15u
#define SD_sclk0__0__SHIFT 2u
#define SD_sclk0__AG CYREG_PRT15_AG
#define SD_sclk0__AMUX CYREG_PRT15_AMUX
#define SD_sclk0__BIE CYREG_PRT15_BIE
#define SD_sclk0__BIT_MASK CYREG_PRT15_BIT_MASK
#define SD_sclk0__BYP CYREG_PRT15_BYP
#define SD_sclk0__CTL CYREG_PRT15_CTL
#define SD_sclk0__DM0 CYREG_PRT15_DM0
#define SD_sclk0__DM1 CYREG_PRT15_DM1
#define SD_sclk0__DM2 CYREG_PRT15_DM2
#define SD_sclk0__DR CYREG_PRT15_DR
#define SD_sclk0__INP_DIS CYREG_PRT15_INP_DIS
#define SD_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SD_sclk0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SD_sclk0__LCD_EN CYREG_PRT15_LCD_EN
#define SD_sclk0__MASK 0x04u
#define SD_sclk0__PORT 15u
#define SD_sclk0__PRT CYREG_PRT15_PRT
#define SD_sclk0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SD_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SD_sclk0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SD_sclk0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SD_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SD_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SD_sclk0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SD_sclk0__PS CYREG_PRT15_PS
#define SD_sclk0__SHIFT 2u
#define SD_sclk0__SLW CYREG_PRT15_SLW
#define SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define SD_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define SD_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define SD_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define SD_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define SD_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define SD_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define SD_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SD_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define SD_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define SD_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define SD_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define SD_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SD_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SD_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define SD_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SD_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SD_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define SD_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SD_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SD_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SD_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define SD_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define SD_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define SD_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SD_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SD_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define SD_SPI0_BSPIM_RxStsReg__4__POS 4
#define SD_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define SD_SPI0_BSPIM_RxStsReg__5__POS 5
#define SD_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define SD_SPI0_BSPIM_RxStsReg__6__POS 6
#define SD_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define SD_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SD_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SD_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SD_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SD_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define SD_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define SD_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SD_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SD_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB09_A0
#define SD_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB09_A1
#define SD_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SD_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB09_D0
#define SD_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB09_D1
#define SD_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SD_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SD_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB09_F0
#define SD_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB09_F1
#define SD_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SD_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SD_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define SD_SPI0_BSPIM_TxStsReg__0__POS 0
#define SD_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define SD_SPI0_BSPIM_TxStsReg__1__POS 1
#define SD_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SD_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SD_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define SD_SPI0_BSPIM_TxStsReg__2__POS 2
#define SD_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define SD_SPI0_BSPIM_TxStsReg__3__POS 3
#define SD_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define SD_SPI0_BSPIM_TxStsReg__4__POS 4
#define SD_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define SD_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define SD_SPI0_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SD_SPI0_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SD_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SD_SPI0_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define SD_SPI0_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define SD_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB09_ST
#define SD_SPI0_CS__0__INTTYPE CYREG_PICU15_INTTYPE3
#define SD_SPI0_CS__0__MASK 0x08u
#define SD_SPI0_CS__0__PC CYREG_IO_PC_PRT15_PC3
#define SD_SPI0_CS__0__PORT 15u
#define SD_SPI0_CS__0__SHIFT 3u
#define SD_SPI0_CS__AG CYREG_PRT15_AG
#define SD_SPI0_CS__AMUX CYREG_PRT15_AMUX
#define SD_SPI0_CS__BIE CYREG_PRT15_BIE
#define SD_SPI0_CS__BIT_MASK CYREG_PRT15_BIT_MASK
#define SD_SPI0_CS__BYP CYREG_PRT15_BYP
#define SD_SPI0_CS__CTL CYREG_PRT15_CTL
#define SD_SPI0_CS__DM0 CYREG_PRT15_DM0
#define SD_SPI0_CS__DM1 CYREG_PRT15_DM1
#define SD_SPI0_CS__DM2 CYREG_PRT15_DM2
#define SD_SPI0_CS__DR CYREG_PRT15_DR
#define SD_SPI0_CS__INP_DIS CYREG_PRT15_INP_DIS
#define SD_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SD_SPI0_CS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SD_SPI0_CS__LCD_EN CYREG_PRT15_LCD_EN
#define SD_SPI0_CS__MASK 0x08u
#define SD_SPI0_CS__PORT 15u
#define SD_SPI0_CS__PRT CYREG_PRT15_PRT
#define SD_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SD_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SD_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SD_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SD_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SD_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SD_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SD_SPI0_CS__PS CYREG_PRT15_PS
#define SD_SPI0_CS__SHIFT 3u
#define SD_SPI0_CS__SLW CYREG_PRT15_SLW

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x02u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x04u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x04u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__0__MASK 0x01u
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__0__POS 0
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__1__MASK 0x02u
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__1__POS 1
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__2__MASK 0x04u
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__2__POS 2
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__3__MASK 0x08u
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__3__POS 3
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__MASK 0x0Fu
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_N_CHANNELS_USED_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK
#define ADC_SOC_Sync_ctrl_reg__0__MASK 0x01u
#define ADC_SOC_Sync_ctrl_reg__0__POS 0
#define ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_SOC_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_SOC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_SOC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_SOC_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define ADC_SOC_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SOC_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define ADC_SOC_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SOC_Sync_ctrl_reg__MASK 0x01u
#define ADC_SOC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SOC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SOC_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK
#define ADC_STATUS_sts_sts_reg__0__MASK 0x01u
#define ADC_STATUS_sts_sts_reg__0__POS 0
#define ADC_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_STATUS_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define ADC_STATUS_sts_sts_reg__MASK 0x01u
#define ADC_STATUS_sts_sts_reg__MASK_REG CYREG_B0_UDB07_MSK
#define ADC_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_STATUS_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define ADC_STATUS_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define ADC_STATUS_sts_sts_reg__STATUS_REG CYREG_B0_UDB07_ST
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* CS0 */
#define CS0__0__INTTYPE CYREG_PICU2_INTTYPE3
#define CS0__0__MASK 0x08u
#define CS0__0__PC CYREG_PRT2_PC3
#define CS0__0__PORT 2u
#define CS0__0__SHIFT 3u
#define CS0__AG CYREG_PRT2_AG
#define CS0__AMUX CYREG_PRT2_AMUX
#define CS0__BIE CYREG_PRT2_BIE
#define CS0__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS0__BYP CYREG_PRT2_BYP
#define CS0__CTL CYREG_PRT2_CTL
#define CS0__DM0 CYREG_PRT2_DM0
#define CS0__DM1 CYREG_PRT2_DM1
#define CS0__DM2 CYREG_PRT2_DM2
#define CS0__DR CYREG_PRT2_DR
#define CS0__INP_DIS CYREG_PRT2_INP_DIS
#define CS0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS0__LCD_EN CYREG_PRT2_LCD_EN
#define CS0__MASK 0x08u
#define CS0__PORT 2u
#define CS0__PRT CYREG_PRT2_PRT
#define CS0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS0__PS CYREG_PRT2_PS
#define CS0__SHIFT 3u
#define CS0__SLW CYREG_PRT2_SLW

/* CS1 */
#define CS1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define CS1__0__MASK 0x04u
#define CS1__0__PC CYREG_PRT2_PC2
#define CS1__0__PORT 2u
#define CS1__0__SHIFT 2u
#define CS1__AG CYREG_PRT2_AG
#define CS1__AMUX CYREG_PRT2_AMUX
#define CS1__BIE CYREG_PRT2_BIE
#define CS1__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS1__BYP CYREG_PRT2_BYP
#define CS1__CTL CYREG_PRT2_CTL
#define CS1__DM0 CYREG_PRT2_DM0
#define CS1__DM1 CYREG_PRT2_DM1
#define CS1__DM2 CYREG_PRT2_DM2
#define CS1__DR CYREG_PRT2_DR
#define CS1__INP_DIS CYREG_PRT2_INP_DIS
#define CS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS1__LCD_EN CYREG_PRT2_LCD_EN
#define CS1__MASK 0x04u
#define CS1__PORT 2u
#define CS1__PRT CYREG_PRT2_PRT
#define CS1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS1__PS CYREG_PRT2_PS
#define CS1__SHIFT 2u
#define CS1__SLW CYREG_PRT2_SLW

/* CS2 */
#define CS2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define CS2__0__MASK 0x02u
#define CS2__0__PC CYREG_PRT2_PC1
#define CS2__0__PORT 2u
#define CS2__0__SHIFT 1u
#define CS2__AG CYREG_PRT2_AG
#define CS2__AMUX CYREG_PRT2_AMUX
#define CS2__BIE CYREG_PRT2_BIE
#define CS2__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS2__BYP CYREG_PRT2_BYP
#define CS2__CTL CYREG_PRT2_CTL
#define CS2__DM0 CYREG_PRT2_DM0
#define CS2__DM1 CYREG_PRT2_DM1
#define CS2__DM2 CYREG_PRT2_DM2
#define CS2__DR CYREG_PRT2_DR
#define CS2__INP_DIS CYREG_PRT2_INP_DIS
#define CS2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS2__LCD_EN CYREG_PRT2_LCD_EN
#define CS2__MASK 0x02u
#define CS2__PORT 2u
#define CS2__PRT CYREG_PRT2_PRT
#define CS2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS2__PS CYREG_PRT2_PS
#define CS2__SHIFT 1u
#define CS2__SLW CYREG_PRT2_SLW

/* CS3 */
#define CS3__0__INTTYPE CYREG_PICU2_INTTYPE0
#define CS3__0__MASK 0x01u
#define CS3__0__PC CYREG_PRT2_PC0
#define CS3__0__PORT 2u
#define CS3__0__SHIFT 0u
#define CS3__AG CYREG_PRT2_AG
#define CS3__AMUX CYREG_PRT2_AMUX
#define CS3__BIE CYREG_PRT2_BIE
#define CS3__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS3__BYP CYREG_PRT2_BYP
#define CS3__CTL CYREG_PRT2_CTL
#define CS3__DM0 CYREG_PRT2_DM0
#define CS3__DM1 CYREG_PRT2_DM1
#define CS3__DM2 CYREG_PRT2_DM2
#define CS3__DR CYREG_PRT2_DR
#define CS3__INP_DIS CYREG_PRT2_INP_DIS
#define CS3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS3__LCD_EN CYREG_PRT2_LCD_EN
#define CS3__MASK 0x01u
#define CS3__PORT 2u
#define CS3__PRT CYREG_PRT2_PRT
#define CS3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS3__PS CYREG_PRT2_PS
#define CS3__SHIFT 0u
#define CS3__SLW CYREG_PRT2_SLW

/* DMA */
#define DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA__DRQ_NUMBER 10u
#define DMA__NUMBEROF_TDS 0u
#define DMA__PRIORITY 2u
#define DMA__TERMIN_EN 0u
#define DMA__TERMIN_SEL 0u
#define DMA__TERMOUT0_EN 1u
#define DMA__TERMOUT0_SEL 10u
#define DMA__TERMOUT1_EN 0u
#define DMA__TERMOUT1_SEL 0u
#define DMA_CHANNELS_USED__MASK0 0x00000400u

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU3_INTTYPE7
#define MISO__0__MASK 0x80u
#define MISO__0__PC CYREG_PRT3_PC7
#define MISO__0__PORT 3u
#define MISO__0__SHIFT 7u
#define MISO__AG CYREG_PRT3_AG
#define MISO__AMUX CYREG_PRT3_AMUX
#define MISO__BIE CYREG_PRT3_BIE
#define MISO__BIT_MASK CYREG_PRT3_BIT_MASK
#define MISO__BYP CYREG_PRT3_BYP
#define MISO__CTL CYREG_PRT3_CTL
#define MISO__DM0 CYREG_PRT3_DM0
#define MISO__DM1 CYREG_PRT3_DM1
#define MISO__DM2 CYREG_PRT3_DM2
#define MISO__DR CYREG_PRT3_DR
#define MISO__INP_DIS CYREG_PRT3_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MISO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT3_LCD_EN
#define MISO__MASK 0x80u
#define MISO__PORT 3u
#define MISO__PRT CYREG_PRT3_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MISO__PS CYREG_PRT3_PS
#define MISO__SHIFT 7u
#define MISO__SLW CYREG_PRT3_SLW
#define MISO_ENCODER__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MISO_ENCODER__0__MASK 0x40u
#define MISO_ENCODER__0__PC CYREG_PRT1_PC6
#define MISO_ENCODER__0__PORT 1u
#define MISO_ENCODER__0__SHIFT 6u
#define MISO_ENCODER__AG CYREG_PRT1_AG
#define MISO_ENCODER__AMUX CYREG_PRT1_AMUX
#define MISO_ENCODER__BIE CYREG_PRT1_BIE
#define MISO_ENCODER__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_ENCODER__BYP CYREG_PRT1_BYP
#define MISO_ENCODER__CTL CYREG_PRT1_CTL
#define MISO_ENCODER__DM0 CYREG_PRT1_DM0
#define MISO_ENCODER__DM1 CYREG_PRT1_DM1
#define MISO_ENCODER__DM2 CYREG_PRT1_DM2
#define MISO_ENCODER__DR CYREG_PRT1_DR
#define MISO_ENCODER__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_ENCODER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_ENCODER__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_ENCODER__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_ENCODER__MASK 0x40u
#define MISO_ENCODER__PORT 1u
#define MISO_ENCODER__PRT CYREG_PRT1_PRT
#define MISO_ENCODER__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_ENCODER__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_ENCODER__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_ENCODER__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_ENCODER__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_ENCODER__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_ENCODER__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_ENCODER__PS CYREG_PRT1_PS
#define MISO_ENCODER__SHIFT 6u
#define MISO_ENCODER__SLW CYREG_PRT1_SLW
#define MISO_RTC__0__INTTYPE CYREG_PICU12_INTTYPE2
#define MISO_RTC__0__MASK 0x04u
#define MISO_RTC__0__PC CYREG_PRT12_PC2
#define MISO_RTC__0__PORT 12u
#define MISO_RTC__0__SHIFT 2u
#define MISO_RTC__AG CYREG_PRT12_AG
#define MISO_RTC__BIE CYREG_PRT12_BIE
#define MISO_RTC__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO_RTC__BYP CYREG_PRT12_BYP
#define MISO_RTC__DM0 CYREG_PRT12_DM0
#define MISO_RTC__DM1 CYREG_PRT12_DM1
#define MISO_RTC__DM2 CYREG_PRT12_DM2
#define MISO_RTC__DR CYREG_PRT12_DR
#define MISO_RTC__INP_DIS CYREG_PRT12_INP_DIS
#define MISO_RTC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO_RTC__MASK 0x04u
#define MISO_RTC__PORT 12u
#define MISO_RTC__PRT CYREG_PRT12_PRT
#define MISO_RTC__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO_RTC__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO_RTC__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO_RTC__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO_RTC__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO_RTC__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO_RTC__PS CYREG_PRT12_PS
#define MISO_RTC__SHIFT 2u
#define MISO_RTC__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO_RTC__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO_RTC__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO_RTC__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO_RTC__SLW CYREG_PRT12_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU0_INTTYPE7
#define MOSI__0__MASK 0x80u
#define MOSI__0__PC CYREG_PRT0_PC7
#define MOSI__0__PORT 0u
#define MOSI__0__SHIFT 7u
#define MOSI__AG CYREG_PRT0_AG
#define MOSI__AMUX CYREG_PRT0_AMUX
#define MOSI__BIE CYREG_PRT0_BIE
#define MOSI__BIT_MASK CYREG_PRT0_BIT_MASK
#define MOSI__BYP CYREG_PRT0_BYP
#define MOSI__CTL CYREG_PRT0_CTL
#define MOSI__DM0 CYREG_PRT0_DM0
#define MOSI__DM1 CYREG_PRT0_DM1
#define MOSI__DM2 CYREG_PRT0_DM2
#define MOSI__DR CYREG_PRT0_DR
#define MOSI__INP_DIS CYREG_PRT0_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT0_LCD_EN
#define MOSI__MASK 0x80u
#define MOSI__PORT 0u
#define MOSI__PRT CYREG_PRT0_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MOSI__PS CYREG_PRT0_PS
#define MOSI__SHIFT 7u
#define MOSI__SLW CYREG_PRT0_SLW
#define MOSI_RTC__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MOSI_RTC__0__MASK 0x08u
#define MOSI_RTC__0__PC CYREG_PRT12_PC3
#define MOSI_RTC__0__PORT 12u
#define MOSI_RTC__0__SHIFT 3u
#define MOSI_RTC__AG CYREG_PRT12_AG
#define MOSI_RTC__BIE CYREG_PRT12_BIE
#define MOSI_RTC__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI_RTC__BYP CYREG_PRT12_BYP
#define MOSI_RTC__DM0 CYREG_PRT12_DM0
#define MOSI_RTC__DM1 CYREG_PRT12_DM1
#define MOSI_RTC__DM2 CYREG_PRT12_DM2
#define MOSI_RTC__DR CYREG_PRT12_DR
#define MOSI_RTC__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI_RTC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI_RTC__MASK 0x08u
#define MOSI_RTC__PORT 12u
#define MOSI_RTC__PRT CYREG_PRT12_PRT
#define MOSI_RTC__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI_RTC__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI_RTC__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI_RTC__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI_RTC__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI_RTC__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI_RTC__PS CYREG_PRT12_PS
#define MOSI_RTC__SHIFT 3u
#define MOSI_RTC__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI_RTC__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI_RTC__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI_RTC__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI_RTC__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT2_PC4
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 4u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x10u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 4u
#define SCLK__SLW CYREG_PRT2_SLW

/* EMG_1 */
#define EMG_1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define EMG_1__0__MASK 0x40u
#define EMG_1__0__PC CYREG_PRT2_PC6
#define EMG_1__0__PORT 2u
#define EMG_1__0__SHIFT 6u
#define EMG_1__AG CYREG_PRT2_AG
#define EMG_1__AMUX CYREG_PRT2_AMUX
#define EMG_1__BIE CYREG_PRT2_BIE
#define EMG_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define EMG_1__BYP CYREG_PRT2_BYP
#define EMG_1__CTL CYREG_PRT2_CTL
#define EMG_1__DM0 CYREG_PRT2_DM0
#define EMG_1__DM1 CYREG_PRT2_DM1
#define EMG_1__DM2 CYREG_PRT2_DM2
#define EMG_1__DR CYREG_PRT2_DR
#define EMG_1__INP_DIS CYREG_PRT2_INP_DIS
#define EMG_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define EMG_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define EMG_1__LCD_EN CYREG_PRT2_LCD_EN
#define EMG_1__MASK 0x40u
#define EMG_1__PORT 2u
#define EMG_1__PRT CYREG_PRT2_PRT
#define EMG_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define EMG_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define EMG_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define EMG_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define EMG_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define EMG_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define EMG_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define EMG_1__PS CYREG_PRT2_PS
#define EMG_1__SHIFT 6u
#define EMG_1__SLW CYREG_PRT2_SLW

/* EMG_2 */
#define EMG_2__0__INTTYPE CYREG_PICU2_INTTYPE7
#define EMG_2__0__MASK 0x80u
#define EMG_2__0__PC CYREG_PRT2_PC7
#define EMG_2__0__PORT 2u
#define EMG_2__0__SHIFT 7u
#define EMG_2__AG CYREG_PRT2_AG
#define EMG_2__AMUX CYREG_PRT2_AMUX
#define EMG_2__BIE CYREG_PRT2_BIE
#define EMG_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define EMG_2__BYP CYREG_PRT2_BYP
#define EMG_2__CTL CYREG_PRT2_CTL
#define EMG_2__DM0 CYREG_PRT2_DM0
#define EMG_2__DM1 CYREG_PRT2_DM1
#define EMG_2__DM2 CYREG_PRT2_DM2
#define EMG_2__DR CYREG_PRT2_DR
#define EMG_2__INP_DIS CYREG_PRT2_INP_DIS
#define EMG_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define EMG_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define EMG_2__LCD_EN CYREG_PRT2_LCD_EN
#define EMG_2__MASK 0x80u
#define EMG_2__PORT 2u
#define EMG_2__PRT CYREG_PRT2_PRT
#define EMG_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define EMG_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define EMG_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define EMG_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define EMG_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define EMG_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define EMG_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define EMG_2__PS CYREG_PRT2_PS
#define EMG_2__SHIFT 7u
#define EMG_2__SLW CYREG_PRT2_SLW

/* EMG_3 */
#define EMG_3__0__INTTYPE CYREG_PICU1_INTTYPE0
#define EMG_3__0__MASK 0x01u
#define EMG_3__0__PC CYREG_PRT1_PC0
#define EMG_3__0__PORT 1u
#define EMG_3__0__SHIFT 0u
#define EMG_3__AG CYREG_PRT1_AG
#define EMG_3__AMUX CYREG_PRT1_AMUX
#define EMG_3__BIE CYREG_PRT1_BIE
#define EMG_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define EMG_3__BYP CYREG_PRT1_BYP
#define EMG_3__CTL CYREG_PRT1_CTL
#define EMG_3__DM0 CYREG_PRT1_DM0
#define EMG_3__DM1 CYREG_PRT1_DM1
#define EMG_3__DM2 CYREG_PRT1_DM2
#define EMG_3__DR CYREG_PRT1_DR
#define EMG_3__INP_DIS CYREG_PRT1_INP_DIS
#define EMG_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EMG_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EMG_3__LCD_EN CYREG_PRT1_LCD_EN
#define EMG_3__MASK 0x01u
#define EMG_3__PORT 1u
#define EMG_3__PRT CYREG_PRT1_PRT
#define EMG_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EMG_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EMG_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EMG_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EMG_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EMG_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EMG_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EMG_3__PS CYREG_PRT1_PS
#define EMG_3__SHIFT 0u
#define EMG_3__SLW CYREG_PRT1_SLW

/* EMG_4 */
#define EMG_4__0__INTTYPE CYREG_PICU1_INTTYPE3
#define EMG_4__0__MASK 0x08u
#define EMG_4__0__PC CYREG_PRT1_PC3
#define EMG_4__0__PORT 1u
#define EMG_4__0__SHIFT 3u
#define EMG_4__AG CYREG_PRT1_AG
#define EMG_4__AMUX CYREG_PRT1_AMUX
#define EMG_4__BIE CYREG_PRT1_BIE
#define EMG_4__BIT_MASK CYREG_PRT1_BIT_MASK
#define EMG_4__BYP CYREG_PRT1_BYP
#define EMG_4__CTL CYREG_PRT1_CTL
#define EMG_4__DM0 CYREG_PRT1_DM0
#define EMG_4__DM1 CYREG_PRT1_DM1
#define EMG_4__DM2 CYREG_PRT1_DM2
#define EMG_4__DR CYREG_PRT1_DR
#define EMG_4__INP_DIS CYREG_PRT1_INP_DIS
#define EMG_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EMG_4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EMG_4__LCD_EN CYREG_PRT1_LCD_EN
#define EMG_4__MASK 0x08u
#define EMG_4__PORT 1u
#define EMG_4__PRT CYREG_PRT1_PRT
#define EMG_4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EMG_4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EMG_4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EMG_4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EMG_4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EMG_4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EMG_4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EMG_4__PS CYREG_PRT1_PS
#define EMG_4__SHIFT 3u
#define EMG_4__SLW CYREG_PRT1_SLW

/* EMG_5 */
#define EMG_5__0__INTTYPE CYREG_PICU15_INTTYPE0
#define EMG_5__0__MASK 0x01u
#define EMG_5__0__PC CYREG_IO_PC_PRT15_PC0
#define EMG_5__0__PORT 15u
#define EMG_5__0__SHIFT 0u
#define EMG_5__AG CYREG_PRT15_AG
#define EMG_5__AMUX CYREG_PRT15_AMUX
#define EMG_5__BIE CYREG_PRT15_BIE
#define EMG_5__BIT_MASK CYREG_PRT15_BIT_MASK
#define EMG_5__BYP CYREG_PRT15_BYP
#define EMG_5__CTL CYREG_PRT15_CTL
#define EMG_5__DM0 CYREG_PRT15_DM0
#define EMG_5__DM1 CYREG_PRT15_DM1
#define EMG_5__DM2 CYREG_PRT15_DM2
#define EMG_5__DR CYREG_PRT15_DR
#define EMG_5__INP_DIS CYREG_PRT15_INP_DIS
#define EMG_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define EMG_5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define EMG_5__LCD_EN CYREG_PRT15_LCD_EN
#define EMG_5__MASK 0x01u
#define EMG_5__PORT 15u
#define EMG_5__PRT CYREG_PRT15_PRT
#define EMG_5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define EMG_5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define EMG_5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define EMG_5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define EMG_5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define EMG_5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define EMG_5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define EMG_5__PS CYREG_PRT15_PS
#define EMG_5__SHIFT 0u
#define EMG_5__SLW CYREG_PRT15_SLW

/* EMG_6 */
#define EMG_6__0__INTTYPE CYREG_PICU15_INTTYPE1
#define EMG_6__0__MASK 0x02u
#define EMG_6__0__PC CYREG_IO_PC_PRT15_PC1
#define EMG_6__0__PORT 15u
#define EMG_6__0__SHIFT 1u
#define EMG_6__AG CYREG_PRT15_AG
#define EMG_6__AMUX CYREG_PRT15_AMUX
#define EMG_6__BIE CYREG_PRT15_BIE
#define EMG_6__BIT_MASK CYREG_PRT15_BIT_MASK
#define EMG_6__BYP CYREG_PRT15_BYP
#define EMG_6__CTL CYREG_PRT15_CTL
#define EMG_6__DM0 CYREG_PRT15_DM0
#define EMG_6__DM1 CYREG_PRT15_DM1
#define EMG_6__DM2 CYREG_PRT15_DM2
#define EMG_6__DR CYREG_PRT15_DR
#define EMG_6__INP_DIS CYREG_PRT15_INP_DIS
#define EMG_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define EMG_6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define EMG_6__LCD_EN CYREG_PRT15_LCD_EN
#define EMG_6__MASK 0x02u
#define EMG_6__PORT 15u
#define EMG_6__PRT CYREG_PRT15_PRT
#define EMG_6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define EMG_6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define EMG_6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define EMG_6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define EMG_6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define EMG_6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define EMG_6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define EMG_6__PS CYREG_PRT15_PS
#define EMG_6__SHIFT 1u
#define EMG_6__SLW CYREG_PRT15_SLW

/* EMG_A */
#define EMG_A__0__INTTYPE CYREG_PICU0_INTTYPE4
#define EMG_A__0__MASK 0x10u
#define EMG_A__0__PC CYREG_PRT0_PC4
#define EMG_A__0__PORT 0u
#define EMG_A__0__SHIFT 4u
#define EMG_A__AG CYREG_PRT0_AG
#define EMG_A__AMUX CYREG_PRT0_AMUX
#define EMG_A__BIE CYREG_PRT0_BIE
#define EMG_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define EMG_A__BYP CYREG_PRT0_BYP
#define EMG_A__CTL CYREG_PRT0_CTL
#define EMG_A__DM0 CYREG_PRT0_DM0
#define EMG_A__DM1 CYREG_PRT0_DM1
#define EMG_A__DM2 CYREG_PRT0_DM2
#define EMG_A__DR CYREG_PRT0_DR
#define EMG_A__INP_DIS CYREG_PRT0_INP_DIS
#define EMG_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define EMG_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define EMG_A__LCD_EN CYREG_PRT0_LCD_EN
#define EMG_A__MASK 0x10u
#define EMG_A__PORT 0u
#define EMG_A__PRT CYREG_PRT0_PRT
#define EMG_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define EMG_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define EMG_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define EMG_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define EMG_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define EMG_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define EMG_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define EMG_A__PS CYREG_PRT0_PS
#define EMG_A__SHIFT 4u
#define EMG_A__SLW CYREG_PRT0_SLW

/* EMG_B */
#define EMG_B__0__INTTYPE CYREG_PICU0_INTTYPE5
#define EMG_B__0__MASK 0x20u
#define EMG_B__0__PC CYREG_PRT0_PC5
#define EMG_B__0__PORT 0u
#define EMG_B__0__SHIFT 5u
#define EMG_B__AG CYREG_PRT0_AG
#define EMG_B__AMUX CYREG_PRT0_AMUX
#define EMG_B__BIE CYREG_PRT0_BIE
#define EMG_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define EMG_B__BYP CYREG_PRT0_BYP
#define EMG_B__CTL CYREG_PRT0_CTL
#define EMG_B__DM0 CYREG_PRT0_DM0
#define EMG_B__DM1 CYREG_PRT0_DM1
#define EMG_B__DM2 CYREG_PRT0_DM2
#define EMG_B__DR CYREG_PRT0_DR
#define EMG_B__INP_DIS CYREG_PRT0_INP_DIS
#define EMG_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define EMG_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define EMG_B__LCD_EN CYREG_PRT0_LCD_EN
#define EMG_B__MASK 0x20u
#define EMG_B__PORT 0u
#define EMG_B__PRT CYREG_PRT0_PRT
#define EMG_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define EMG_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define EMG_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define EMG_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define EMG_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define EMG_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define EMG_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define EMG_B__PS CYREG_PRT0_PS
#define EMG_B__SHIFT 5u
#define EMG_B__SLW CYREG_PRT0_SLW

/* CS_RTC */
#define CS_RTC__0__INTTYPE CYREG_PICU15_INTTYPE4
#define CS_RTC__0__MASK 0x10u
#define CS_RTC__0__PC CYREG_IO_PC_PRT15_PC4
#define CS_RTC__0__PORT 15u
#define CS_RTC__0__SHIFT 4u
#define CS_RTC__AG CYREG_PRT15_AG
#define CS_RTC__AMUX CYREG_PRT15_AMUX
#define CS_RTC__BIE CYREG_PRT15_BIE
#define CS_RTC__BIT_MASK CYREG_PRT15_BIT_MASK
#define CS_RTC__BYP CYREG_PRT15_BYP
#define CS_RTC__CTL CYREG_PRT15_CTL
#define CS_RTC__DM0 CYREG_PRT15_DM0
#define CS_RTC__DM1 CYREG_PRT15_DM1
#define CS_RTC__DM2 CYREG_PRT15_DM2
#define CS_RTC__DR CYREG_PRT15_DR
#define CS_RTC__INP_DIS CYREG_PRT15_INP_DIS
#define CS_RTC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CS_RTC__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CS_RTC__LCD_EN CYREG_PRT15_LCD_EN
#define CS_RTC__MASK 0x10u
#define CS_RTC__PORT 15u
#define CS_RTC__PRT CYREG_PRT15_PRT
#define CS_RTC__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CS_RTC__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CS_RTC__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CS_RTC__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CS_RTC__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CS_RTC__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CS_RTC__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CS_RTC__PS CYREG_PRT15_PS
#define CS_RTC__SHIFT 4u
#define CS_RTC__SLW CYREG_PRT15_SLW

/* CLK_RTC */
#define CLK_RTC__0__INTTYPE CYREG_PICU15_INTTYPE5
#define CLK_RTC__0__MASK 0x20u
#define CLK_RTC__0__PC CYREG_IO_PC_PRT15_PC5
#define CLK_RTC__0__PORT 15u
#define CLK_RTC__0__SHIFT 5u
#define CLK_RTC__AG CYREG_PRT15_AG
#define CLK_RTC__AMUX CYREG_PRT15_AMUX
#define CLK_RTC__BIE CYREG_PRT15_BIE
#define CLK_RTC__BIT_MASK CYREG_PRT15_BIT_MASK
#define CLK_RTC__BYP CYREG_PRT15_BYP
#define CLK_RTC__CTL CYREG_PRT15_CTL
#define CLK_RTC__DM0 CYREG_PRT15_DM0
#define CLK_RTC__DM1 CYREG_PRT15_DM1
#define CLK_RTC__DM2 CYREG_PRT15_DM2
#define CLK_RTC__DR CYREG_PRT15_DR
#define CLK_RTC__INP_DIS CYREG_PRT15_INP_DIS
#define CLK_RTC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CLK_RTC__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CLK_RTC__LCD_EN CYREG_PRT15_LCD_EN
#define CLK_RTC__MASK 0x20u
#define CLK_RTC__PORT 15u
#define CLK_RTC__PRT CYREG_PRT15_PRT
#define CLK_RTC__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CLK_RTC__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CLK_RTC__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CLK_RTC__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CLK_RTC__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CLK_RTC__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CLK_RTC__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CLK_RTC__PS CYREG_PRT15_PS
#define CLK_RTC__SHIFT 5u
#define CLK_RTC__SLW CYREG_PRT15_SLW

/* LED_RED */
#define LED_RED__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LED_RED__0__MASK 0x01u
#define LED_RED__0__PC CYREG_PRT12_PC0
#define LED_RED__0__PORT 12u
#define LED_RED__0__SHIFT 0u
#define LED_RED__AG CYREG_PRT12_AG
#define LED_RED__BIE CYREG_PRT12_BIE
#define LED_RED__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_RED__BYP CYREG_PRT12_BYP
#define LED_RED__DM0 CYREG_PRT12_DM0
#define LED_RED__DM1 CYREG_PRT12_DM1
#define LED_RED__DM2 CYREG_PRT12_DM2
#define LED_RED__DR CYREG_PRT12_DR
#define LED_RED__INP_DIS CYREG_PRT12_INP_DIS
#define LED_RED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_RED__MASK 0x01u
#define LED_RED__PORT 12u
#define LED_RED__PRT CYREG_PRT12_PRT
#define LED_RED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_RED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_RED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_RED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_RED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_RED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_RED__PS CYREG_PRT12_PS
#define LED_RED__SHIFT 0u
#define LED_RED__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_RED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_RED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_RED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_RED__SLW CYREG_PRT12_SLW

/* SPI_IMU */
#define SPI_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_IMU_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define SPI_IMU_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPI_IMU_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define SPI_IMU_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPI_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define SPI_IMU_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define SPI_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define SPI_IMU_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_IMU_BSPIM_RxStsReg__4__POS 4
#define SPI_IMU_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_IMU_BSPIM_RxStsReg__5__POS 5
#define SPI_IMU_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_IMU_BSPIM_RxStsReg__6__POS 6
#define SPI_IMU_BSPIM_RxStsReg__MASK 0x70u
#define SPI_IMU_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPI_IMU_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPI_IMU_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SPI_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SPI_IMU_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define SPI_IMU_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define SPI_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SPI_IMU_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define SPI_IMU_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define SPI_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPI_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SPI_IMU_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define SPI_IMU_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define SPI_IMU_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPI_IMU_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPI_IMU_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_IMU_BSPIM_TxStsReg__0__POS 0
#define SPI_IMU_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_IMU_BSPIM_TxStsReg__1__POS 1
#define SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPI_IMU_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_IMU_BSPIM_TxStsReg__2__POS 2
#define SPI_IMU_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_IMU_BSPIM_TxStsReg__3__POS 3
#define SPI_IMU_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_IMU_BSPIM_TxStsReg__4__POS 4
#define SPI_IMU_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_IMU_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPI_IMU_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define SPI_IMU_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define SPI_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPI_IMU_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define SPI_IMU_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define SPI_IMU_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB04_ST

/* LED_CTRL */
#define LED_CTRL_Sync_ctrl_reg__0__MASK 0x01u
#define LED_CTRL_Sync_ctrl_reg__0__POS 0
#define LED_CTRL_Sync_ctrl_reg__1__MASK 0x02u
#define LED_CTRL_Sync_ctrl_reg__1__POS 1
#define LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define LED_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define LED_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define LED_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define LED_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define LED_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define LED_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define LED_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define LED_CTRL_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define LED_CTRL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define LED_CTRL_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define LED_CTRL_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define LED_CTRL_Sync_ctrl_reg__MASK 0x03u
#define LED_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define LED_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define LED_CTRL_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* MOTOR_1A */
#define MOTOR_1A__0__INTTYPE CYREG_PICU3_INTTYPE1
#define MOTOR_1A__0__MASK 0x02u
#define MOTOR_1A__0__PC CYREG_PRT3_PC1
#define MOTOR_1A__0__PORT 3u
#define MOTOR_1A__0__SHIFT 1u
#define MOTOR_1A__AG CYREG_PRT3_AG
#define MOTOR_1A__AMUX CYREG_PRT3_AMUX
#define MOTOR_1A__BIE CYREG_PRT3_BIE
#define MOTOR_1A__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_1A__BYP CYREG_PRT3_BYP
#define MOTOR_1A__CTL CYREG_PRT3_CTL
#define MOTOR_1A__DM0 CYREG_PRT3_DM0
#define MOTOR_1A__DM1 CYREG_PRT3_DM1
#define MOTOR_1A__DM2 CYREG_PRT3_DM2
#define MOTOR_1A__DR CYREG_PRT3_DR
#define MOTOR_1A__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_1A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_1A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_1A__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_1A__MASK 0x02u
#define MOTOR_1A__PORT 3u
#define MOTOR_1A__PRT CYREG_PRT3_PRT
#define MOTOR_1A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_1A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_1A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_1A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_1A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_1A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_1A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_1A__PS CYREG_PRT3_PS
#define MOTOR_1A__SHIFT 1u
#define MOTOR_1A__SLW CYREG_PRT3_SLW

/* MOTOR_1B */
#define MOTOR_1B__0__INTTYPE CYREG_PICU3_INTTYPE2
#define MOTOR_1B__0__MASK 0x04u
#define MOTOR_1B__0__PC CYREG_PRT3_PC2
#define MOTOR_1B__0__PORT 3u
#define MOTOR_1B__0__SHIFT 2u
#define MOTOR_1B__AG CYREG_PRT3_AG
#define MOTOR_1B__AMUX CYREG_PRT3_AMUX
#define MOTOR_1B__BIE CYREG_PRT3_BIE
#define MOTOR_1B__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_1B__BYP CYREG_PRT3_BYP
#define MOTOR_1B__CTL CYREG_PRT3_CTL
#define MOTOR_1B__DM0 CYREG_PRT3_DM0
#define MOTOR_1B__DM1 CYREG_PRT3_DM1
#define MOTOR_1B__DM2 CYREG_PRT3_DM2
#define MOTOR_1B__DR CYREG_PRT3_DR
#define MOTOR_1B__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_1B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_1B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_1B__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_1B__MASK 0x04u
#define MOTOR_1B__PORT 3u
#define MOTOR_1B__PRT CYREG_PRT3_PRT
#define MOTOR_1B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_1B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_1B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_1B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_1B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_1B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_1B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_1B__PS CYREG_PRT3_PS
#define MOTOR_1B__SHIFT 2u
#define MOTOR_1B__SLW CYREG_PRT3_SLW

/* MOTOR_2A */
#define MOTOR_2A__0__INTTYPE CYREG_PICU3_INTTYPE4
#define MOTOR_2A__0__MASK 0x10u
#define MOTOR_2A__0__PC CYREG_PRT3_PC4
#define MOTOR_2A__0__PORT 3u
#define MOTOR_2A__0__SHIFT 4u
#define MOTOR_2A__AG CYREG_PRT3_AG
#define MOTOR_2A__AMUX CYREG_PRT3_AMUX
#define MOTOR_2A__BIE CYREG_PRT3_BIE
#define MOTOR_2A__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_2A__BYP CYREG_PRT3_BYP
#define MOTOR_2A__CTL CYREG_PRT3_CTL
#define MOTOR_2A__DM0 CYREG_PRT3_DM0
#define MOTOR_2A__DM1 CYREG_PRT3_DM1
#define MOTOR_2A__DM2 CYREG_PRT3_DM2
#define MOTOR_2A__DR CYREG_PRT3_DR
#define MOTOR_2A__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_2A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_2A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_2A__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_2A__MASK 0x10u
#define MOTOR_2A__PORT 3u
#define MOTOR_2A__PRT CYREG_PRT3_PRT
#define MOTOR_2A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_2A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_2A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_2A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_2A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_2A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_2A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_2A__PS CYREG_PRT3_PS
#define MOTOR_2A__SHIFT 4u
#define MOTOR_2A__SLW CYREG_PRT3_SLW

/* MOTOR_2B */
#define MOTOR_2B__0__INTTYPE CYREG_PICU3_INTTYPE5
#define MOTOR_2B__0__MASK 0x20u
#define MOTOR_2B__0__PC CYREG_PRT3_PC5
#define MOTOR_2B__0__PORT 3u
#define MOTOR_2B__0__SHIFT 5u
#define MOTOR_2B__AG CYREG_PRT3_AG
#define MOTOR_2B__AMUX CYREG_PRT3_AMUX
#define MOTOR_2B__BIE CYREG_PRT3_BIE
#define MOTOR_2B__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_2B__BYP CYREG_PRT3_BYP
#define MOTOR_2B__CTL CYREG_PRT3_CTL
#define MOTOR_2B__DM0 CYREG_PRT3_DM0
#define MOTOR_2B__DM1 CYREG_PRT3_DM1
#define MOTOR_2B__DM2 CYREG_PRT3_DM2
#define MOTOR_2B__DR CYREG_PRT3_DR
#define MOTOR_2B__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_2B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_2B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_2B__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_2B__MASK 0x20u
#define MOTOR_2B__PORT 3u
#define MOTOR_2B__PRT CYREG_PRT3_PRT
#define MOTOR_2B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_2B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_2B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_2B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_2B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_2B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_2B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_2B__PS CYREG_PRT3_PS
#define MOTOR_2B__SHIFT 5u
#define MOTOR_2B__SLW CYREG_PRT3_SLW

/* MY_TIMER */
#define MY_TIMER_REG_Sync_ctrl_reg__0__MASK 0x01u
#define MY_TIMER_REG_Sync_ctrl_reg__0__POS 0
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define MY_TIMER_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MY_TIMER_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define MY_TIMER_REG_Sync_ctrl_reg__MASK 0x01u
#define MY_TIMER_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MY_TIMER_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MY_TIMER_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK
#define MY_TIMER_TimerHW__CAP0 CYREG_TMR1_CAP0
#define MY_TIMER_TimerHW__CAP1 CYREG_TMR1_CAP1
#define MY_TIMER_TimerHW__CFG0 CYREG_TMR1_CFG0
#define MY_TIMER_TimerHW__CFG1 CYREG_TMR1_CFG1
#define MY_TIMER_TimerHW__CFG2 CYREG_TMR1_CFG2
#define MY_TIMER_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define MY_TIMER_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define MY_TIMER_TimerHW__PER0 CYREG_TMR1_PER0
#define MY_TIMER_TimerHW__PER1 CYREG_TMR1_PER1
#define MY_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define MY_TIMER_TimerHW__PM_ACT_MSK 0x02u
#define MY_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define MY_TIMER_TimerHW__PM_STBY_MSK 0x02u
#define MY_TIMER_TimerHW__RT0 CYREG_TMR1_RT0
#define MY_TIMER_TimerHW__RT1 CYREG_TMR1_RT1
#define MY_TIMER_TimerHW__SR0 CYREG_TMR1_SR0

/* RESET_FF */
#define RESET_FF_Sync_ctrl_reg__0__MASK 0x01u
#define RESET_FF_Sync_ctrl_reg__0__POS 0
#define RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define RESET_FF_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define RESET_FF_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define RESET_FF_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define RESET_FF_Sync_ctrl_reg__MASK 0x01u
#define RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define RESET_FF_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* RS485_RX */
#define RS485_RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RS485_RX__0__MASK 0x40u
#define RS485_RX__0__PC CYREG_PRT12_PC6
#define RS485_RX__0__PORT 12u
#define RS485_RX__0__SHIFT 6u
#define RS485_RX__AG CYREG_PRT12_AG
#define RS485_RX__BIE CYREG_PRT12_BIE
#define RS485_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS485_RX__BYP CYREG_PRT12_BYP
#define RS485_RX__DM0 CYREG_PRT12_DM0
#define RS485_RX__DM1 CYREG_PRT12_DM1
#define RS485_RX__DM2 CYREG_PRT12_DM2
#define RS485_RX__DR CYREG_PRT12_DR
#define RS485_RX__INP_DIS CYREG_PRT12_INP_DIS
#define RS485_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS485_RX__MASK 0x40u
#define RS485_RX__PORT 12u
#define RS485_RX__PRT CYREG_PRT12_PRT
#define RS485_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS485_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS485_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS485_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS485_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS485_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS485_RX__PS CYREG_PRT12_PS
#define RS485_RX__SHIFT 6u
#define RS485_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS485_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS485_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS485_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS485_RX__SLW CYREG_PRT12_SLW

/* RS485_TX */
#define RS485_TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define RS485_TX__0__MASK 0x80u
#define RS485_TX__0__PC CYREG_PRT12_PC7
#define RS485_TX__0__PORT 12u
#define RS485_TX__0__SHIFT 7u
#define RS485_TX__AG CYREG_PRT12_AG
#define RS485_TX__BIE CYREG_PRT12_BIE
#define RS485_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS485_TX__BYP CYREG_PRT12_BYP
#define RS485_TX__DM0 CYREG_PRT12_DM0
#define RS485_TX__DM1 CYREG_PRT12_DM1
#define RS485_TX__DM2 CYREG_PRT12_DM2
#define RS485_TX__DR CYREG_PRT12_DR
#define RS485_TX__INP_DIS CYREG_PRT12_INP_DIS
#define RS485_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS485_TX__MASK 0x80u
#define RS485_TX__PORT 12u
#define RS485_TX__PRT CYREG_PRT12_PRT
#define RS485_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS485_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS485_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS485_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS485_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS485_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS485_TX__PS CYREG_PRT12_PS
#define RS485_TX__SHIFT 7u
#define RS485_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS485_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS485_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS485_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS485_TX__SLW CYREG_PRT12_SLW

/* CLOCK_PWM */
#define CLOCK_PWM__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define CLOCK_PWM__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define CLOCK_PWM__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define CLOCK_PWM__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK_PWM__INDEX 0x03u
#define CLOCK_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK_PWM__PM_ACT_MSK 0x08u
#define CLOCK_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK_PWM__PM_STBY_MSK 0x08u
#define CLOCK_PWM_BLINK__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define CLOCK_PWM_BLINK__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define CLOCK_PWM_BLINK__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define CLOCK_PWM_BLINK__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK_PWM_BLINK__INDEX 0x06u
#define CLOCK_PWM_BLINK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK_PWM_BLINK__PM_ACT_MSK 0x40u
#define CLOCK_PWM_BLINK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK_PWM_BLINK__PM_STBY_MSK 0x40u

/* FF_STATUS */
#define FF_STATUS_sts_sts_reg__0__MASK 0x01u
#define FF_STATUS_sts_sts_reg__0__POS 0
#define FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define FF_STATUS_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define FF_STATUS_sts_sts_reg__MASK 0x01u
#define FF_STATUS_sts_sts_reg__MASK_REG CYREG_B0_UDB06_MSK
#define FF_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define FF_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define FF_STATUS_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define FF_STATUS_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define FF_STATUS_sts_sts_reg__STATUS_REG CYREG_B0_UDB06_ST

/* LED_GREEN */
#define LED_GREEN__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LED_GREEN__0__MASK 0x02u
#define LED_GREEN__0__PC CYREG_PRT12_PC1
#define LED_GREEN__0__PORT 12u
#define LED_GREEN__0__SHIFT 1u
#define LED_GREEN__AG CYREG_PRT12_AG
#define LED_GREEN__BIE CYREG_PRT12_BIE
#define LED_GREEN__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_GREEN__BYP CYREG_PRT12_BYP
#define LED_GREEN__DM0 CYREG_PRT12_DM0
#define LED_GREEN__DM1 CYREG_PRT12_DM1
#define LED_GREEN__DM2 CYREG_PRT12_DM2
#define LED_GREEN__DR CYREG_PRT12_DR
#define LED_GREEN__INP_DIS CYREG_PRT12_INP_DIS
#define LED_GREEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_GREEN__MASK 0x02u
#define LED_GREEN__PORT 12u
#define LED_GREEN__PRT CYREG_PRT12_PRT
#define LED_GREEN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_GREEN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_GREEN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_GREEN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_GREEN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_GREEN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_GREEN__PS CYREG_PRT12_PS
#define LED_GREEN__SHIFT 1u
#define LED_GREEN__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_GREEN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_GREEN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_GREEN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_GREEN__SLW CYREG_PRT12_SLW

/* RS485_CTS */
#define RS485_CTS__0__INTTYPE CYREG_PICU1_INTTYPE4
#define RS485_CTS__0__MASK 0x10u
#define RS485_CTS__0__PC CYREG_PRT1_PC4
#define RS485_CTS__0__PORT 1u
#define RS485_CTS__0__SHIFT 4u
#define RS485_CTS__AG CYREG_PRT1_AG
#define RS485_CTS__AMUX CYREG_PRT1_AMUX
#define RS485_CTS__BIE CYREG_PRT1_BIE
#define RS485_CTS__BIT_MASK CYREG_PRT1_BIT_MASK
#define RS485_CTS__BYP CYREG_PRT1_BYP
#define RS485_CTS__CTL CYREG_PRT1_CTL
#define RS485_CTS__DM0 CYREG_PRT1_DM0
#define RS485_CTS__DM1 CYREG_PRT1_DM1
#define RS485_CTS__DM2 CYREG_PRT1_DM2
#define RS485_CTS__DR CYREG_PRT1_DR
#define RS485_CTS__INP_DIS CYREG_PRT1_INP_DIS
#define RS485_CTS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RS485_CTS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RS485_CTS__LCD_EN CYREG_PRT1_LCD_EN
#define RS485_CTS__MASK 0x10u
#define RS485_CTS__PORT 1u
#define RS485_CTS__PRT CYREG_PRT1_PRT
#define RS485_CTS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RS485_CTS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RS485_CTS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RS485_CTS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RS485_CTS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RS485_CTS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RS485_CTS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RS485_CTS__PS CYREG_PRT1_PS
#define RS485_CTS__SHIFT 4u
#define RS485_CTS__SLW CYREG_PRT1_SLW

/* RS_485_EN */
#define RS_485_EN__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RS_485_EN__0__MASK 0x10u
#define RS_485_EN__0__PC CYREG_PRT12_PC4
#define RS_485_EN__0__PORT 12u
#define RS_485_EN__0__SHIFT 4u
#define RS_485_EN__AG CYREG_PRT12_AG
#define RS_485_EN__BIE CYREG_PRT12_BIE
#define RS_485_EN__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS_485_EN__BYP CYREG_PRT12_BYP
#define RS_485_EN__DM0 CYREG_PRT12_DM0
#define RS_485_EN__DM1 CYREG_PRT12_DM1
#define RS_485_EN__DM2 CYREG_PRT12_DM2
#define RS_485_EN__DR CYREG_PRT12_DR
#define RS_485_EN__INP_DIS CYREG_PRT12_INP_DIS
#define RS_485_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS_485_EN__MASK 0x10u
#define RS_485_EN__PORT 12u
#define RS_485_EN__PRT CYREG_PRT12_PRT
#define RS_485_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS_485_EN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS_485_EN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS_485_EN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS_485_EN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS_485_EN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS_485_EN__PS CYREG_PRT12_PS
#define RS_485_EN__SHIFT 4u
#define RS_485_EN__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS_485_EN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS_485_EN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS_485_EN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS_485_EN__SLW CYREG_PRT12_SLW

/* BLINK_05HZ */
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__7__POS 7
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BLINK_05HZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* BLINK_25HZ */
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__7__POS 7
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define BLINK_25HZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB11_A0
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB11_A1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB11_D0
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB11_D1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB11_F0
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB11_F1
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* CLOCK_UART */
#define CLOCK_UART__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CLOCK_UART__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CLOCK_UART__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CLOCK_UART__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK_UART__INDEX 0x00u
#define CLOCK_UART__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK_UART__PM_ACT_MSK 0x01u
#define CLOCK_UART__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK_UART__PM_STBY_MSK 0x01u

/* ISR_CYCLES */
#define ISR_CYCLES__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_CYCLES__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_CYCLES__INTC_MASK 0x01u
#define ISR_CYCLES__INTC_NUMBER 0u
#define ISR_CYCLES__INTC_PRIOR_NUM 7u
#define ISR_CYCLES__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_CYCLES__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_CYCLES__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MOTOR_EN_1 */
#define MOTOR_EN_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define MOTOR_EN_1__0__MASK 0x01u
#define MOTOR_EN_1__0__PC CYREG_PRT3_PC0
#define MOTOR_EN_1__0__PORT 3u
#define MOTOR_EN_1__0__SHIFT 0u
#define MOTOR_EN_1__AG CYREG_PRT3_AG
#define MOTOR_EN_1__AMUX CYREG_PRT3_AMUX
#define MOTOR_EN_1__BIE CYREG_PRT3_BIE
#define MOTOR_EN_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_EN_1__BYP CYREG_PRT3_BYP
#define MOTOR_EN_1__CTL CYREG_PRT3_CTL
#define MOTOR_EN_1__DM0 CYREG_PRT3_DM0
#define MOTOR_EN_1__DM1 CYREG_PRT3_DM1
#define MOTOR_EN_1__DM2 CYREG_PRT3_DM2
#define MOTOR_EN_1__DR CYREG_PRT3_DR
#define MOTOR_EN_1__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_EN_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_EN_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_EN_1__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_EN_1__M1__INTTYPE CYREG_PICU3_INTTYPE0
#define MOTOR_EN_1__M1__MASK 0x01u
#define MOTOR_EN_1__M1__PC CYREG_PRT3_PC0
#define MOTOR_EN_1__M1__PORT 3u
#define MOTOR_EN_1__M1__SHIFT 0u
#define MOTOR_EN_1__MASK 0x01u
#define MOTOR_EN_1__PORT 3u
#define MOTOR_EN_1__PRT CYREG_PRT3_PRT
#define MOTOR_EN_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_EN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_EN_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_EN_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_EN_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_EN_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_EN_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_EN_1__PS CYREG_PRT3_PS
#define MOTOR_EN_1__SHIFT 0u
#define MOTOR_EN_1__SLW CYREG_PRT3_SLW

/* MOTOR_EN_2 */
#define MOTOR_EN_2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define MOTOR_EN_2__0__MASK 0x08u
#define MOTOR_EN_2__0__PC CYREG_PRT3_PC3
#define MOTOR_EN_2__0__PORT 3u
#define MOTOR_EN_2__0__SHIFT 3u
#define MOTOR_EN_2__AG CYREG_PRT3_AG
#define MOTOR_EN_2__AMUX CYREG_PRT3_AMUX
#define MOTOR_EN_2__BIE CYREG_PRT3_BIE
#define MOTOR_EN_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_EN_2__BYP CYREG_PRT3_BYP
#define MOTOR_EN_2__CTL CYREG_PRT3_CTL
#define MOTOR_EN_2__DM0 CYREG_PRT3_DM0
#define MOTOR_EN_2__DM1 CYREG_PRT3_DM1
#define MOTOR_EN_2__DM2 CYREG_PRT3_DM2
#define MOTOR_EN_2__DR CYREG_PRT3_DR
#define MOTOR_EN_2__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_EN_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_EN_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_EN_2__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_EN_2__M1__INTTYPE CYREG_PICU3_INTTYPE3
#define MOTOR_EN_2__M1__MASK 0x08u
#define MOTOR_EN_2__M1__PC CYREG_PRT3_PC3
#define MOTOR_EN_2__M1__PORT 3u
#define MOTOR_EN_2__M1__SHIFT 3u
#define MOTOR_EN_2__MASK 0x08u
#define MOTOR_EN_2__PORT 3u
#define MOTOR_EN_2__PRT CYREG_PRT3_PRT
#define MOTOR_EN_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_EN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_EN_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_EN_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_EN_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_EN_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_EN_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_EN_2__PS CYREG_PRT3_PS
#define MOTOR_EN_2__SHIFT 3u
#define MOTOR_EN_2__SLW CYREG_PRT3_SLW

/* PWM_MOTORS */
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_MOTORS_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB01_A0
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB01_A1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB01_D0
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB01_D1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB01_F0
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB01_F1
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* UART_RS485 */
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_RS485_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_RS485_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_RS485_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_RS485_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_RS485_BUART_sRX_RxSts__1__POS 1
#define UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_RS485_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RS485_BUART_sRX_RxSts__3__POS 3
#define UART_RS485_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RS485_BUART_sRX_RxSts__4__POS 4
#define UART_RS485_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RS485_BUART_sRX_RxSts__5__POS 5
#define UART_RS485_BUART_sRX_RxSts__MASK 0x3Au
#define UART_RS485_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_RS485_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_RS485_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_RS485_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define UART_RS485_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define UART_RS485_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB00_ST
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_RS485_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_RS485_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_RS485_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_RS485_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RS485_BUART_sTX_TxSts__0__POS 0
#define UART_RS485_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RS485_BUART_sTX_TxSts__1__POS 1
#define UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_RS485_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RS485_BUART_sTX_TxSts__2__POS 2
#define UART_RS485_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RS485_BUART_sTX_TxSts__3__POS 3
#define UART_RS485_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RS485_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_RS485_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_RS485_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RS485_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_RS485_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CLK_ENCODER */
#define CLK_ENCODER__0__INTTYPE CYREG_PICU1_INTTYPE7
#define CLK_ENCODER__0__MASK 0x80u
#define CLK_ENCODER__0__PC CYREG_PRT1_PC7
#define CLK_ENCODER__0__PORT 1u
#define CLK_ENCODER__0__SHIFT 7u
#define CLK_ENCODER__AG CYREG_PRT1_AG
#define CLK_ENCODER__AMUX CYREG_PRT1_AMUX
#define CLK_ENCODER__BIE CYREG_PRT1_BIE
#define CLK_ENCODER__BIT_MASK CYREG_PRT1_BIT_MASK
#define CLK_ENCODER__BYP CYREG_PRT1_BYP
#define CLK_ENCODER__CTL CYREG_PRT1_CTL
#define CLK_ENCODER__DM0 CYREG_PRT1_DM0
#define CLK_ENCODER__DM1 CYREG_PRT1_DM1
#define CLK_ENCODER__DM2 CYREG_PRT1_DM2
#define CLK_ENCODER__DR CYREG_PRT1_DR
#define CLK_ENCODER__INP_DIS CYREG_PRT1_INP_DIS
#define CLK_ENCODER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CLK_ENCODER__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CLK_ENCODER__LCD_EN CYREG_PRT1_LCD_EN
#define CLK_ENCODER__MASK 0x80u
#define CLK_ENCODER__PORT 1u
#define CLK_ENCODER__PRT CYREG_PRT1_PRT
#define CLK_ENCODER__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CLK_ENCODER__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CLK_ENCODER__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CLK_ENCODER__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CLK_ENCODER__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CLK_ENCODER__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CLK_ENCODER__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CLK_ENCODER__PS CYREG_PRT1_PS
#define CLK_ENCODER__SHIFT 7u
#define CLK_ENCODER__SLW CYREG_PRT1_SLW

/* COUNTER_ENC */
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B1_UDB05_A0
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B1_UDB05_A1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B1_UDB05_D0
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B1_UDB05_D1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B1_UDB05_F0
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B1_UDB05_F1
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define COUNTER_ENC_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__POS 0
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__POS 1
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__POS 2
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__POS 5
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__POS 6
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* CS_ENCODER0 */
#define CS_ENCODER0__0__INTTYPE CYREG_PICU1_INTTYPE5
#define CS_ENCODER0__0__MASK 0x20u
#define CS_ENCODER0__0__PC CYREG_PRT1_PC5
#define CS_ENCODER0__0__PORT 1u
#define CS_ENCODER0__0__SHIFT 5u
#define CS_ENCODER0__AG CYREG_PRT1_AG
#define CS_ENCODER0__AMUX CYREG_PRT1_AMUX
#define CS_ENCODER0__BIE CYREG_PRT1_BIE
#define CS_ENCODER0__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS_ENCODER0__BYP CYREG_PRT1_BYP
#define CS_ENCODER0__CTL CYREG_PRT1_CTL
#define CS_ENCODER0__DM0 CYREG_PRT1_DM0
#define CS_ENCODER0__DM1 CYREG_PRT1_DM1
#define CS_ENCODER0__DM2 CYREG_PRT1_DM2
#define CS_ENCODER0__DR CYREG_PRT1_DR
#define CS_ENCODER0__INP_DIS CYREG_PRT1_INP_DIS
#define CS_ENCODER0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS_ENCODER0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS_ENCODER0__LCD_EN CYREG_PRT1_LCD_EN
#define CS_ENCODER0__MASK 0x20u
#define CS_ENCODER0__PORT 1u
#define CS_ENCODER0__PRT CYREG_PRT1_PRT
#define CS_ENCODER0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS_ENCODER0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS_ENCODER0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS_ENCODER0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS_ENCODER0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS_ENCODER0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS_ENCODER0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS_ENCODER0__PS CYREG_PRT1_PS
#define CS_ENCODER0__SHIFT 5u
#define CS_ENCODER0__SLW CYREG_PRT1_SLW

/* CS_ENCODER1 */
#define CS_ENCODER1__0__INTTYPE CYREG_PICU1_INTTYPE1
#define CS_ENCODER1__0__MASK 0x02u
#define CS_ENCODER1__0__PC CYREG_PRT1_PC1
#define CS_ENCODER1__0__PORT 1u
#define CS_ENCODER1__0__SHIFT 1u
#define CS_ENCODER1__AG CYREG_PRT1_AG
#define CS_ENCODER1__AMUX CYREG_PRT1_AMUX
#define CS_ENCODER1__BIE CYREG_PRT1_BIE
#define CS_ENCODER1__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS_ENCODER1__BYP CYREG_PRT1_BYP
#define CS_ENCODER1__CTL CYREG_PRT1_CTL
#define CS_ENCODER1__DM0 CYREG_PRT1_DM0
#define CS_ENCODER1__DM1 CYREG_PRT1_DM1
#define CS_ENCODER1__DM2 CYREG_PRT1_DM2
#define CS_ENCODER1__DR CYREG_PRT1_DR
#define CS_ENCODER1__INP_DIS CYREG_PRT1_INP_DIS
#define CS_ENCODER1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS_ENCODER1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS_ENCODER1__LCD_EN CYREG_PRT1_LCD_EN
#define CS_ENCODER1__MASK 0x02u
#define CS_ENCODER1__PORT 1u
#define CS_ENCODER1__PRT CYREG_PRT1_PRT
#define CS_ENCODER1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS_ENCODER1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS_ENCODER1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS_ENCODER1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS_ENCODER1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS_ENCODER1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS_ENCODER1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS_ENCODER1__PS CYREG_PRT1_PS
#define CS_ENCODER1__SHIFT 1u
#define CS_ENCODER1__SLW CYREG_PRT1_SLW

/* FTDI_ENABLE */
#define FTDI_ENABLE__0__INTTYPE CYREG_PICU1_INTTYPE2
#define FTDI_ENABLE__0__MASK 0x04u
#define FTDI_ENABLE__0__PC CYREG_PRT1_PC2
#define FTDI_ENABLE__0__PORT 1u
#define FTDI_ENABLE__0__SHIFT 2u
#define FTDI_ENABLE__AG CYREG_PRT1_AG
#define FTDI_ENABLE__AMUX CYREG_PRT1_AMUX
#define FTDI_ENABLE__BIE CYREG_PRT1_BIE
#define FTDI_ENABLE__BIT_MASK CYREG_PRT1_BIT_MASK
#define FTDI_ENABLE__BYP CYREG_PRT1_BYP
#define FTDI_ENABLE__CTL CYREG_PRT1_CTL
#define FTDI_ENABLE__DM0 CYREG_PRT1_DM0
#define FTDI_ENABLE__DM1 CYREG_PRT1_DM1
#define FTDI_ENABLE__DM2 CYREG_PRT1_DM2
#define FTDI_ENABLE__DR CYREG_PRT1_DR
#define FTDI_ENABLE__INP_DIS CYREG_PRT1_INP_DIS
#define FTDI_ENABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define FTDI_ENABLE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define FTDI_ENABLE__LCD_EN CYREG_PRT1_LCD_EN
#define FTDI_ENABLE__MASK 0x04u
#define FTDI_ENABLE__PORT 1u
#define FTDI_ENABLE__PRT CYREG_PRT1_PRT
#define FTDI_ENABLE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define FTDI_ENABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define FTDI_ENABLE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define FTDI_ENABLE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define FTDI_ENABLE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define FTDI_ENABLE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define FTDI_ENABLE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define FTDI_ENABLE__PS CYREG_PRT1_PS
#define FTDI_ENABLE__SHIFT 2u
#define FTDI_ENABLE__SLW CYREG_PRT1_SLW

/* MOTOR_DIR_1 */
#define MOTOR_DIR_1_Sync_ctrl_reg__0__MASK 0x01u
#define MOTOR_DIR_1_Sync_ctrl_reg__0__POS 0
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_DIR_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_DIR_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define MOTOR_DIR_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB00_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB00_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define MOTOR_DIR_1_Sync_ctrl_reg__MASK 0x01u
#define MOTOR_DIR_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_DIR_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_DIR_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB00_MSK

/* MOTOR_DIR_2 */
#define MOTOR_DIR_2_Sync_ctrl_reg__0__MASK 0x01u
#define MOTOR_DIR_2_Sync_ctrl_reg__0__POS 0
#define MOTOR_DIR_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MOTOR_DIR_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define MOTOR_DIR_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define MOTOR_DIR_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define MOTOR_DIR_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define MOTOR_DIR_2_Sync_ctrl_reg__MASK 0x01u
#define MOTOR_DIR_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MOTOR_DIR_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MOTOR_DIR_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* PACER_TIMER */
#define PACER_TIMER_TimerHW__CAP0 CYREG_TMR2_CAP0
#define PACER_TIMER_TimerHW__CAP1 CYREG_TMR2_CAP1
#define PACER_TIMER_TimerHW__CFG0 CYREG_TMR2_CFG0
#define PACER_TIMER_TimerHW__CFG1 CYREG_TMR2_CFG1
#define PACER_TIMER_TimerHW__CFG2 CYREG_TMR2_CFG2
#define PACER_TIMER_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PACER_TIMER_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PACER_TIMER_TimerHW__PER0 CYREG_TMR2_PER0
#define PACER_TIMER_TimerHW__PER1 CYREG_TMR2_PER1
#define PACER_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PACER_TIMER_TimerHW__PM_ACT_MSK 0x04u
#define PACER_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PACER_TIMER_TimerHW__PM_STBY_MSK 0x04u
#define PACER_TIMER_TimerHW__RT0 CYREG_TMR2_RT0
#define PACER_TIMER_TimerHW__RT1 CYREG_TMR2_RT1
#define PACER_TIMER_TimerHW__SR0 CYREG_TMR2_SR0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x04u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x10u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x10u

/* CYCLES_TIMER */
#define CYCLES_TIMER_TimerHW__CAP0 CYREG_TMR0_CAP0
#define CYCLES_TIMER_TimerHW__CAP1 CYREG_TMR0_CAP1
#define CYCLES_TIMER_TimerHW__CFG0 CYREG_TMR0_CFG0
#define CYCLES_TIMER_TimerHW__CFG1 CYREG_TMR0_CFG1
#define CYCLES_TIMER_TimerHW__CFG2 CYREG_TMR0_CFG2
#define CYCLES_TIMER_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CYCLES_TIMER_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CYCLES_TIMER_TimerHW__PER0 CYREG_TMR0_PER0
#define CYCLES_TIMER_TimerHW__PER1 CYREG_TMR0_PER1
#define CYCLES_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CYCLES_TIMER_TimerHW__PM_ACT_MSK 0x01u
#define CYCLES_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CYCLES_TIMER_TimerHW__PM_STBY_MSK 0x01u
#define CYCLES_TIMER_TimerHW__RT0 CYREG_TMR0_RT0
#define CYCLES_TIMER_TimerHW__RT1 CYREG_TMR0_RT1
#define CYCLES_TIMER_TimerHW__SR0 CYREG_TMR0_SR0

/* ISR_RS485_RX */
#define ISR_RS485_RX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_RS485_RX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_RS485_RX__INTC_MASK 0x02u
#define ISR_RS485_RX__INTC_NUMBER 1u
#define ISR_RS485_RX__INTC_PRIOR_NUM 4u
#define ISR_RS485_RX__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_RS485_RX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_RS485_RX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BLINK_CTRL_EN */
#define BLINK_CTRL_EN_Sync_ctrl_reg__0__MASK 0x01u
#define BLINK_CTRL_EN_Sync_ctrl_reg__0__POS 0
#define BLINK_CTRL_EN_Sync_ctrl_reg__1__MASK 0x02u
#define BLINK_CTRL_EN_Sync_ctrl_reg__1__POS 1
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__MASK 0x03u
#define BLINK_CTRL_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define BLINK_CTRL_EN_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* CLOCK_ENCODERS */
#define CLOCK_ENCODERS__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define CLOCK_ENCODERS__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define CLOCK_ENCODERS__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define CLOCK_ENCODERS__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK_ENCODERS__INDEX 0x05u
#define CLOCK_ENCODERS__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK_ENCODERS__PM_ACT_MSK 0x20u
#define CLOCK_ENCODERS__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK_ENCODERS__PM_STBY_MSK 0x20u

/* MOTOR_ON_OFF_1 */
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__0__MASK 0x01u
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__0__POS 0
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__MASK 0x01u
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define MOTOR_ON_OFF_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* MOTOR_ON_OFF_2 */
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__0__MASK 0x01u
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__0__POS 0
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__MASK 0x01u
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_ON_OFF_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* RESET_COUNTERS */
#define RESET_COUNTERS_Sync_ctrl_reg__0__MASK 0x01u
#define RESET_COUNTERS_Sync_ctrl_reg__0__POS 0
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define RESET_COUNTERS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define RESET_COUNTERS_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define RESET_COUNTERS_Sync_ctrl_reg__MASK 0x01u
#define RESET_COUNTERS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RESET_COUNTERS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RESET_COUNTERS_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* SHIFTREG_ENC_1 */
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB02_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB02_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB02_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB02_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB02_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB02_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB03_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB03_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB03_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB03_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB03_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB03_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB04_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB04_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB04_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB04_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB04_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB04_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB05_A0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB05_A1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB05_D0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB05_D1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB05_F0
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB05_F1
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_StsReg__1__MASK 0x02u
#define SHIFTREG_ENC_1_bSR_StsReg__1__POS 1
#define SHIFTREG_ENC_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SHIFTREG_ENC_1_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SHIFTREG_ENC_1_bSR_StsReg__3__MASK 0x08u
#define SHIFTREG_ENC_1_bSR_StsReg__3__POS 3
#define SHIFTREG_ENC_1_bSR_StsReg__4__MASK 0x10u
#define SHIFTREG_ENC_1_bSR_StsReg__4__POS 4
#define SHIFTREG_ENC_1_bSR_StsReg__5__MASK 0x20u
#define SHIFTREG_ENC_1_bSR_StsReg__5__POS 5
#define SHIFTREG_ENC_1_bSR_StsReg__6__MASK 0x40u
#define SHIFTREG_ENC_1_bSR_StsReg__6__POS 6
#define SHIFTREG_ENC_1_bSR_StsReg__MASK 0x7Au
#define SHIFTREG_ENC_1_bSR_StsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SHIFTREG_ENC_1_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SHIFTREG_ENC_1_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SHIFTREG_ENC_1_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SHIFTREG_ENC_1_bSR_StsReg__STATUS_REG CYREG_B0_UDB02_ST
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__POS 0
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK

/* SHIFTREG_ENC_2 */
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB07_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB07_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB07_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB07_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB07_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB07_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB08_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB08_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB08_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB08_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB08_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB08_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB09_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB09_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB09_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB09_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB09_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB09_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB10_A0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB10_A1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB10_D0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB10_D1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB10_F0
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB10_F1
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_StsReg__1__MASK 0x02u
#define SHIFTREG_ENC_2_bSR_StsReg__1__POS 1
#define SHIFTREG_ENC_2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SHIFTREG_ENC_2_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SHIFTREG_ENC_2_bSR_StsReg__3__MASK 0x08u
#define SHIFTREG_ENC_2_bSR_StsReg__3__POS 3
#define SHIFTREG_ENC_2_bSR_StsReg__4__MASK 0x10u
#define SHIFTREG_ENC_2_bSR_StsReg__4__POS 4
#define SHIFTREG_ENC_2_bSR_StsReg__5__MASK 0x20u
#define SHIFTREG_ENC_2_bSR_StsReg__5__POS 5
#define SHIFTREG_ENC_2_bSR_StsReg__6__MASK 0x40u
#define SHIFTREG_ENC_2_bSR_StsReg__6__POS 6
#define SHIFTREG_ENC_2_bSR_StsReg__MASK 0x7Au
#define SHIFTREG_ENC_2_bSR_StsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SHIFTREG_ENC_2_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SHIFTREG_ENC_2_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SHIFTREG_ENC_2_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SHIFTREG_ENC_2_bSR_StsReg__STATUS_REG CYREG_B0_UDB13_ST
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__POS 0
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB07_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB07_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB07_MSK

/* SHIFTREG_ENC_3 */
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB12_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB12_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB12_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB12_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB12_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB12_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB13_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB13_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB13_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB13_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB13_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB13_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB14_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB14_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB14_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB14_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB14_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB14_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB15_A0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB15_A1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB15_D0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB15_D1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB15_F0
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB15_F1
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_StsReg__1__MASK 0x02u
#define SHIFTREG_ENC_3_bSR_StsReg__1__POS 1
#define SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SHIFTREG_ENC_3_bSR_StsReg__3__MASK 0x08u
#define SHIFTREG_ENC_3_bSR_StsReg__3__POS 3
#define SHIFTREG_ENC_3_bSR_StsReg__4__MASK 0x10u
#define SHIFTREG_ENC_3_bSR_StsReg__4__POS 4
#define SHIFTREG_ENC_3_bSR_StsReg__5__MASK 0x20u
#define SHIFTREG_ENC_3_bSR_StsReg__5__POS 5
#define SHIFTREG_ENC_3_bSR_StsReg__6__MASK 0x40u
#define SHIFTREG_ENC_3_bSR_StsReg__6__POS 6
#define SHIFTREG_ENC_3_bSR_StsReg__MASK 0x7Au
#define SHIFTREG_ENC_3_bSR_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SHIFTREG_ENC_3_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SHIFTREG_ENC_3_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SHIFTREG_ENC_3_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SHIFTREG_ENC_3_bSR_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__POS 0
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK

/* CS_on_board_IMU */
#define CS_on_board_IMU__0__INTTYPE CYREG_PICU12_INTTYPE5
#define CS_on_board_IMU__0__MASK 0x20u
#define CS_on_board_IMU__0__PC CYREG_PRT12_PC5
#define CS_on_board_IMU__0__PORT 12u
#define CS_on_board_IMU__0__SHIFT 5u
#define CS_on_board_IMU__AG CYREG_PRT12_AG
#define CS_on_board_IMU__BIE CYREG_PRT12_BIE
#define CS_on_board_IMU__BIT_MASK CYREG_PRT12_BIT_MASK
#define CS_on_board_IMU__BYP CYREG_PRT12_BYP
#define CS_on_board_IMU__DM0 CYREG_PRT12_DM0
#define CS_on_board_IMU__DM1 CYREG_PRT12_DM1
#define CS_on_board_IMU__DM2 CYREG_PRT12_DM2
#define CS_on_board_IMU__DR CYREG_PRT12_DR
#define CS_on_board_IMU__INP_DIS CYREG_PRT12_INP_DIS
#define CS_on_board_IMU__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CS_on_board_IMU__MASK 0x20u
#define CS_on_board_IMU__PORT 12u
#define CS_on_board_IMU__PRT CYREG_PRT12_PRT
#define CS_on_board_IMU__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CS_on_board_IMU__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CS_on_board_IMU__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CS_on_board_IMU__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CS_on_board_IMU__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CS_on_board_IMU__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CS_on_board_IMU__PS CYREG_PRT12_PS
#define CS_on_board_IMU__SHIFT 5u
#define CS_on_board_IMU__SIO_CFG CYREG_PRT12_SIO_CFG
#define CS_on_board_IMU__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CS_on_board_IMU__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CS_on_board_IMU__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CS_on_board_IMU__SLW CYREG_PRT12_SLW

/* CURRENT_SENSE_1 */
#define CURRENT_SENSE_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define CURRENT_SENSE_1__0__MASK 0x01u
#define CURRENT_SENSE_1__0__PC CYREG_PRT0_PC0
#define CURRENT_SENSE_1__0__PORT 0u
#define CURRENT_SENSE_1__0__SHIFT 0u
#define CURRENT_SENSE_1__AG CYREG_PRT0_AG
#define CURRENT_SENSE_1__AMUX CYREG_PRT0_AMUX
#define CURRENT_SENSE_1__BIE CYREG_PRT0_BIE
#define CURRENT_SENSE_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define CURRENT_SENSE_1__BYP CYREG_PRT0_BYP
#define CURRENT_SENSE_1__CTL CYREG_PRT0_CTL
#define CURRENT_SENSE_1__DM0 CYREG_PRT0_DM0
#define CURRENT_SENSE_1__DM1 CYREG_PRT0_DM1
#define CURRENT_SENSE_1__DM2 CYREG_PRT0_DM2
#define CURRENT_SENSE_1__DR CYREG_PRT0_DR
#define CURRENT_SENSE_1__INP_DIS CYREG_PRT0_INP_DIS
#define CURRENT_SENSE_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CURRENT_SENSE_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CURRENT_SENSE_1__LCD_EN CYREG_PRT0_LCD_EN
#define CURRENT_SENSE_1__MASK 0x01u
#define CURRENT_SENSE_1__PORT 0u
#define CURRENT_SENSE_1__PRT CYREG_PRT0_PRT
#define CURRENT_SENSE_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CURRENT_SENSE_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CURRENT_SENSE_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CURRENT_SENSE_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CURRENT_SENSE_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CURRENT_SENSE_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CURRENT_SENSE_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CURRENT_SENSE_1__PS CYREG_PRT0_PS
#define CURRENT_SENSE_1__SHIFT 0u
#define CURRENT_SENSE_1__SLW CYREG_PRT0_SLW

/* CURRENT_SENSE_2 */
#define CURRENT_SENSE_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define CURRENT_SENSE_2__0__MASK 0x04u
#define CURRENT_SENSE_2__0__PC CYREG_PRT0_PC2
#define CURRENT_SENSE_2__0__PORT 0u
#define CURRENT_SENSE_2__0__SHIFT 2u
#define CURRENT_SENSE_2__AG CYREG_PRT0_AG
#define CURRENT_SENSE_2__AMUX CYREG_PRT0_AMUX
#define CURRENT_SENSE_2__BIE CYREG_PRT0_BIE
#define CURRENT_SENSE_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define CURRENT_SENSE_2__BYP CYREG_PRT0_BYP
#define CURRENT_SENSE_2__CTL CYREG_PRT0_CTL
#define CURRENT_SENSE_2__DM0 CYREG_PRT0_DM0
#define CURRENT_SENSE_2__DM1 CYREG_PRT0_DM1
#define CURRENT_SENSE_2__DM2 CYREG_PRT0_DM2
#define CURRENT_SENSE_2__DR CYREG_PRT0_DR
#define CURRENT_SENSE_2__INP_DIS CYREG_PRT0_INP_DIS
#define CURRENT_SENSE_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CURRENT_SENSE_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CURRENT_SENSE_2__LCD_EN CYREG_PRT0_LCD_EN
#define CURRENT_SENSE_2__MASK 0x04u
#define CURRENT_SENSE_2__PORT 0u
#define CURRENT_SENSE_2__PRT CYREG_PRT0_PRT
#define CURRENT_SENSE_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CURRENT_SENSE_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CURRENT_SENSE_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CURRENT_SENSE_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CURRENT_SENSE_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CURRENT_SENSE_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CURRENT_SENSE_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CURRENT_SENSE_2__PS CYREG_PRT0_PS
#define CURRENT_SENSE_2__SHIFT 2u
#define CURRENT_SENSE_2__SLW CYREG_PRT0_SLW

/* Chip_Select_IMU */
#define Chip_Select_IMU_Sync_ctrl_reg__0__MASK 0x01u
#define Chip_Select_IMU_Sync_ctrl_reg__0__POS 0
#define Chip_Select_IMU_Sync_ctrl_reg__1__MASK 0x02u
#define Chip_Select_IMU_Sync_ctrl_reg__1__POS 1
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Chip_Select_IMU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Chip_Select_IMU_Sync_ctrl_reg__2__MASK 0x04u
#define Chip_Select_IMU_Sync_ctrl_reg__2__POS 2
#define Chip_Select_IMU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Chip_Select_IMU_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Chip_Select_IMU_Sync_ctrl_reg__MASK 0x07u
#define Chip_Select_IMU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Chip_Select_IMU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Chip_Select_IMU_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* VOLTAGE_SENSE_1 */
#define VOLTAGE_SENSE_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define VOLTAGE_SENSE_1__0__MASK 0x02u
#define VOLTAGE_SENSE_1__0__PC CYREG_PRT0_PC1
#define VOLTAGE_SENSE_1__0__PORT 0u
#define VOLTAGE_SENSE_1__0__SHIFT 1u
#define VOLTAGE_SENSE_1__AG CYREG_PRT0_AG
#define VOLTAGE_SENSE_1__AMUX CYREG_PRT0_AMUX
#define VOLTAGE_SENSE_1__BIE CYREG_PRT0_BIE
#define VOLTAGE_SENSE_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define VOLTAGE_SENSE_1__BYP CYREG_PRT0_BYP
#define VOLTAGE_SENSE_1__CTL CYREG_PRT0_CTL
#define VOLTAGE_SENSE_1__DM0 CYREG_PRT0_DM0
#define VOLTAGE_SENSE_1__DM1 CYREG_PRT0_DM1
#define VOLTAGE_SENSE_1__DM2 CYREG_PRT0_DM2
#define VOLTAGE_SENSE_1__DR CYREG_PRT0_DR
#define VOLTAGE_SENSE_1__INP_DIS CYREG_PRT0_INP_DIS
#define VOLTAGE_SENSE_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VOLTAGE_SENSE_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VOLTAGE_SENSE_1__LCD_EN CYREG_PRT0_LCD_EN
#define VOLTAGE_SENSE_1__MASK 0x02u
#define VOLTAGE_SENSE_1__PORT 0u
#define VOLTAGE_SENSE_1__PRT CYREG_PRT0_PRT
#define VOLTAGE_SENSE_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VOLTAGE_SENSE_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VOLTAGE_SENSE_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VOLTAGE_SENSE_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VOLTAGE_SENSE_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VOLTAGE_SENSE_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VOLTAGE_SENSE_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VOLTAGE_SENSE_1__PS CYREG_PRT0_PS
#define VOLTAGE_SENSE_1__SHIFT 1u
#define VOLTAGE_SENSE_1__SLW CYREG_PRT0_SLW

/* VOLTAGE_SENSE_2 */
#define VOLTAGE_SENSE_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define VOLTAGE_SENSE_2__0__MASK 0x08u
#define VOLTAGE_SENSE_2__0__PC CYREG_PRT0_PC3
#define VOLTAGE_SENSE_2__0__PORT 0u
#define VOLTAGE_SENSE_2__0__SHIFT 3u
#define VOLTAGE_SENSE_2__AG CYREG_PRT0_AG
#define VOLTAGE_SENSE_2__AMUX CYREG_PRT0_AMUX
#define VOLTAGE_SENSE_2__BIE CYREG_PRT0_BIE
#define VOLTAGE_SENSE_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define VOLTAGE_SENSE_2__BYP CYREG_PRT0_BYP
#define VOLTAGE_SENSE_2__CTL CYREG_PRT0_CTL
#define VOLTAGE_SENSE_2__DM0 CYREG_PRT0_DM0
#define VOLTAGE_SENSE_2__DM1 CYREG_PRT0_DM1
#define VOLTAGE_SENSE_2__DM2 CYREG_PRT0_DM2
#define VOLTAGE_SENSE_2__DR CYREG_PRT0_DR
#define VOLTAGE_SENSE_2__INP_DIS CYREG_PRT0_INP_DIS
#define VOLTAGE_SENSE_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VOLTAGE_SENSE_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VOLTAGE_SENSE_2__LCD_EN CYREG_PRT0_LCD_EN
#define VOLTAGE_SENSE_2__MASK 0x08u
#define VOLTAGE_SENSE_2__PORT 0u
#define VOLTAGE_SENSE_2__PRT CYREG_PRT0_PRT
#define VOLTAGE_SENSE_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VOLTAGE_SENSE_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VOLTAGE_SENSE_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VOLTAGE_SENSE_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VOLTAGE_SENSE_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VOLTAGE_SENSE_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VOLTAGE_SENSE_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VOLTAGE_SENSE_2__PS CYREG_PRT0_PS
#define VOLTAGE_SENSE_2__SHIFT 3u
#define VOLTAGE_SENSE_2__SLW CYREG_PRT0_SLW

/* counter_cyc_clk */
#define counter_cyc_clk__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define counter_cyc_clk__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define counter_cyc_clk__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define counter_cyc_clk__CFG2_SRC_SEL_MASK 0x07u
#define counter_cyc_clk__INDEX 0x07u
#define counter_cyc_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define counter_cyc_clk__PM_ACT_MSK 0x80u
#define counter_cyc_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define counter_cyc_clk__PM_STBY_MSK 0x80u

/* MOTOR_DRIVER_TYPE */
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__0__MASK 0x01u
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__0__POS 0
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__1__MASK 0x02u
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__1__POS 1
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__MASK 0x03u
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define MOTOR_DRIVER_TYPE_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* Chip_Select_ENCODER_LINE */
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__0__MASK 0x01u
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__0__POS 0
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__MASK 0x01u
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Chip_Select_ENCODER_LINE_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Generic"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000006u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
