{"sha": "4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGYyYWIxZTYzMDBiODJkMWQ3YTQzMmYxYTVkYmUxNDgyMjRlNDhiZQ==", "commit": {"author": {"name": "Matthew Wahab", "email": "matthew.wahab@arm.com", "date": "2015-02-04T13:34:58Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2015-02-04T13:34:58Z"}, "message": "[ARM] Add support for -mcpu=cortex-a72 and -mcpu=cortex-a72.cortex-a53\n\ngcc/\n\n\t* config/arm/arm-cores.def: Add cortex-a72 and\n\tcortex-a72.cortex-a53.\n\t* config/arm/bpabi.h (BE8_LINK_SPEC): Likewise.\n\t* config/arm/t-aprofile (MULTILIB_MATCHES): Likewise.\n\t* config/arm/arm-tune.md: Regenerate.\n\t* config/arm/arm-tables.opt: Add entries for \"cortex-a72\" and\n\t\"cortex-a72.cortex-a53\".\n\t* doc/invoke.texi (ARM Options/-mtune): Likewise.\n\nFrom-SVN: r220399", "tree": {"sha": "220125568b5697a800159aaea4fd7e005972f515", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/220125568b5697a800159aaea4fd7e005972f515"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/comments", "author": null, "committer": null, "parents": [{"sha": "43534aa21d30e8a922a47c2d8c92c069533b6f19", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43534aa21d30e8a922a47c2d8c92c069533b6f19", "html_url": "https://github.com/Rust-GCC/gccrs/commit/43534aa21d30e8a922a47c2d8c92c069533b6f19"}], "stats": {"total": 35, "additions": 31, "deletions": 4}, "files": [{"sha": "e01618e14374bb6c252684e5bbc3de05144a3717", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -1,3 +1,14 @@\n+2015-02-04  Matthew Wahab  <matthew.wahab@arm.com>\n+\n+\t* config/arm/arm-cores.def: Add cortex-a72 and\n+\tcortex-a72.cortex-a53.\n+\t* config/arm/bpabi.h (BE8_LINK_SPEC): Likewise.\n+\t* config/arm/t-aprofile (MULTILIB_MATCHES): Likewise.\n+\t* config/arm/arm-tune.md: Regenerate.\n+\t* config/arm/arm-tables.opt: Add entries for \"cortex-a72\" and\n+\t\"cortex-a72.cortex-a53\".\n+\t* doc/invoke.texi (ARM Options/-mtune): Likewise.\n+\n 2015-02-04  Nick Clifton  <nickc@redhat.com>\n \n \t* config/msp430/msp430.c (msp430_use_f5_series_hwmult): Add more"}, {"sha": "d7e730d77f3619276fe3ce053f4a3a1144253280", "filename": "gcc/config/arm/arm-cores.def", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Farm-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Farm-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-cores.def?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -167,7 +167,9 @@ ARM_CORE(\"cortex-a17.cortex-a7\", cortexa17cortexa7, cortexa7,\t7A,  FL_LDSCHED |\n /* V8 Architecture Processors */\n ARM_CORE(\"cortex-a53\",\tcortexa53, cortexa53,\t8A, FL_LDSCHED | FL_CRC32, cortex_a53)\n ARM_CORE(\"cortex-a57\",\tcortexa57, cortexa57,\t8A, FL_LDSCHED | FL_CRC32, cortex_a57)\n+ARM_CORE(\"cortex-a72\",\tcortexa72, cortexa57,\t8A, FL_LDSCHED | FL_CRC32, cortex_a57)\n ARM_CORE(\"xgene1\",      xgene1,    xgene1,      8A, FL_LDSCHED,            xgene1)\n \n /* V8 big.LITTLE implementations */\n ARM_CORE(\"cortex-a57.cortex-a53\", cortexa57cortexa53, cortexa53, 8A,  FL_LDSCHED | FL_CRC32, cortex_a57)\n+ARM_CORE(\"cortex-a72.cortex-a53\", cortexa72cortexa53, cortexa53, 8A,  FL_LDSCHED | FL_CRC32, cortex_a57)"}, {"sha": "3450e5b62af2ddf52afba66fb9670ca1abd3dc20", "filename": "gcc/config/arm/arm-tables.opt", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Farm-tables.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Farm-tables.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-tables.opt?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -309,12 +309,18 @@ Enum(processor_type) String(cortex-a53) Value(cortexa53)\n EnumValue\n Enum(processor_type) String(cortex-a57) Value(cortexa57)\n \n+EnumValue\n+Enum(processor_type) String(cortex-a72) Value(cortexa72)\n+\n EnumValue\n Enum(processor_type) String(xgene1) Value(xgene1)\n \n EnumValue\n Enum(processor_type) String(cortex-a57.cortex-a53) Value(cortexa57cortexa53)\n \n+EnumValue\n+Enum(processor_type) String(cortex-a72.cortex-a53) Value(cortexa72cortexa53)\n+\n Enum\n Name(arm_arch) Type(int)\n Known ARM architectures (for use with the -march= option):"}, {"sha": "d459f27c98cfebd592949c893f48d003b238c82a", "filename": "gcc/config/arm/arm-tune.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Farm-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Farm-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-tune.md?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -32,6 +32,6 @@\n \tcortexr4f,cortexr5,cortexr7,\n \tcortexm7,cortexm4,cortexm3,\n \tmarvell_pj4,cortexa15cortexa7,cortexa17cortexa7,\n-\tcortexa53,cortexa57,xgene1,\n-\tcortexa57cortexa53\"\n+\tcortexa53,cortexa57,cortexa72,\n+\txgene1,cortexa57cortexa53,cortexa72cortexa53\"\n \t(const (symbol_ref \"((enum attr_tune) arm_tune)\")))"}, {"sha": "c62130d7919dc64e6d2faecb58039b28641cd75e", "filename": "gcc/config/arm/bpabi.h", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Fbpabi.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Fbpabi.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fbpabi.h?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -71,6 +71,8 @@\n    |mcpu=cortex-a53\t\t\t\t\t\\\n    |mcpu=cortex-a57\t\t\t\t\t\\\n    |mcpu=cortex-a57.cortex-a53\t\t\t\t\\\n+   |mcpu=cortex-a72\t\t\t\t\t\\\n+   |mcpu=cortex-a72.cortex-a53\t\t\t\t\\\n    |mcpu=xgene1                                         \\\n    |mcpu=cortex-m1.small-multiply                       \\\n    |mcpu=cortex-m0.small-multiply                       \\\n@@ -93,6 +95,8 @@\n    |mcpu=cortex-a53\t\t\t\t\t\\\n    |mcpu=cortex-a57\t\t\t\t\t\\\n    |mcpu=cortex-a57.cortex-a53\t\t\t\t\\\n+   |mcpu=cortex-a72\t\t\t\t\t\\\n+   |mcpu=cortex-a72.cortex-a53\t\t\t\t\\\n    |mcpu=xgene1                                         \\\n    |mcpu=cortex-m1.small-multiply                       \\\n    |mcpu=cortex-m0.small-multiply                       \\"}, {"sha": "e8b2aa36cbba81cf707e79531a53df85ee20d6fc", "filename": "gcc/config/arm/t-aprofile", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Ft-aprofile", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fconfig%2Farm%2Ft-aprofile", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ft-aprofile?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -89,6 +89,8 @@ MULTILIB_MATCHES       += march?armv7ve=mcpu?cortex-a17.cortex-a7\n MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a53\n MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a57\n MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a57.cortex-a53\n+MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a72\n+MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a72.cortex-a53\n \n # Arch Matches\n MULTILIB_MATCHES       += march?armv8-a=march?armv8-a+crc"}, {"sha": "0aae187374001427fa7fc351e89646d750aaa453", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f2ab1e6300b82d1d7a432f1a5dbe148224e48be/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=4f2ab1e6300b82d1d7a432f1a5dbe148224e48be", "patch": "@@ -12962,7 +12962,8 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n @samp{arm1136j-s}, @samp{arm1136jf-s}, @samp{mpcore}, @samp{mpcorenovfp},\n @samp{arm1156t2-s}, @samp{arm1156t2f-s}, @samp{arm1176jz-s}, @samp{arm1176jzf-s},\n @samp{cortex-a5}, @samp{cortex-a7}, @samp{cortex-a8}, @samp{cortex-a9},\n-@samp{cortex-a12}, @samp{cortex-a15}, @samp{cortex-a53}, @samp{cortex-a57},\n+@samp{cortex-a12}, @samp{cortex-a15}, @samp{cortex-a53},\n+@samp{cortex-a57}, @samp{cortex-a72},\n @samp{cortex-r4},\n @samp{cortex-r4f}, @samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-m7},\n @samp{cortex-m4},\n@@ -12981,7 +12982,8 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n \n Additionally, this option can specify that GCC should tune the performance\n of the code for a big.LITTLE system.  Permissible names are:\n-@samp{cortex-a15.cortex-a7}, @samp{cortex-a57.cortex-a53}.\n+@samp{cortex-a15.cortex-a7}, @samp{cortex-a57.cortex-a53},\n+@samp{cortex-a72.cortex-a53}.\n \n @option{-mtune=generic-@var{arch}} specifies that GCC should tune the\n performance for a blend of processors within architecture @var{arch}."}]}