// Seed: 2438603789
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output wire id_3
);
  logic id_5;
  ;
  wire id_6 = id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_21 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input supply0 id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7
);
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output wire id_0,
    output uwire id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input wor id_10,
    output wire id_11,
    output supply0 id_12,
    input uwire id_13,
    output uwire id_14,
    input supply1 id_15,
    input wor id_16,
    output wand id_17,
    input wire id_18,
    input tri0 id_19,
    input wand id_20,
    input tri1 id_21,
    input tri id_22,
    input uwire id_23,
    input wire id_24,
    input wire id_25,
    input supply1 id_26,
    input uwire id_27,
    input wor id_28,
    output wor id_29,
    output wire id_30,
    output wand id_31
);
endmodule
