git clone --depth 1 --no-tags https://github.com/Felucco/Esercizio-4---Supercar.git f:/verilog_sva_gh_scraper/data/full_repos/549515628
git clone --depth 1 --no-tags https://github.com/jay123q/ecen248.git f:/verilog_sva_gh_scraper/data/full_repos/549255063
git clone --depth 1 --no-tags https://github.com/jlclvt/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/547914416
git clone --depth 1 --no-tags https://github.com/mattyb5959/Year-2-Tic-Tac-Toe-Project.git f:/verilog_sva_gh_scraper/data/full_repos/550711529
git clone --depth 1 --no-tags https://github.com/Shiofi/Algoritmo_de_Booth.git f:/verilog_sva_gh_scraper/data/full_repos/554539695
git clone --depth 1 --no-tags https://github.com/andersbarzdukas/GTH_EXAMPLE.git f:/verilog_sva_gh_scraper/data/full_repos/554467368
git clone --depth 1 --no-tags https://github.com/jaebak/gtwiz_kcu105.git f:/verilog_sva_gh_scraper/data/full_repos/554477168
git clone --depth 1 --no-tags https://github.com/UlkeiSzabolcs/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/554829505
git clone --depth 1 --no-tags https://github.com/ChgMeL/MeteoStation.git f:/verilog_sva_gh_scraper/data/full_repos/548532206
git clone --depth 1 --no-tags https://github.com/FilipGembec-dev/UART_and_phraser_test.git f:/verilog_sva_gh_scraper/data/full_repos/548809375
git clone --depth 1 --no-tags https://github.com/shishira-o-bhat/Parallel-In-Parallel-Out-Parallel-In-Serial-Out-Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/547035295
git clone --depth 1 --no-tags https://github.com/wanly13/lab5-Single-cycle-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/555897103
git clone --depth 1 --no-tags https://github.com/Jerry-03/CDC-asyncfifo.git f:/verilog_sva_gh_scraper/data/full_repos/546102912
git clone --depth 1 --no-tags https://github.com/kingyeonsu/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453207
git clone --depth 1 --no-tags https://github.com/jeffnye-gh/testbench.git f:/verilog_sva_gh_scraper/data/full_repos/546382229
git clone --depth 1 --no-tags https://github.com/hyogyeom/0-9999-FND_Display.git f:/verilog_sva_gh_scraper/data/full_repos/549522128
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/549618583
git clone --depth 1 --no-tags https://github.com/Rupesh5011/ALU_design.git f:/verilog_sva_gh_scraper/data/full_repos/549501497
git clone --depth 1 --no-tags https://github.com/sadikoglutaner/Up_Down_Counter_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/549466428
git clone --depth 1 --no-tags https://github.com/ShreyaUmarani/Staircase-Wave-Generation.git f:/verilog_sva_gh_scraper/data/full_repos/549008580
git clone --depth 1 --no-tags https://github.com/may-kumar/Simple-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/547995623
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Binary_Coding_an_Analog_Signal.git f:/verilog_sva_gh_scraper/data/full_repos/547975410
git clone --depth 1 --no-tags https://github.com/ennuikat/sdmay2328_project.git f:/verilog_sva_gh_scraper/data/full_repos/548128961
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/UART-TX.git f:/verilog_sva_gh_scraper/data/full_repos/548819425
git clone --depth 1 --no-tags https://github.com/316415/Counter_FND.git f:/verilog_sva_gh_scraper/data/full_repos/550079200
git clone --depth 1 --no-tags https://github.com/saurav2658/Embedded.git f:/verilog_sva_gh_scraper/data/full_repos/549985198
git clone --depth 1 --no-tags https://github.com/anumariam/32bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/550037238
git clone --depth 1 --no-tags https://github.com/aidanakalimbekova/realTimeVideoProcessingFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/551425633
git clone --depth 1 --no-tags https://github.com/atuchiya/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/551162379
git clone --depth 1 --no-tags https://github.com/lucascraston/FPGA_practice.git f:/verilog_sva_gh_scraper/data/full_repos/551203217
git clone --depth 1 --no-tags https://github.com/TJine/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/550946538
git clone --depth 1 --no-tags https://github.com/San578/Mixed-Signal-SOC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/552278332
git clone --depth 1 --no-tags https://github.com/Animesh-Gupta2001/Ford-ThunderBird-1962-Rear-Lights-Indicator-HDL-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/552061094
git clone --depth 1 --no-tags https://github.com/Chigook/IP_TickGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/553945663
git clone --depth 1 --no-tags https://github.com/naudius/Signal-generation-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/554265621
git clone --depth 1 --no-tags https://github.com/seventhsu/touhou-on-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/554194690
git clone --depth 1 --no-tags https://github.com/ashyuuu/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/554458735
git clone --depth 1 --no-tags https://github.com/zainawin/B.git f:/verilog_sva_gh_scraper/data/full_repos/547028364
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/testbed_eecd.git f:/verilog_sva_gh_scraper/data/full_repos/547175263
git clone --depth 1 --no-tags https://github.com/zainawin/A.git f:/verilog_sva_gh_scraper/data/full_repos/547010180
git clone --depth 1 --no-tags https://github.com/tybliddell/VLSI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/546911351
git clone --depth 1 --no-tags https://github.com/Moh-Sameh/hlf_addr.git f:/verilog_sva_gh_scraper/data/full_repos/553198266
git clone --depth 1 --no-tags https://github.com/mcguire-jack-ece/verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/553722375
git clone --depth 1 --no-tags https://github.com/justapig9020/CA111-1_verilog_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/553351711
git clone --depth 1 --no-tags https://github.com/leon-ufba/PCID.git f:/verilog_sva_gh_scraper/data/full_repos/552764651
git clone --depth 1 --no-tags https://github.com/Chigook/SingleRAM.git f:/verilog_sva_gh_scraper/data/full_repos/552789265
git clone --depth 1 --no-tags https://github.com/kingyeonsu/FSM_LightStand.git f:/verilog_sva_gh_scraper/data/full_repos/552629987
git clone --depth 1 --no-tags https://github.com/masterzhouyz/recursive-median-filter.git f:/verilog_sva_gh_scraper/data/full_repos/551928724
git clone --depth 1 --no-tags https://github.com/Matheuskpds/TP_I_ISL.git f:/verilog_sva_gh_scraper/data/full_repos/555630926
git clone --depth 1 --no-tags https://github.com/ekgh2002/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453179
git clone --depth 1 --no-tags https://github.com/kaushalg01/1x3_Router.git f:/verilog_sva_gh_scraper/data/full_repos/546434694
git clone --depth 1 --no-tags https://github.com/KimJinHog/rccar.git f:/verilog_sva_gh_scraper/data/full_repos/547325710
git clone --depth 1 --no-tags https://github.com/hohilwik/functional-fault-testing.git f:/verilog_sva_gh_scraper/data/full_repos/547549338
git clone --depth 1 --no-tags https://github.com/b-aishpatil/Design-and-Implementation-of-automatic-Security-Monitoring-System.git f:/verilog_sva_gh_scraper/data/full_repos/547974088
git clone --depth 1 --no-tags https://github.com/kingyeonsu/ButtonCounter.git f:/verilog_sva_gh_scraper/data/full_repos/549486031
git clone --depth 1 --no-tags https://github.com/victoriaxq/projetosd.git f:/verilog_sva_gh_scraper/data/full_repos/547031606
git clone --depth 1 --no-tags https://github.com/Chigook/FullAdder_Subtractor_4bit.git f:/verilog_sva_gh_scraper/data/full_repos/546520577
git clone --depth 1 --no-tags https://github.com/viot556/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453313
git clone --depth 1 --no-tags https://github.com/omar1405/user_proj_gen.git f:/verilog_sva_gh_scraper/data/full_repos/549964506
git clone --depth 1 --no-tags https://github.com/alex-maiorov/CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/549735475
git clone --depth 1 --no-tags https://github.com/hashiniWijerathne/8-bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/550736441
git clone --depth 1 --no-tags https://github.com/thesourcerer8/sky130danuberiver.git f:/verilog_sva_gh_scraper/data/full_repos/551021347
git clone --depth 1 --no-tags https://github.com/carltonknox/EC551.git f:/verilog_sva_gh_scraper/data/full_repos/552079707
git clone --depth 1 --no-tags https://github.com/tangcy98/BooleanDagScheduler.git f:/verilog_sva_gh_scraper/data/full_repos/552794054
git clone --depth 1 --no-tags https://github.com/oooosya/R.-KIya.git f:/verilog_sva_gh_scraper/data/full_repos/550873352
git clone --depth 1 --no-tags https://github.com/a20084551/sequence-detection.git f:/verilog_sva_gh_scraper/data/full_repos/553297162
git clone --depth 1 --no-tags https://github.com/Chigook/IP_UpCounter.git f:/verilog_sva_gh_scraper/data/full_repos/552660101
git clone --depth 1 --no-tags https://github.com/Sagarbc05/Floating_point_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/553481908
git clone --depth 1 --no-tags https://github.com/llorenzana/EC413.git f:/verilog_sva_gh_scraper/data/full_repos/552407733
git clone --depth 1 --no-tags https://github.com/hashi0203/fadec.git f:/verilog_sva_gh_scraper/data/full_repos/552274467
git clone --depth 1 --no-tags https://github.com/offtario/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/552237895
git clone --depth 1 --no-tags https://github.com/jacksonguedes/Verilog_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/552527633
git clone --depth 1 --no-tags https://github.com/yeodowon/FSM_StandLight.git f:/verilog_sva_gh_scraper/data/full_repos/551170290
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/Kernel-convolution-using-programmable-systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/551563179
git clone --depth 1 --no-tags https://github.com/Akashabhilash/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/553721047
git clone --depth 1 --no-tags https://github.com/kingyeonsu/SoC_StopWatch.git f:/verilog_sva_gh_scraper/data/full_repos/554709093
git clone --depth 1 --no-tags https://github.com/naman-0316/DSDS-EEE-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/554864840
git clone --depth 1 --no-tags https://github.com/Leokleffa/neander.git f:/verilog_sva_gh_scraper/data/full_repos/555048168
git clone --depth 1 --no-tags https://github.com/Kang9609/FPGA_Buzzer.git f:/verilog_sva_gh_scraper/data/full_repos/555296897
git clone --depth 1 --no-tags https://github.com/minooeghtesadi/circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/548065637
git clone --depth 1 --no-tags https://github.com/zumahun/vga_clock.git f:/verilog_sva_gh_scraper/data/full_repos/548309876
git clone --depth 1 --no-tags https://github.com/sharni-s/adv_embedded.git f:/verilog_sva_gh_scraper/data/full_repos/548211307
git clone --depth 1 --no-tags https://github.com/TavanaAreza/Data-Link-Layer.git f:/verilog_sva_gh_scraper/data/full_repos/552895343
git clone --depth 1 --no-tags https://github.com/AbhishekG-1plus/DD_TrafficControl.git f:/verilog_sva_gh_scraper/data/full_repos/553147541
git clone --depth 1 --no-tags https://github.com/Johnny0523/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/553953037
git clone --depth 1 --no-tags https://github.com/piriyaraj/8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/553694433
git clone --depth 1 --no-tags https://github.com/XUEHongjia/ELEC4320.git f:/verilog_sva_gh_scraper/data/full_repos/546437940
git clone --depth 1 --no-tags https://github.com/wanderingnail/SPI_FLASH_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/548151703
git clone --depth 1 --no-tags https://github.com/SamyukthaShrruthiKR-2907/Capacitance_to_DigitalConverter.git f:/verilog_sva_gh_scraper/data/full_repos/547995114
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Counter.git f:/verilog_sva_gh_scraper/data/full_repos/549622760
git clone --depth 1 --no-tags https://github.com/jtremesay/mps.git f:/verilog_sva_gh_scraper/data/full_repos/549854920
git clone --depth 1 --no-tags https://github.com/jargonized/modulation_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/551038642
git clone --depth 1 --no-tags https://github.com/DavVratChadha/Verilog-Dump.git f:/verilog_sva_gh_scraper/data/full_repos/550672642
git clone --depth 1 --no-tags https://github.com/sagopyan/SaRV.git f:/verilog_sva_gh_scraper/data/full_repos/550764150
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/554194720
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab02-Train-Tour-.git f:/verilog_sva_gh_scraper/data/full_repos/554327058
git clone --depth 1 --no-tags https://github.com/tusharrr17/Microprocessor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/555948765
git clone --depth 1 --no-tags https://github.com/sator-omg/5-stage-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/553072462
git clone --depth 1 --no-tags https://github.com/noemiabril/ao486_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/554971197
git clone --depth 1 --no-tags https://github.com/kjh42447/2_2_logic-circuit-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/554638497
