// Seed: 2987327335
module module_0;
  assign id_1 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0
    , id_10,
    output uwire id_1,
    input tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8
);
  wor id_11;
  assign id_3  = 1;
  assign id_11 = id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    output tri1 id_14,
    input uwire id_15,
    input supply1 id_16
);
  assign id_14 = id_4 > 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_18;
endmodule
