bb0
  0: StorageLive(_2)
    SourceInfo(regex-automata/src/util/int.rs:106:9-106:21)
  1: StorageLive(_3)
    SourceInfo(regex-automata/src/util/int.rs:106:10-106:14)
  2: _3 = _1
    SourceInfo(regex-automata/src/util/int.rs:106:10-106:14)
  3: _4 = const 16_i32 as u32 (IntToInt)
    SourceInfo(regex-automata/src/util/int.rs:106:9-106:21)
  4: _5 = Lt(move _4, const 32_u32)
    SourceInfo(regex-automata/src/util/int.rs:106:9-106:21)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/int.rs:106:9-106:21)
      kind: assert(move _5, "attempt to shift right by `{}`, which would overflow", const 16_i32) -> [success: bb1, unwind: bb2]
  }
  preds []
  succs [bb1, bb2]

bb1
  0: _2 = Shr(move _3, const 16_i32)
    SourceInfo(regex-automata/src/util/int.rs:106:9-106:21)
  1: StorageDead(_3)
    SourceInfo(regex-automata/src/util/int.rs:106:20-106:21)
  2: _0 = move _2 as u16 (IntToInt)
    SourceInfo(regex-automata/src/util/int.rs:106:9-106:28)
  3: StorageDead(_2)
    SourceInfo(regex-automata/src/util/int.rs:106:27-106:28)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/int.rs:107:6-107:6)
      kind: return
  }
  preds [bb0]
  succs []

bb2
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/int.rs:105:5-107:6)
      kind: resume
  }
  preds [bb0]
  succs []

