Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Tue Apr 12 21:41:59 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.73
  Critical Path Slack:           7.81
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -8.35
  No. of Hold Violations:      261.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              16452
  Buf/Inv Cell Count:            1351
  Buf Cell Count:                 489
  Inv Cell Count:                 862
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     15514
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30977.250853
  Noncombinational Area:  4449.690200
  Buf/Inv Area:           1197.579636
  Total Buffer Area:           646.86
  Total Inverter Area:         550.72
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      118150.63
  Net YLength        :      160141.52
  -----------------------------------
  Cell Area:             35426.941054
  Design Area:           35426.941054
  Net Length        :       278292.16


  Design Rules
  -----------------------------------
  Total Number of Nets:         21114
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-151

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               12.97
  -----------------------------------------
  Overall Compile Time:               13.22
  Overall Compile Wall Clock Time:    13.26

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.06  TNS: 8.35  Number of Violating Paths: 261

  --------------------------------------------------------------------


1
