# Copyright (c) 2023-2024 Antmicro <www.antmicro.com>
# SPDX-License-Identifier: Apache-2.0

# Signals specification:
# - https://cdn.opencores.org/downloads/wbspec_b3.pdf#page=32
# - https://cdn.opencores.org/downloads/wbspec_b3.pdf#page=73
name: wishbone
port_prefix: wishbone
signals:
    required:
        out:
            cyc: cyc
            stb: stb
        in:
            ack: ack
    optional:
        out:
            dat_w: dat_w|mosi
            adr: adr
            tgd_w: tgd_w
            lock: lock
            sel: sel
            tga: tga
            tgc: tgc
            we: we
            cti: cti
            bte: bte
        in:
            dat_r: dat_r|miso
            tgd_r: tgd_r
            stall: stall

            err: err
            rty: rty
