<!doctype html>
<head>
<meta charset="utf-8">
<title>riscv_instruction_action</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="__rm_interface_riscv_imsic.html">riscv_imsic</a>
<a href="__rm_interface_riscv_signal_sgeip.html">riscv_signal_sgeip</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="model-to-model-interfaces.html">4 Model-to-Model Interfaces</a>
&nbsp;/&nbsp;</div><h1 class="jdocu"><a class="not-numbered" name="__rm_interface_riscv_instruction_action">riscv_instruction_action</a></h1>
<p>

<a name="riscv_instruction_action"></a><a name="riscv_instruction_action_interface_t"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">The <code>riscv_instruction_action</code> interface helps with
    implementing semantics for user defined instruction.
<p>
    The <i>cpu</i> argument in all methods below is the processor object
    implementing this interface.
</p><p>
    <b>X registers</b>
    <b><i>read_X_register</i></b> return the current value of X register <code>number</code>.
    <b><i>write_X_register</i></b> updates the value of X register <code>number</code> to
    <code>value</code>.
    To help with disassembly <b><i>name_X_register</i></b> returns the name of the X
    register <code>number</code>.
</p><p>
    <b>Control and status registers, CSRs</b>
    These accesses are not seen as instruction accesses, all access checks are
    bypassed and no exception will be thrown.
    <b><i>read_CSR</i></b> returns current value of the CSR at <code>address</code>.
    <b><i>write_CSR</i></b> updates the value of the CSR at <code>address</code> to
    <code>value</code>. Not all bits of all CSRs is writable.
</p><p>
    <b>Memory accesses using logical address</b>
    A logical address is passed through MMU based on current mode. This means that
    an access can raise exception for page fault or illegal access.
    <b><i>read_memory</i></b> returns a value of <i>size&gt;</i> bytes zero extended to
    64 bits from memory at <code>address</code>/
    <b><i>write_memory</i></b> writes <i>size</i> bytes to memory at <i>address</i>.
    Both read_memory and write_memory can raise exception for unaligned data access if
    the core does not support unaligned accesses.
</p><p>
    <b><i>load_memory_buf</i></b> loads <code>buf.len</code> bytes from <i>address</i>
    to <i>buf</i>.
    <b><i>store_memory_buf</i></b> writes <code>buf.len</code> bytes from <i>buf</i> to
    <i>address</i>.
    These methods do not raise exception for unaligned accesses, instead large and/or
    unaligned accesses are broken down to multiple smaller aligned accesses.
</p><p>
    <b>Other</b>
    <b><i>get_current_cpu_mode</i></b> returns current cpu mode.
    <b><i>raise_exception</i></b> raises exception with <i>code</i> put in th xCAUSE CSR
    and <i>tval</i> put in the xTVAL CSR.
</p><p>
   </p><pre class="jdocu_small">
SIM_INTERFACE(riscv_instruction_action) {
        uint64 (*read_x_register)(conf_object_t *cpu, uint32 number);
        void (*write_x_register)(conf_object_t *cpu, uint32 number, uint64 value);
        const char * (*name_x_register)(conf_object_t *cpu, uint32 number);

        uint64 (*read_csr)(conf_object_t *cpu, uint32 address);
        void (*write_csr)(conf_object_t *cpu, uint32 address, uint64 value);

        // Logical address
        uint64 (*read_memory)(conf_object_t *cpu, uint64 address,
                              uint32 size);
        void (*write_memory)(conf_object_t *cpu, uint64 address,
                             uint32 size, uint64 value);

        void (*load_memory_buf)(conf_object_t *cpu, uint64 address, buffer_t buf);
        void (*store_memory_buf)(conf_object_t *cpu, uint64 address, bytes_t buf);

        riscv_cpu_mode_t (*get_current_cpu_mode)(conf_object_t *cpu);

        void (*raise_exception)(conf_object_t *cpu, uint64 code, uint64 tval);
};

#define RISCV_INSTRUCTION_ACTION_INTERFACE "riscv_instruction_action"
</pre><p>
</p><p>
   
</p></dd>
<dt class="jdocu_descitem">Execution Context</dt><dd class="jdocu_descitem">Threaded Context for all methods.
   Must be only called from within an instruction emulation callback registered
   using the cpu_instruction_decoder interface.
   
</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_interface_riscv_imsic.html">riscv_imsic</a>
<a href="__rm_interface_riscv_signal_sgeip.html">riscv_signal_sgeip</a>
</div>