m255
K3
13
cModel Technology
Z0 dC:\altera\13.1\vhdl_quartus\v_2_basic_combinational_logic_circuits\v_2_1_half_adder\simulation\modelsim
Ehalf_adder
Z1 w1719193625
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\altera\13.1\vhdl_quartus\v_2_basic_combinational_logic_circuits\v_2_1_half_adder\simulation\modelsim
Z5 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/half_adder.vhd
Z6 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/half_adder.vhd
l0
L4
Vk]2gBJDYWEAmI__8WL<cj3
Z7 OV;C;10.1d;51
31
Z8 !s108 1719195252.874000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/half_adder.vhd|
Z10 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/half_adder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 S4@`_CQQR??HLDBP67HkX2
!i10b 1
Aarc
R2
R3
DEx4 work 10 half_adder 0 22 k]2gBJDYWEAmI__8WL<cj3
l10
L9
VFQkd]BF?N>>mHFjW3`OJ=3
R7
31
R8
R9
R10
R11
R12
!s100 2S<G?HQecaASgUZSA2HK;2
!i10b 1
Etb_half_adder
Z13 w1719195168
R2
R3
R4
Z14 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/tb_half_adder.vhd
Z15 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/tb_half_adder.vhd
l0
L4
VDiGOiNU0n1_XV3NF6EKaW0
!s100 UhcWQf5QK3W4TYQ@7iS>E3
R7
31
!i10b 1
Z16 !s108 1719195253.302000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/tb_half_adder.vhd|
Z18 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_1_half_adder/tb_half_adder.vhd|
R11
R12
Asim
R2
R3
DEx4 work 13 tb_half_adder 0 22 DiGOiNU0n1_XV3NF6EKaW0
l16
L8
VS9WHa0FV6`[bK^D6:zhZe0
!s100 1gdCeeZ:S=`0lThbTQd021
R7
31
!i10b 1
R16
R17
R18
R11
R12
