This repo contains the system verilog code and test bench waveform for an 8-bit Harvard Architecture cpu that I implmented on a Nexys-A7 FPGA using Xilinx Vivado. The repo also contains the state machine, opcodes, and block diagram for the cpu
