Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Hannes/Documents/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 420eb0f6520b452394b3fec2c2426dec --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav xil_defaultlib.testbench_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Nbit_reg(n=16)
Compiling module xil_defaultlib.Nbit_mux8to1(n=16)
Compiling module xil_defaultlib.lc4_regfile
Compiling module xil_defaultlib.testbench_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_v_behav
