; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, i32 %13) local_unnamed_addr !dbg !7 {
  %15 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %16 = shl i32 %15, 8, !dbg !11
  %17 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %18 = shl i32 %17, 1, !dbg !12
  %19 = and i32 %18, 254, !dbg !12
  %20 = or disjoint i32 %16, %19, !dbg !13
  %21 = sdiv i32 %20, 64, !dbg !14
  %22 = srem i32 %21, 64, !dbg !15
  %.frozen = freeze i32 %20, !dbg !16
  %23 = sdiv i32 %.frozen, 8, !dbg !16
  %24 = srem i32 %23, 8, !dbg !17
  %25 = mul i32 %23, 8, !dbg !18
  %.decomposed = sub i32 %.frozen, %25, !dbg !18
  %26 = sext i32 %20 to i64, !dbg !19
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !19
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !20
  %29 = sext i32 %22 to i64, !dbg !21
  %30 = getelementptr float, ptr addrspace(1) %2, i64 %29, !dbg !21
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !22
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !22
  %33 = getelementptr float, ptr addrspace(1) %3, i64 %29, !dbg !23
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !24
  %35 = bitcast i32 %34 to float, !dbg !24
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !24
  %37 = bitcast i32 %36 to float, !dbg !24
  %38 = getelementptr float, ptr addrspace(1) %4, i64 %29, !dbg !25
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !26
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !26
  %41 = getelementptr float, ptr addrspace(1) %5, i64 %29, !dbg !27
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !28
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !28
  %44 = getelementptr float, ptr addrspace(1) %6, i64 %26, !dbg !29
  %45 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !30
  %46 = sext i32 %24 to i64, !dbg !31
  %47 = getelementptr i64, ptr addrspace(1) %7, i64 %46, !dbg !31
  %48 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %47, i1 true) #3, !dbg !32
  %49 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %47, i1 true) #3, !dbg !32
  %50 = sext i32 %.decomposed to i64, !dbg !33
  %51 = getelementptr i64, ptr addrspace(1) %7, i64 %50, !dbg !33
  %52 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %51, i1 true) #3, !dbg !34
  %53 = extractvalue { i64, i64 } %52, 0, !dbg !34
  %54 = extractvalue { i64, i64 } %52, 1, !dbg !34
  %55 = getelementptr float, ptr addrspace(1) %9, i64 %29, !dbg !35
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %55, i1 true) #3, !dbg !36
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %55, i1 true) #3, !dbg !36
  %58 = getelementptr float, ptr addrspace(1) %10, i64 %29, !dbg !37
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 true) #3, !dbg !38
  %60 = bitcast i32 %59 to float, !dbg !38
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 true) #3, !dbg !38
  %62 = bitcast i32 %61 to float, !dbg !38
  %63 = getelementptr float, ptr addrspace(1) %11, i64 %29, !dbg !39
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !40
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !40
  %66 = getelementptr float, ptr addrspace(1) %12, i64 %29, !dbg !41
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %66, i1 true) #3, !dbg !42
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %66, i1 true) #3, !dbg !42
  %69 = fadd float %35, 0x3EE4F8B580000000, !dbg !43
  %70 = fadd float %37, 0x3EE4F8B580000000, !dbg !43
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i = icmp eq i32 %71, 0, !dbg !44
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !44
  %.not1.i = icmp eq i32 %72, 0, !dbg !44
  br i1 %.not.i, label %78, label %73, !dbg !44

73:                                               ; preds = %14
  br i1 %.not1.i, label %76, label %74, !dbg !44

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %69) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %69) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

78:                                               ; preds = %14
  br i1 %.not1.i, label %81, label %79, !dbg !44

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %69) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %69) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

__nv_sqrtf.exit:                                  ; preds = %74, %76, %79, %81
  %.0.i = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !44
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i1 = icmp eq i32 %83, 0, !dbg !44
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !44
  %.not1.i4 = icmp eq i32 %84, 0, !dbg !44
  br i1 %.not.i1, label %90, label %85, !dbg !44

85:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %88, label %86, !dbg !44

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

90:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %93, label %91, !dbg !44

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

__nv_sqrtf.exit5:                                 ; preds = %86, %88, %91, %93
  %.0.i3 = phi float [ %87, %86 ], [ %89, %88 ], [ %92, %91 ], [ %94, %93 ], !dbg !44
  %95 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !45
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !45
  %97 = lshr i64 %48, 61, !dbg !46
  %98 = and i64 %97, 4, !dbg !46
  %99 = add i64 %98, %48, !dbg !46
  %100 = lshr i64 %53, 61, !dbg !47
  %101 = and i64 %100, 4, !dbg !47
  %102 = lshr i64 %54, 61, !dbg !47
  %103 = and i64 %102, 4, !dbg !47
  %104 = shl i64 %99, 2, !dbg !48
  %105 = shl nsw i32 %21, 4, !dbg !49
  %106 = sext i32 %105 to i64, !dbg !50
  %107 = getelementptr float, ptr addrspace(1) %8, i64 %53, !dbg !51
  %108 = getelementptr float, ptr addrspace(1) %107, i64 %101, !dbg !51
  %109 = getelementptr float, ptr addrspace(1) %108, i64 %104, !dbg !51
  %110 = getelementptr float, ptr addrspace(1) %109, i64 %106, !dbg !51
  %111 = getelementptr float, ptr addrspace(1) %8, i64 %54, !dbg !51
  %112 = getelementptr float, ptr addrspace(1) %111, i64 %103, !dbg !51
  %113 = getelementptr float, ptr addrspace(1) %112, i64 %104, !dbg !51
  %114 = getelementptr float, ptr addrspace(1) %113, i64 %106, !dbg !51
  %115 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %110, i1 true) #3, !dbg !52
  %116 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %114, i1 true) #3, !dbg !52
  %117 = fadd float %60, 0x3EE4F8B580000000, !dbg !53
  %118 = fadd float %62, 0x3EE4F8B580000000, !dbg !53
  %119 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !54
  %.not.i6 = icmp eq i32 %119, 0, !dbg !54
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !54
  %.not1.i9 = icmp eq i32 %120, 0, !dbg !54
  br i1 %.not.i6, label %126, label %121, !dbg !54

121:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %124, label %122, !dbg !54

122:                                              ; preds = %121
  %123 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %117) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

124:                                              ; preds = %121
  %125 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %117) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

126:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %129, label %127, !dbg !54

127:                                              ; preds = %126
  %128 = tail call float @llvm.nvvm.sqrt.rn.f(float %117) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

129:                                              ; preds = %126
  %130 = tail call float @llvm.nvvm.sqrt.approx.f(float %117) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

__nv_sqrtf.exit10:                                ; preds = %122, %124, %127, %129
  %.0.i8 = phi float [ %123, %122 ], [ %125, %124 ], [ %128, %127 ], [ %130, %129 ], !dbg !54
  %131 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !54
  %.not.i11 = icmp eq i32 %131, 0, !dbg !54
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !54
  %.not1.i14 = icmp eq i32 %132, 0, !dbg !54
  br i1 %.not.i11, label %138, label %133, !dbg !54

133:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %136, label %134, !dbg !54

134:                                              ; preds = %133
  %135 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

136:                                              ; preds = %133
  %137 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

138:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %141, label %139, !dbg !54

139:                                              ; preds = %138
  %140 = tail call float @llvm.nvvm.sqrt.rn.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

141:                                              ; preds = %138
  %142 = tail call float @llvm.nvvm.sqrt.approx.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

__nv_sqrtf.exit15:                                ; preds = %134, %136, %139, %141
  %.0.i13 = phi float [ %135, %134 ], [ %137, %136 ], [ %140, %139 ], [ %142, %141 ], !dbg !54
  %143 = bitcast i32 %116 to float, !dbg !52
  %144 = bitcast i32 %57 to float, !dbg !36
  %145 = fsub float %143, %144, !dbg !55
  %146 = bitcast i32 %115 to float, !dbg !52
  %147 = bitcast i32 %56 to float, !dbg !36
  %148 = fsub float %146, %147, !dbg !55
  %149 = extractvalue { i32, i32 } %28, 1, !dbg !20
  %150 = bitcast i32 %149 to float, !dbg !20
  %151 = bitcast i32 %32 to float, !dbg !22
  %152 = fsub float %150, %151, !dbg !56
  %153 = fmul float %152, %96, !dbg !57
  %154 = bitcast i32 %40 to float, !dbg !26
  %155 = fmul float %153, %154, !dbg !58
  %156 = bitcast i32 %43 to float, !dbg !28
  %157 = fadd float %155, %156, !dbg !59
  %158 = fadd float %157, 0.000000e+00, !dbg !60
  %159 = extractvalue { i32, i32 } %45, 1, !dbg !30
  %160 = bitcast i32 %159 to float, !dbg !30
  %161 = fadd float %158, %160, !dbg !61
  %162 = extractvalue { i32, i32 } %28, 0, !dbg !20
  %163 = bitcast i32 %162 to float, !dbg !20
  %164 = bitcast i32 %31 to float, !dbg !22
  %165 = fsub float %163, %164, !dbg !56
  %166 = fmul float %165, %95, !dbg !57
  %167 = bitcast i32 %39 to float, !dbg !26
  %168 = fmul float %166, %167, !dbg !58
  %169 = bitcast i32 %42 to float, !dbg !28
  %170 = fadd float %168, %169, !dbg !59
  %171 = fadd float %170, 0.000000e+00, !dbg !60
  %172 = extractvalue { i32, i32 } %45, 0, !dbg !30
  %173 = bitcast i32 %172 to float, !dbg !30
  %174 = fadd float %171, %173, !dbg !61
  %175 = bitcast i32 %68 to float, !dbg !42
  %176 = bitcast i32 %67 to float, !dbg !42
  %177 = bitcast i32 %65 to float, !dbg !40
  %178 = bitcast i32 %64 to float, !dbg !40
  %179 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !62
  %180 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !62
  %181 = fmul float %148, %179, !dbg !63
  %182 = fmul float %145, %180, !dbg !63
  %183 = fmul float %181, %178, !dbg !64
  %184 = fmul float %182, %177, !dbg !64
  %185 = fadd float %183, %176, !dbg !65
  %186 = fadd float %184, %175, !dbg !65
  %187 = fadd float %174, %185, !dbg !66
  %188 = fadd float %161, %186, !dbg !66
  %189 = fcmp olt float %187, 0.000000e+00, !dbg !67
  %190 = fcmp olt float %188, 0.000000e+00, !dbg !67
  %191 = select i1 %189, float 0.000000e+00, float %187, !dbg !71
  %192 = select i1 %190, float 0.000000e+00, float %188, !dbg !71
  %193 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !72
  %194 = bitcast float %191 to i32, !dbg !73
  %195 = bitcast float %192 to i32, !dbg !73
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %194, i32 %195, ptr addrspace(1) %193, i1 true) #3, !dbg !73
  ret void, !dbg !74
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7klu7fbxvmlvth3uetc6y32a3m2hfj7vbm2dvdsg6yvrfzxand7.py", directory: "inductor_cache/7k")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_16, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_16, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_16", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 27, scope: !7)
!16 = !DILocation(line: 26, column: 21, scope: !7)
!17 = !DILocation(line: 26, column: 26, scope: !7)
!18 = !DILocation(line: 27, column: 19, scope: !7)
!19 = !DILocation(line: 29, column: 30, scope: !7)
!20 = !DILocation(line: 29, column: 35, scope: !7)
!21 = !DILocation(line: 30, column: 30, scope: !7)
!22 = !DILocation(line: 30, column: 35, scope: !7)
!23 = !DILocation(line: 31, column: 30, scope: !7)
!24 = !DILocation(line: 31, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 31, scope: !7)
!26 = !DILocation(line: 32, column: 36, scope: !7)
!27 = !DILocation(line: 33, column: 31, scope: !7)
!28 = !DILocation(line: 33, column: 36, scope: !7)
!29 = !DILocation(line: 34, column: 31, scope: !7)
!30 = !DILocation(line: 34, column: 36, scope: !7)
!31 = !DILocation(line: 35, column: 31, scope: !7)
!32 = !DILocation(line: 35, column: 36, scope: !7)
!33 = !DILocation(line: 36, column: 31, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 37, column: 31, scope: !7)
!36 = !DILocation(line: 37, column: 36, scope: !7)
!37 = !DILocation(line: 38, column: 31, scope: !7)
!38 = !DILocation(line: 38, column: 36, scope: !7)
!39 = !DILocation(line: 39, column: 32, scope: !7)
!40 = !DILocation(line: 39, column: 37, scope: !7)
!41 = !DILocation(line: 40, column: 32, scope: !7)
!42 = !DILocation(line: 40, column: 37, scope: !7)
!43 = !DILocation(line: 43, column: 18, scope: !7)
!44 = !DILocation(line: 44, column: 26, scope: !7)
!45 = !DILocation(line: 46, column: 18, scope: !7)
!46 = !DILocation(line: 58, column: 35, scope: !7)
!47 = !DILocation(line: 61, column: 35, scope: !7)
!48 = !DILocation(line: 62, column: 41, scope: !7)
!49 = !DILocation(line: 62, column: 52, scope: !7)
!50 = !DILocation(line: 62, column: 49, scope: !7)
!51 = !DILocation(line: 62, column: 31, scope: !7)
!52 = !DILocation(line: 62, column: 57, scope: !7)
!53 = !DILocation(line: 64, column: 20, scope: !7)
!54 = !DILocation(line: 65, column: 27, scope: !7)
!55 = !DILocation(line: 63, column: 20, scope: !7)
!56 = !DILocation(line: 41, column: 18, scope: !7)
!57 = !DILocation(line: 49, column: 19, scope: !7)
!58 = !DILocation(line: 50, column: 20, scope: !7)
!59 = !DILocation(line: 51, column: 20, scope: !7)
!60 = !DILocation(line: 53, column: 20, scope: !7)
!61 = !DILocation(line: 54, column: 20, scope: !7)
!62 = !DILocation(line: 66, column: 19, scope: !7)
!63 = !DILocation(line: 68, column: 20, scope: !7)
!64 = !DILocation(line: 69, column: 20, scope: !7)
!65 = !DILocation(line: 70, column: 20, scope: !7)
!66 = !DILocation(line: 71, column: 20, scope: !7)
!67 = !DILocation(line: 118, column: 15, scope: !68, inlinedAt: !70)
!68 = distinct !DILexicalBlockFile(scope: !7, file: !69, discriminator: 0)
!69 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!70 = !DILocation(line: 73, column: 42, scope: !7)
!71 = !DILocation(line: 121, column: 29, scope: !68, inlinedAt: !70)
!72 = !DILocation(line: 74, column: 28, scope: !7)
!73 = !DILocation(line: 74, column: 40, scope: !7)
!74 = !DILocation(line: 74, column: 4, scope: !7)
