Vivado Simulator 2018.2
Time resolution is 1 ps

*** Starting RTL Simulation *** 

WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim_tb.top_sim_i.pr_i.applicationRegion.blk_mem_switch_rom.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim_tb.top_sim_i.pr_i.network.blk_mem_bridge_rom.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_datamover_0.U0.gen_mm2s_full.I_MM2S_FULL_WRAPPER.gen_include_mm2s_sf.I_RD_SF.I_DATA_FIFO.blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_sim_tb/top_sim_i/pr_i/applicationRegion/axi_datamover_0/U0/gen_mm2s_full/I_MM2S_FULL_WRAPPER/gen_include_mm2s_sf/I_RD_SF/I_DATA_FIFO/blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_159199  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_datamover_0.U0.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_include_gp_sf.I_S2MM_GP_SF.I_DATA_FIFO.blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_sim_tb/top_sim_i/pr_i/applicationRegion/axi_datamover_0/U0/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_include_gp_sf/I_S2MM_GP_SF/I_DATA_FIFO/blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_159257  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control.xiphy_control
WARNING: [Unisim BITSLICE_CONTROL-1] When using RX_CLK_PHASE_<P:N> = SHIFT_90 simulation may not match hardware when using RX_DELAY_VALUE > 0 or CASCADE = TRUE. Every BITSLICE_CONTROL must have at least one RX_BITSLICE with DELAY_VALUE = 0 in order to ensure proper alignment. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.generate_block1.u_ddr_xiphy.byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper.I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control.xiphy_control
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_infrastructure.gen_mmcme3.u_mmcme_adv_inst 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_infrastructure.gen_mmcme3.u_mmcme_adv_inst 
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (3375.000000) and attribute CLKIN_PERIOD (3.756000) are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER.
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (3375.000000) and attribute CLKIN_PERIOD (3.756000) are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER.
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (3375.000000) and attribute CLKIN_PERIOD (3.756000) are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER.
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (3375.000000) and attribute CLKIN_PERIOD (3.756000) are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER.
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (3375.000000) and attribute CLKIN_PERIOD (3.756000) are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER.
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (3375.000000) and attribute CLKIN_PERIOD (3.756000) are not same. Instance top_sim_tb.top_sim_i.mem_i.mem_interface.ddr4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER.
             3134375 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(          0) :   ERROR : Invalid state x
             3134375 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         37) :   ERROR : Invalid state x
             3140625 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         15) :   ERROR : Invalid state x
             3140625 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         19) :   ERROR : Invalid state x
             3140625 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         27) :   ERROR : Invalid state x
             3140625 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         52) :   ERROR : Invalid state x
             3140625 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         56) :   ERROR : Invalid state x
             3159375 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(          9) :   ERROR : Invalid state x
             3159375 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         24) :   ERROR : Invalid state x
             3159375 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         26) :   ERROR : Invalid state x
             3159375 : top_sim_tb.top_sim_i.pr_i.applicationRegion.axi_vip_ctrl.inst.genblk1.PC.REP : BIT(         46) :   ERROR : Invalid state x
