// Seed: 2937106059
module module_0;
  reg  id_1;
  tri0 id_2 = 1;
  always @(posedge 1'b0 or negedge 1) if (1) if (-1'h0) id_1 = id_2 | id_1;
  assign id_1 = id_2;
  always @(-1) begin : LABEL_0
    if (1'b0 && 1 && 1) begin : LABEL_1
      id_1 = #id_3 id_1;
    end
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[{-1'b0{id_4}}+:-1'h0] = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
