////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_2_H
#define flexidag_openseg_prim_split_2_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_2_DAG_NAME 	"flexidag_openseg_prim_split_2"

/* VDG file info */
#define flexidag_openseg_prim_split_2_vdg_name 	"flexidag_openseg_split_2.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_2_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_2_byte_size 	408	/* 0x00000198 */
#define flexidag_openseg_prim_split_2_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_2 VMEM info */
#define flexidag_openseg_prim_split_2_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_2_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_2_VMEM_end 	512592	/* 0x0007d250 */
#define flexidag_openseg_prim_split_2_image_start 	450144	/* 0x0006de60 */
#define flexidag_openseg_prim_split_2_image_size 	62856	/* 0x0000f588 */
#define flexidag_openseg_prim_split_2_dagbin_start 	512592	/* 0x0007d250 */

/* flexidag_openseg_prim_split_2 DAG info */
#define flexidag_openseg_prim_split_2_estimated_cycles 	1309183
#define flexidag_openseg_prim_split_2_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_2' in source file 'pre_split2_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_2 HMB_input Relu */
#define flexidag_openseg_prim_split_2_Relu_cnngen_demangled_name 	"Relu"
#define flexidag_openseg_prim_split_2_Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_2_Relu_is_constant 	0
#define flexidag_openseg_prim_split_2_Relu_has_init_data 	0
#define flexidag_openseg_prim_split_2_Relu_is_variable_scalar 	0
#define flexidag_openseg_prim_split_2_Relu_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_2_Relu_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_2_Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_2_Relu_is_rlz 	0
#define flexidag_openseg_prim_split_2_Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2_Relu_byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_2_Relu_vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_2_Relu_dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_2_Relu_dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_2_Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Relu_vwidth_minus_one_byte_offset 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Relu_vheight_minus_one_byte_offset 	18	/* 0x00000012 */
#define flexidag_openseg_prim_split_2_Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Relu_drotate_bit_offset 	198	/* 0x000000c6 */
#define flexidag_openseg_prim_split_2_Relu_hflip_bit_offset 	199	/* 0x000000c7 */
#define flexidag_openseg_prim_split_2_Relu_vflip_bit_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_2_Relu_dflip_bit_offset 	201	/* 0x000000c9 */
#define flexidag_openseg_prim_split_2_Relu_pflip_bit_offset 	202	/* 0x000000ca */
#define flexidag_openseg_prim_split_2_Relu_W 	640
#define flexidag_openseg_prim_split_2_Relu_H 	256
#define flexidag_openseg_prim_split_2_Relu_D 	64
#define flexidag_openseg_prim_split_2_Relu_P 	1
#define flexidag_openseg_prim_split_2_Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_2_Relu_denable 	1
#define flexidag_openseg_prim_split_2_Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_2_Relu_dram_format 	3
#define flexidag_openseg_prim_split_2_Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_2_Relu_tile_width 	4
#define flexidag_openseg_prim_split_2_Relu_tile_height 	1
#define flexidag_openseg_prim_split_2_Relu_vmem_buffer_num_bytes 	333312
#define flexidag_openseg_prim_split_2_Relu_dram_size_num_bytes 	10485760
#define flexidag_openseg_prim_split_2_Relu_sign 	0
#define flexidag_openseg_prim_split_2_Relu_datasize 	0
#define flexidag_openseg_prim_split_2_Relu_expoffset 	5
#define flexidag_openseg_prim_split_2_Relu_expbits 	0
#define flexidag_openseg_prim_split_2_Relu_drotate 	0
#define flexidag_openseg_prim_split_2_Relu_hflip 	0
#define flexidag_openseg_prim_split_2_Relu_vflip 	0
#define flexidag_openseg_prim_split_2_Relu_dflip 	0
#define flexidag_openseg_prim_split_2_Relu_pflip 	0
#define flexidag_openseg_prim_split_2_Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_2 HMB_input PeleeNet__stem_block__stem_block_conv0__Relu______muli___443 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu______muli___443"
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_is_main_input_output 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_is_constant 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_has_init_data 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_is_variable_scalar 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_is_bitvector 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_is_rlz 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vbase_byte_offset 	44	/* 0x0000002c */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dbase_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dpitchm1_byte_offset 	72	/* 0x00000048 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vwidth_minus_one_byte_offset 	56	/* 0x00000038 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vheight_minus_one_byte_offset 	58	/* 0x0000003a */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_drotate_bit_offset 	518	/* 0x00000206 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_hflip_bit_offset 	519	/* 0x00000207 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vflip_bit_offset 	520	/* 0x00000208 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dflip_bit_offset 	521	/* 0x00000209 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_pflip_bit_offset 	522	/* 0x0000020a */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_W 	640
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_H 	256
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_D 	32
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_P 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_data_num_bytes 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_denable 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dram_format 	3
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_tile_width 	4
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_tile_height 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vmem_buffer_num_bytes 	12288
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_sign 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_datasize 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_expoffset 	6
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_expbits 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_drotate 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_hflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_vflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_dflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_pflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu______muli___443_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_2 SMB_input __pvcn_1147_ */
#define flexidag_openseg_prim_split_2___pvcn_1147__cnngen_demangled_name 	"__pvcn_1147_"
#define flexidag_openseg_prim_split_2___pvcn_1147__is_constant 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__has_init_data 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__is_variable_scalar 	0
#define flexidag_openseg_prim_split_2___pvcn_1147__is_bitvector 	0
#define flexidag_openseg_prim_split_2___pvcn_1147__is_rlz 	0
#define flexidag_openseg_prim_split_2___pvcn_1147__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2___pvcn_1147__byte_offset 	92	/* 0x0000005c */
#define flexidag_openseg_prim_split_2___pvcn_1147__vbase_byte_offset 	96	/* 0x00000060 */
#define flexidag_openseg_prim_split_2___pvcn_1147__dbase_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_2___pvcn_1147__dpitchm1_byte_offset 	124	/* 0x0000007c */
#define flexidag_openseg_prim_split_2___pvcn_1147__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2___pvcn_1147__W 	61680
#define flexidag_openseg_prim_split_2___pvcn_1147__H 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__D 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__P 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__data_num_bytes 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__denable 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__dpitch_num_bytes 	61696
#define flexidag_openseg_prim_split_2___pvcn_1147__dram_format 	0
#define flexidag_openseg_prim_split_2___pvcn_1147__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_2___pvcn_1147__tile_width 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__tile_height 	1
#define flexidag_openseg_prim_split_2___pvcn_1147__vmem_buffer_num_bytes 	61680
#define flexidag_openseg_prim_split_2___pvcn_1147__dram_size_num_bytes 	61696

/* flexidag_openseg_prim_split_2 SMB_input __pvcn_1148_ */
#define flexidag_openseg_prim_split_2___pvcn_1148__cnngen_demangled_name 	"__pvcn_1148_"
#define flexidag_openseg_prim_split_2___pvcn_1148__is_constant 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__has_init_data 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__is_variable_scalar 	0
#define flexidag_openseg_prim_split_2___pvcn_1148__is_bitvector 	0
#define flexidag_openseg_prim_split_2___pvcn_1148__is_rlz 	0
#define flexidag_openseg_prim_split_2___pvcn_1148__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2___pvcn_1148__byte_offset 	132	/* 0x00000084 */
#define flexidag_openseg_prim_split_2___pvcn_1148__vbase_byte_offset 	136	/* 0x00000088 */
#define flexidag_openseg_prim_split_2___pvcn_1148__dbase_byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_2___pvcn_1148__dpitchm1_byte_offset 	164	/* 0x000000a4 */
#define flexidag_openseg_prim_split_2___pvcn_1148__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2___pvcn_1148__W 	768
#define flexidag_openseg_prim_split_2___pvcn_1148__H 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__D 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__P 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__data_num_bytes 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__denable 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__dpitch_num_bytes 	768
#define flexidag_openseg_prim_split_2___pvcn_1148__dram_format 	0
#define flexidag_openseg_prim_split_2___pvcn_1148__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_2___pvcn_1148__tile_width 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__tile_height 	1
#define flexidag_openseg_prim_split_2___pvcn_1148__vmem_buffer_num_bytes 	768
#define flexidag_openseg_prim_split_2___pvcn_1148__dram_size_num_bytes 	768

/* flexidag_openseg_prim_split_2 HMB_output PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414"
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_main_input_output 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_bitvector 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_rlz 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_byte_offset 	184	/* 0x000000b8 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vbase_byte_offset 	188	/* 0x000000bc */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dbase_byte_offset 	212	/* 0x000000d4 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dpitchm1_byte_offset 	216	/* 0x000000d8 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vwidth_minus_one_byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vheight_minus_one_byte_offset 	202	/* 0x000000ca */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_drotate_bit_offset 	1670	/* 0x00000686 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_hflip_bit_offset 	1671	/* 0x00000687 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vflip_bit_offset 	1672	/* 0x00000688 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dflip_bit_offset 	1673	/* 0x00000689 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_pflip_bit_offset 	1674	/* 0x0000068a */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_W 	640
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_H 	256
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_D 	32
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_P 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_data_num_bytes 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_denable 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dram_format 	3
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_tile_width 	4
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_tile_height 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vmem_buffer_num_bytes 	12288
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_sign 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_datasize 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_expoffset 	6
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_expbits 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_drotate 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_hflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_pflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_2 HMB_output PeleeNet__stem_block__stem_block_conv0__Relu___muli___442 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___muli___442"
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_main_input_output 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_bitvector 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_rlz 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_byte_offset 	232	/* 0x000000e8 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vbase_byte_offset 	236	/* 0x000000ec */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dbase_byte_offset 	260	/* 0x00000104 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dpitchm1_byte_offset 	264	/* 0x00000108 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vwidth_minus_one_byte_offset 	248	/* 0x000000f8 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vheight_minus_one_byte_offset 	250	/* 0x000000fa */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_drotate_bit_offset 	2054	/* 0x00000806 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_hflip_bit_offset 	2055	/* 0x00000807 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vflip_bit_offset 	2056	/* 0x00000808 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dflip_bit_offset 	2057	/* 0x00000809 */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_pflip_bit_offset 	2058	/* 0x0000080a */
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_W 	640
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_H 	256
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_D 	32
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_P 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_data_num_bytes 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_denable 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dram_format 	3
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_tile_width 	4
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_tile_height 	1
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vmem_buffer_num_bytes 	6144
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_sign 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_datasize 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_expoffset 	5
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_expbits 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_drotate 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_hflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_pflip 	0
#define flexidag_openseg_prim_split_2_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_2 HMB_output Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_cnngen_demangled_name 	"Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1"
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_main_input_output 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_bitvector 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_rlz 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vbase_byte_offset 	296	/* 0x00000128 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dbase_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dpitchm1_byte_offset 	324	/* 0x00000144 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vwidth_minus_one_byte_offset 	308	/* 0x00000134 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vheight_minus_one_byte_offset 	310	/* 0x00000136 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_drotate_bit_offset 	2534	/* 0x000009e6 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_hflip_bit_offset 	2535	/* 0x000009e7 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vflip_bit_offset 	2536	/* 0x000009e8 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dflip_bit_offset 	2537	/* 0x000009e9 */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_pflip_bit_offset 	2538	/* 0x000009ea */
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_W 	320
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_H 	128
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_D 	128
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_P 	1
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_data_num_bytes 	1
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_denable 	1
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dram_format 	3
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_tile_width 	4
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_tile_height 	1
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vmem_buffer_num_bytes 	81920
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_sign 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_datasize 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_expoffset 	5
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_expbits 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_drotate 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_hflip 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vflip 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dflip 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_pflip 	0
#define flexidag_openseg_prim_split_2_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_2 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_byte_offset 	332	/* 0x0000014c */
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_vbase_byte_offset 	336	/* 0x00000150 */
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_2___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_2_H */
