INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ProgsData/Data/Labs/Vivado/activecore/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [C:/ProgsData/Data/Labs/Vivado/activecore/designs/rtl/udm/tb/tb.sv:87]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ProgsData/Data/Labs/Vivado/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
