
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010582                       # Number of seconds simulated
sim_ticks                                 10582035111                       # Number of ticks simulated
final_tick                               537684098019                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151910                       # Simulator instruction rate (inst/s)
host_op_rate                                   193628                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 200698                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343360                       # Number of bytes of host memory used
host_seconds                                 52726.05                       # Real time elapsed on the host
sim_insts                                  8009599346                       # Number of instructions simulated
sim_ops                                   10209261959                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       185728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       191488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       281344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       106240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       104448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       129408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       279808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       180352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1493632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       557952                       # Number of bytes written to this memory
system.physmem.bytes_written::total            557952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1451                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1496                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1011                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1409                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11669                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4359                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4359                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       399167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17551255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       338687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18095574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       423359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26586946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       399167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10039657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       411263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9870313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       459647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12229028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       435455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26441795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       423359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17043224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141147897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       399167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       338687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       423359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       399167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       411263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       459647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       435455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       423359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3290104                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52726342                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52726342                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52726342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       399167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17551255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       338687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18095574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       423359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26586946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       399167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10039657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       411263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9870313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       459647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12229028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       435455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26441795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       423359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17043224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193874239                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072396                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700602                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205628                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       857517                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          810389                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212184                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9114                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19816214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11782195                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072396                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1022573                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583762                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        596478                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222669                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23380054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20787539     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280041      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          326220      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178180      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          207718      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112724      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77684      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          199482      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1210466      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23380054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464294                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19654016                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       762137                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571535                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19661                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       334926                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2148                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14380848                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11306                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19685088                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         252361                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423097                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561392                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85411                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14371119                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21755                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        40224                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19973149                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66921161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66921161                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2947629                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3768                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2106                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           231994                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1374867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       746924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19770                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164945                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14346533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13545967                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18189                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1810307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4207636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          433                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23380054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268732                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17668675     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2300654      9.84%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233587      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       853888      3.65%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745546      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381136      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        92107      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59719      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44742      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23380054                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3403     11.56%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12749     43.31%     54.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13282     45.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11337833     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211800      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1253770      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       740906      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13545967                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533798                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50519611                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16160747                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13318413                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13575401                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        33790                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       246127                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        16380                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         203877                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14107                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14350331                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1374867                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       746924                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2106                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       234644                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13343433                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1176699                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202534                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1917341                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1866493                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            740642                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525817                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13318698                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13318413                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7920694                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20744500                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381821                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2081836                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206679                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23007355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.351909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17994465     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324793     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975077      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       583754      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405957      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261564      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136924      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109285      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215536      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23007355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215536                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37142274                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29073752                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1996530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.537658                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.537658                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394064                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394064                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60198859                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18487609                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13421460                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1928527                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1726518                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       154205                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1288787                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1272487                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          112087                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4565                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20464063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10969341                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1928527                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1384574                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2444409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         508951                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        282772                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1238520                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       151046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23545152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.760007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21100743     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          378697      1.61%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          183926      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          372564      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          113944      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          346209      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           52833      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           86531      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          909705      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23545152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075996                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432262                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20207263                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       544558                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2439311                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2070                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        351949                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       177857                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1959                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12229284                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4627                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        351949                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20236550                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         326268                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131022                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2412848                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86509                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12211122                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9519                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69718                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15960359                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     55276398                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     55276398                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12901363                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3058986                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1583                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           184290                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2239866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       347691                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3206                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        79372                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12146561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11358061                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7286                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2221090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4574956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23545152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.093023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18562817     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1551247      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1686881      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       976933      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       493342      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       123877      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       143733      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3474      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2848      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23545152                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18602     57.59%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7467     23.12%     80.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6233     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8882912     78.21%     78.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        86405      0.76%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2043368     17.99%     96.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       344592      3.03%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11358061                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.447580                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              32302                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002844                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46300862                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14369273                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11067803                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11390363                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8793                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       457853                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9361                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        351949                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         211179                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10698                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12148156                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          480                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2239866                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       347691                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          799                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          191                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        59898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       163365                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11216427                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2015740                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       141634                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2360302                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1707898                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            344562                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.441999                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11070476                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11067803                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6707511                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14454698                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436142                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.464037                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8833530                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9909924                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2238661                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       153056                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23193203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19522985     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1428360      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       931478      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       289650      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       491326      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93012      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        59094      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        53654      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       323644      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23193203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8833530                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9909924                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2120339                       # Number of memory references committed
system.switch_cpus1.commit.loads              1782009                       # Number of loads committed
system.switch_cpus1.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1523897                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8649459                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       120468                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       323644                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35018118                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24649379                       # The number of ROB writes
system.switch_cpus1.timesIdled                 458262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1831432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8833530                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9909924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8833530                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.872757                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.872757                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348098                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348098                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        52195162                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14384275                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13048198                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2069997                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1692973                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       204489                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       853135                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          813900                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          212231                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9113                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20074544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11747137                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2069997                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1026131                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2460386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         594829                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        342461                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1236686                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       205899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23263304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20802918     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          133845      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          210994      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          334241      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          138427      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          154855      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          165637      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          107420      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1214967      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23263304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081571                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462912                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19893187                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       525603                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2452479                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6397                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        385637                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       339193                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14340946                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1621                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        385637                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19924581                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         168168                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       270089                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2427902                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        86914                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14331475                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1668                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24703                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        33085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2772                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19895220                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66662500                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66662500                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16947505                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2947715                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3581                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1938                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           266290                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1365856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       734062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22044                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       166627                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14309472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13528952                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16995                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1839904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4112606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          284                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23263304                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581558                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273742                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17561757     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2286272      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1251152      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       854891      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       797833      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       229047      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       179462      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60756      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        42134      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23263304                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3233     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         10204     39.48%     51.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12412     48.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11333274     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       214230      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1639      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1250293      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       729516      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13528952                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533127                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              25849                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001911                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50364052                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16153117                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13307764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13554801                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        40464                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       247269                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        22791                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          882                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        385637                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         118122                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12188                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14313088                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1365856                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       734062                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1939                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       235827                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13333882                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1175960                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       195070                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1905079                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1875485                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            729119                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525440                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13308017                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13307764                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7782283                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20325793                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524411                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382877                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9955186                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12202411                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2110732                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208529                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22877667                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533377                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17921888     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2400531     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       934856      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       503790      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       376143      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       210351      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       130233      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       115927      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       283948      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22877667                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9955186                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12202411                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1829858                       # Number of memory references committed
system.switch_cpus2.commit.loads              1118587                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1751504                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10995381                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247915                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       283948                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36906797                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29011958                       # The number of ROB writes
system.switch_cpus2.timesIdled                 325858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2113280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9955186                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12202411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9955186                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.549082                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.549082                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392298                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392298                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60127400                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18449096                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13376186                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2307592                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1921408                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211471                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       881935                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          842647                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          247912                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9831                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20058941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12655678                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2307592                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1090559                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2637712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         589939                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        621923                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1247584                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       202071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23695110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.656532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.032566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21057398     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          161574      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          203120      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          324463      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          136801      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          175197      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          203368      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           93513      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1339676      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23695110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090934                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498715                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19940615                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       751902                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2625068                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1274                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        376249                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       350916                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      15470186                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        376249                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19961386                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          64337                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       630659                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2605513                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        56959                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      15374104                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          8167                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39578                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     21469269                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     71487245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     71487245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17927004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3542232                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3725                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           199845                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1442222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       752151                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8404                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       169600                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          15005760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14385155                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        14968                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1843643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3766474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          150                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23695110                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607094                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328038                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17601976     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2777262     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1136618      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       636982      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       863286      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       266141      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       261284      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       140330      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11231      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23695110                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          99227     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13619     10.83%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12862     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12117907     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       196446      1.37%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1778      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1319474      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       749550      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14385155                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566867                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             125708                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008739                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52606095                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16853229                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14007991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14510863                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10704                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       276929                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11574                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        376249                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          49001                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6340                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     15009504                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        11350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1442222                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       752151                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1946                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       124554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       243751                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14133499                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1297518                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       251655                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2046945                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1998267                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            749427                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.556950                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14008082                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14007991                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8391432                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         22542524                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552005                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372249                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10429794                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12851978                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2157524                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213063                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23318861                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.371501                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17878465     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2757556     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1001717      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       498126      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       455691      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       191587      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189836      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        90169      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       255714      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23318861                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10429794                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12851978                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1905864                       # Number of memory references committed
system.switch_cpus3.commit.loads              1165291                       # Number of loads committed
system.switch_cpus3.commit.membars               1790                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1862899                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11570927                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       265396                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       255714                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38072571                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           30395299                       # The number of ROB writes
system.switch_cpus3.timesIdled                 306641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1681474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10429794                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12851978                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10429794                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.433086                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.433086                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411001                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411001                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        63590724                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19573730                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       14304824                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3586                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2307198                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1920707                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       211231                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       880340                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          841984                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          248197                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9847                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20065569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12657274                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2307198                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1090181                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2637791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         589435                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        616804                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1247665                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       201893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23696439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.032855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21058648     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          161458      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          203157      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          324216      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          136293      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          175036      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          203884      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           93664      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1340083      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23696439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090918                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498778                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19947012                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       746928                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2625213                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1296                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        375988                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       351221                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15474607                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1664                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        375988                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19967829                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          64317                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       625517                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2605661                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        57120                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15378550                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8034                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21474141                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     71513285                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     71513285                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17942535                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3531594                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3698                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1919                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           201588                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1443608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       752798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8453                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       169764                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15014191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14394225                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15153                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1841252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3764672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23696439                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607443                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328314                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17599333     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2779147     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1137243      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       637441      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       864153      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       265892      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       261592      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       140459      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11179      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23696439                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          99455     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13628     10.82%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12855     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12125047     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       196745      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1779      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1320442      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       750212      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14394225                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567225                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             125938                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008749                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52625980                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16859244                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14017375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14520163                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10786                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       277333                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11611                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        375988                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          48879                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6255                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15017908                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1443608                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       752798                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1918                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       124199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       119323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       243522                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14142528                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1298032                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       251697                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2048139                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1999438                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            750107                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557306                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14017463                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14017375                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8398572                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22565335                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552374                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372189                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10438783                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12862997                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2154951                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3593                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       212813                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23320451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551576                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372060                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17876388     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2759144     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1001987      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       498374      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       456489      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       191658      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       190207      0.82%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        90363      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       255841      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23320451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10438783                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12862997                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1907454                       # Number of memory references committed
system.switch_cpus4.commit.loads              1166269                       # Number of loads committed
system.switch_cpus4.commit.membars               1792                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1864487                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11580831                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       265613                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       255841                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38082480                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           30411915                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1680145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10438783                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12862997                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10438783                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.430991                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.430991                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411355                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411355                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        63631890                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19586154                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14307724                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3590                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2104342                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1722322                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       206650                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       864890                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          826838                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          217087                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9416                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20240465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11765951                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2104342                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1043925                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2456119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         566002                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        418272                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1239663                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       206738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23471523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21015404     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          114844      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          182798      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          245789      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          252881      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          213923      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          120007      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          176317      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1149560      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23471523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082925                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463654                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20035789                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       624956                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2451551                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2819                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        356406                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       345648                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14436724                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1519                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        356406                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20091297                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         130870                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       368475                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2399608                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       124865                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14430803                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         16765                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        54524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20138271                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     67132577                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     67132577                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17432935                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2705308                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3554                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1836                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           376980                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1352516                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       730925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8614                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       245626                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14411214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13676585                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2004                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1607635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3863028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23471523                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582688                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269821                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17628733     75.11%     75.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2447218     10.43%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1226225      5.22%     90.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       887819      3.78%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       703362      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       288658      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       182317      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        94708      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12483      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23471523                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2770     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8399     37.07%     49.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11491     50.71%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11501858     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       204060      1.49%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1714      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1240507      9.07%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       728446      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13676585                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538945                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              22660                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50849353                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16022483                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13468349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13699245                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28242                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       219665                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10230                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        356406                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         102944                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12138                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14414804                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6090                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1352516                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       730925                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1840                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       116516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       236319                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13485407                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1166559                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       191174                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1894952                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1916175                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            728393                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531411                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13468497                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13468349                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7733614                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20838686                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530739                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371118                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10162889                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12505783                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1909019                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       209029                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23115117                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541022                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.381723                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17937378     77.60%     77.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2589583     11.20%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       956563      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       457696      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       413642      1.79%     96.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       222350      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       175915      0.76%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        87742      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       274248      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23115117                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10162889                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12505783                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1853546                       # Number of memory references committed
system.switch_cpus5.commit.loads              1132851                       # Number of loads committed
system.switch_cpus5.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1803511                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11267502                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       257576                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       274248                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37255593                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29186039                       # The number of ROB writes
system.switch_cpus5.timesIdled                 308435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1905061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10162889                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12505783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10162889                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.496985                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.496985                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400483                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400483                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60696386                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18762744                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13382165                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3456                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2071635                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1694137                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       204051                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       854062                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          813919                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          212410                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9142                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20075347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11754110                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2071635                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1026329                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2461609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         593705                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        347426                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1236435                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       205438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23269612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20808003     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          134087      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          210212      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          334179      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          139010      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          155380      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          165289      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          107804      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1215648      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23269612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081636                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463187                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19895058                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       529554                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2453747                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6299                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        384953                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       339598                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14349988                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1649                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        384953                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19926151                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         168566                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       274251                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2429405                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86273                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14340207                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1565                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         24507                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        32847                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2889                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19906876                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     66700946                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     66700946                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16957662                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2949134                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3631                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           264334                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1367270                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       734603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        22011                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       166843                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14318748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13536284                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17198                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1843122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4123183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          331                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23269612                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581715                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273931                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17565362     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2286870      9.83%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1252470      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       854540      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       798679      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       229293      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       179449      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        60613      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        42336      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23269612                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3238     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10255     39.54%     52.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12441     47.97%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11338529     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       214395      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1251646      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       730074      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13536284                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533416                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              25934                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001916                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50385312                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16165659                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13314958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13562218                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        40331                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       247969                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        22882                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          876                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        384953                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         119201                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12045                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14322408                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1367270                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       734603                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1986                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       117791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       117456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       235247                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13341261                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1176804                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       195023                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1906482                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1876865                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            729678                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525731                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13315206                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13314958                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7787055                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20338345                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524695                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382876                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9961128                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12209830                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2112542                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       208088                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22884659                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533538                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386736                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17925543     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2402355     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       935690      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       504111      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       375807      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       210457      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       130628      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       116063      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       284005      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22884659                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9961128                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12209830                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1830999                       # Number of memory references committed
system.switch_cpus6.commit.loads              1119291                       # Number of loads committed
system.switch_cpus6.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1752616                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11002068                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       248086                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       284005                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36922961                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29029814                       # The number of ROB writes
system.switch_cpus6.timesIdled                 325307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2106972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9961128                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12209830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9961128                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.547561                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.547561                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392532                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392532                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60158591                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18458553                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13384217                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25376584                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2070832                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1698838                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       205511                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       856653                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          811134                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          212154                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9043                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19827814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11778449                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2070832                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1023288                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2593210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         582620                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        595751                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1223171                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23390577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20797367     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          280446      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          326190      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          178499      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          208966      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          112384      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           77380      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          198837      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1210508      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23390577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081604                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464146                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19665965                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       761008                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2572533                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19412                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        371653                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       335048                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2149                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14379847                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        11313                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        371653                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19696648                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         232551                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       442748                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2562597                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        84374                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14369958                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         21520                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19969797                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66921997                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66921997                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17031768                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2938024                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3851                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2189                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           229186                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1374821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       747401                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19060                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       164137                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14345780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13548597                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17527                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1806998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4193301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          518                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23390577                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579233                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268688                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17678490     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2300658      9.84%     85.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1234874      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       852216      3.64%     94.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       745892      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       381994      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        91819      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        59981      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        44653      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23390577                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3311     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         12996     43.83%     54.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13347     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11339594     83.70%     83.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       212024      1.56%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1253917      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       741403      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13548597                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533902                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              29654                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002189                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50534952                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16156770                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13321946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13578251                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        34205                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       245658                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        16588                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        371653                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         184287                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13578                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14349662                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1374821                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       747401                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2191                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       115113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       234307                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13346735                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1177133                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       201862                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1918302                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1866913                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            741169                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525947                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13322199                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13321946                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7921022                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20748844                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524970                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381757                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10003651                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12273231                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2076554                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       206582                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23018923                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533180                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.352079                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18005318     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2324716     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       975604      4.24%     92.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       583092      2.53%     95.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       406514      1.77%     96.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       261420      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       136906      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       109385      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       215968      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23018923                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10003651                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12273231                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1859976                       # Number of memory references committed
system.switch_cpus7.commit.loads              1129163                       # Number of loads committed
system.switch_cpus7.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1756457                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11064919                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       249712                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       215968                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37152675                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29071242                       # The number of ROB writes
system.switch_cpus7.timesIdled                 306535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1986007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10003651                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12273231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10003651                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.536732                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.536732                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394208                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394208                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60214837                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18489736                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13418727                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3338                       # number of misc regfile writes
system.l2.replacements                          11669                       # number of replacements
system.l2.tagsinuse                      32764.081880                       # Cycle average of tags in use
system.l2.total_refs                          1600103                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44435                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.009970                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           379.808470                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.106666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    712.718387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     21.217634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    736.573115                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.995644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1082.631786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     29.807818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    394.132939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.986988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    389.248598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.241921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    480.943138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     25.889416                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1079.542880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     27.780941                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    692.684585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3510.011639                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4430.794880                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3972.466131                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2153.552265                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2230.028750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2762.238488                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4010.857598                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3525.821204                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011591                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000648                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.022478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033039                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012028                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.011879                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000953                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.014677                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.032945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000848                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.021139                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.107117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.135217                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.121230                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.065721                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.068055                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.084297                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.122402                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.107600                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999880                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4235                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4072                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5071                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2942                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2950                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3107                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4249                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31711                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10754                       # number of Writeback hits
system.l2.Writeback_hits::total                 10754                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   116                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5086                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2959                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2965                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3125                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5089                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4264                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31827                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4250                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4078                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5086                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2959                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2965                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3125                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5089                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4264                       # number of overall hits
system.l2.overall_hits::total                   31827                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1449                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1496                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2198                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          830                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          816                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1011                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1407                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11665                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1451                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2198                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          830                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          816                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1011                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1409                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11669                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1451                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1496                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2198                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          830                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          816                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1011                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2186                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1409                       # number of overall misses
system.l2.overall_misses::total                 11669                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4941868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    217748526                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4151418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    224570223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5260136                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    331966860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4962319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    126720030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5071745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    123538526                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5800254                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    152132572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5373129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    328660442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5224120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    212273507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1758395675                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       272734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       300954                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        573688                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4941868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    218021260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4151418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    224570223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5260136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    331966860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4962319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    126720030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5071745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    123538526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5800254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    152132572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5373129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    328660442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5224120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    212574461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1758969363                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4941868                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    218021260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4151418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    224570223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5260136                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    331966860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4962319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    126720030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5071745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    123538526                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5800254                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    152132572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5373129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    328660442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5224120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    212574461                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1758969363                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3766                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         7260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43376                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10754                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10754                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               120                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3789                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         7275                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43496                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3789                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         7275                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43496                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.254926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.268678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.302380                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.220042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.216676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.245508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.301102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.268928                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033333                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.254517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.268389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.301757                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.219055                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.215816                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.244439                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.300481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.248369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268278                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.254517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.268389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.301757                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.219055                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.215816                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.244439                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.300481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.248369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268278                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149753.575758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150275.035197                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148264.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150113.785428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150289.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151031.328480                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150373.303030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152674.734940                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149168.970588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151395.252451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152638.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150477.321464                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149253.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150347.869167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149260.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150869.585643                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150741.163738                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       136367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       150477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       143422                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149753.575758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150255.864921                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148264.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150113.785428                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150289.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151031.328480                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150373.303030                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152674.734940                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149168.970588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151395.252451                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152638.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150477.321464                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149253.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150347.869167                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149260.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150869.028389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150738.654812                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149753.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150255.864921                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148264.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150113.785428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150289.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151031.328480                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150373.303030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152674.734940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149168.970588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151395.252451                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152638.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150477.321464                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149253.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150347.869167                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149260.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150869.028389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150738.654812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4359                       # number of writebacks
system.l2.writebacks::total                      4359                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1496                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          830                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1011                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11665                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3020474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    133323603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2519993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    137400294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3225626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    203924618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3039561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     78388624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3093080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     76015245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3583953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     93244688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3276468                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    201327280                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3185210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    130306558                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1078875275                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       155884                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       184396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       340280                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3020474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    133479487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2519993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    137400294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3225626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    203924618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3039561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     78388624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3093080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     76015245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3583953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     93244688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3276468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    201327280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3185210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    130490954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1079215555                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3020474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    133479487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2519993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    137400294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3225626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    203924618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3039561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     78388624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3093080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     76015245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3583953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     93244688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3276468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    201327280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3185210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    130490954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1079215555                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.254926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.268678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.302380                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.220042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.216676                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.245508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.301102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.268928                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.254517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.268389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.301757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.219055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.215816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.244439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.300481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.248369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.254517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.268389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.301757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.219055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.215816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.244439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.300481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.248369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268278                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91529.515152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92010.768116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89999.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91845.116310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92160.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92777.351228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92107.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94444.125301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90972.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93155.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94314.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92230.156281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst        91013                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92098.481244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        91006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92613.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92488.236177                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        77942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        92198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        85070                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91529.515152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91991.376292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89999.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91845.116310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92160.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92777.351228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92107.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94444.125301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90972.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93155.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94314.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92230.156281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst        91013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92098.481244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        91006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92612.458481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92485.693290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91529.515152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91991.376292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89999.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91845.116310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92160.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92777.351228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92107.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94444.125301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90972.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93155.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94314.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92230.156281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst        91013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92098.481244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        91006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92612.458481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92485.693290                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               510.627663                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230720                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940369.612403                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    28.627663                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.045878                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.818314                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222628                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222628                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222628                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222628                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222628                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222628                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6535907                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6535907                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6535907                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6535907                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6535907                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6535907                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222669                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159412.365854                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159412.365854                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159412.365854                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159412.365854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159412.365854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159412.365854                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5382930                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5382930                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5382930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5382930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5382930                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5382930                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158321.470588                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158321.470588                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158321.470588                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158321.470588                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158321.470588                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158321.470588                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5701                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373444                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5957                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26586.107772                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.276738                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.723262                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.879987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.120013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859288                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859288                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726497                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726497                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1730                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1585785                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1585785                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1585785                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1585785                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19508                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          457                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19965                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19965                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19965                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19965                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2253981215                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2253981215                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     55197354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     55197354                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2309178569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2309178569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2309178569                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2309178569                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1605750                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1605750                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1605750                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1605750                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022199                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022199                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000629                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000629                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012433                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012433                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012433                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115541.378665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115541.378665                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 120781.956236                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 120781.956236                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115661.335788                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115661.335788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115661.335788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115661.335788                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2264                       # number of writebacks
system.cpu0.dcache.writebacks::total             2264                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13824                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          440                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          440                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14264                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5684                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5701                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5701                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    512475033                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    512475033                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1276551                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1276551                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    513751584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    513751584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    513751584                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    513751584                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003550                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003550                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003550                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003550                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90160.983990                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90160.983990                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75091.235294                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75091.235294                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90116.047009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90116.047009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90116.047009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90116.047009                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               548.676168                       # Cycle average of tags in use
system.cpu1.icache.total_refs               919935668                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1654560.553957                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    22.345226                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.330942                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.035810                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843479                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.879289                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1238485                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1238485                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1238485                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1238485                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1238485                       # number of overall hits
system.cpu1.icache.overall_hits::total        1238485                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5263874                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5263874                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5263874                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5263874                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5263874                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5263874                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1238520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1238520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1238520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1238520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1238520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1238520                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150396.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150396.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150396.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150396.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150396.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150396.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4506908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4506908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4506908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4506908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4506908                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4506908                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155410.620690                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155410.620690                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155410.620690                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155410.620690                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155410.620690                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155410.620690                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5574                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205255681                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5830                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35206.806346                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   193.134872                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    62.865128                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.754433                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.245567                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1847843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1847843                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       336707                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        336707                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          789                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          789                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2184550                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2184550                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2184550                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2184550                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18874                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18904                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18904                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18904                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1886861232                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1886861232                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2534196                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2534196                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1889395428                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1889395428                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1889395428                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1889395428                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1866717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1866717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       336737                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       336737                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2203454                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2203454                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2203454                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2203454                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010111                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000089                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008579                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008579                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008579                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008579                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99971.454488                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99971.454488                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84473.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84473.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99946.859289                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99946.859289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99946.859289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99946.859289                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          726                       # number of writebacks
system.cpu1.dcache.writebacks::total              726                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13306                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13306                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13330                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13330                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13330                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13330                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5568                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5574                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5574                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5574                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5574                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    508144704                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    508144704                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    508529304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    508529304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    508529304                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    508529304                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91261.620690                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91261.620690                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91232.383208                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91232.383208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91232.383208                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91232.383208                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.818677                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005694684                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1911967.079848                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.818677                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.044581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.829838                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1236639                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1236639                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1236639                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1236639                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1236639                       # number of overall hits
system.cpu2.icache.overall_hits::total        1236639                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7132918                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7132918                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7132918                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7132918                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7132918                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7132918                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1236686                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1236686                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1236686                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1236686                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1236686                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1236686                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151764.212766                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151764.212766                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151764.212766                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151764.212766                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151764.212766                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151764.212766                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5667659                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5667659                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5667659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5667659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5667659                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5667659                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157434.972222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157434.972222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157434.972222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157434.972222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157434.972222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157434.972222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7284                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167227302                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7540                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22178.687268                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.546933                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.453067                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888855                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111145                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       855837                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         855837                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       707854                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        707854                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1895                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1895                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1651                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1563691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1563691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1563691                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1563691                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18639                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18639                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           82                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           82                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18721                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18721                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18721                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18721                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2041804360                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2041804360                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6703551                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6703551                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2048507911                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2048507911                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2048507911                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2048507911                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       874476                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       874476                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       707936                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       707936                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1582412                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1582412                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1582412                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1582412                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021314                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011831                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011831                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011831                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011831                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109544.737379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109544.737379                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81750.621951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81750.621951                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109422.996154                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109422.996154                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109422.996154                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109422.996154                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1397                       # number of writebacks
system.cpu2.dcache.writebacks::total             1397                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11370                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11370                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           67                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        11437                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        11437                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        11437                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        11437                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7269                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7269                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7284                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7284                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7284                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7284                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    688709953                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    688709953                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    689671453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    689671453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    689671453                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    689671453                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008312                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008312                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004603                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004603                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004603                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004603                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94746.175953                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94746.175953                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94683.066035                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94683.066035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94683.066035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94683.066035                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               486.735691                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1003036498                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2047013.261224                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.735691                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050858                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.780025                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1247540                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1247540                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1247540                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1247540                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1247540                       # number of overall hits
system.cpu3.icache.overall_hits::total        1247540                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7061829                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7061829                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7061829                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7061829                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7061829                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7061829                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1247584                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1247584                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1247584                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1247584                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1247584                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1247584                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160496.113636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160496.113636                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160496.113636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160496.113636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160496.113636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160496.113636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5616926                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5616926                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5616926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5616926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5616926                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5616926                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 160483.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 160483.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 160483.600000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 160483.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 160483.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 160483.600000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3789                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148771418                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4045                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36779.089740                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   219.876900                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    36.123100                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.858894                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.141106                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       993887                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         993887                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       736868                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        736868                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1793                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1793                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1730755                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1730755                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1730755                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1730755                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9663                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9663                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           80                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9743                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9743                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    937115021                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    937115021                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6584890                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6584890                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    943699911                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    943699911                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    943699911                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    943699911                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1003550                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1003550                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       736948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       736948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1740498                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1740498                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1740498                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1740498                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009629                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009629                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000109                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000109                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005598                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005598                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005598                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005598                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 96979.718617                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96979.718617                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82311.125000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82311.125000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96859.274453                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96859.274453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96859.274453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96859.274453                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          878                       # number of writebacks
system.cpu3.dcache.writebacks::total              878                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5891                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5891                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           63                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5954                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5954                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5954                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5954                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3772                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3789                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3789                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    328569072                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    328569072                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1220800                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1220800                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    329789872                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    329789872                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    329789872                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    329789872                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87107.389183                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87107.389183                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71811.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71811.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87038.762734                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87038.762734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87038.762734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87038.762734                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               486.983599                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003036577                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2042844.352342                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.983599                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.780422                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1247619                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1247619                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1247619                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1247619                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1247619                       # number of overall hits
system.cpu4.icache.overall_hits::total        1247619                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7040457                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7040457                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7040457                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7040457                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7040457                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7040457                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1247665                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1247665                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1247665                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1247665                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1247665                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1247665                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153053.413043                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153053.413043                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153053.413043                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153053.413043                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153053.413043                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153053.413043                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5662451                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5662451                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5662451                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5662451                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5662451                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5662451                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157290.305556                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157290.305556                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3781                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148772228                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4037                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36852.174387                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.858274                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.141726                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.858821                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.141179                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       994106                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         994106                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       737484                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        737484                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1885                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1885                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1795                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1795                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1731590                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1731590                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1731590                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1731590                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9653                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9653                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           73                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9726                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9726                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9726                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9726                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    932316249                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    932316249                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5718944                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5718944                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    938035193                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    938035193                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    938035193                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    938035193                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1003759                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1003759                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       737557                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       737557                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1795                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1795                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1741316                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1741316                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1741316                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1741316                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009617                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009617                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005585                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005585                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005585                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005585                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 96583.056977                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96583.056977                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78341.698630                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78341.698630                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 96446.143636                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96446.143636                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 96446.143636                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96446.143636                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        19318                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets        19318                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu4.dcache.writebacks::total              872                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5887                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5887                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           58                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5945                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5945                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5945                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5945                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3766                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3766                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3781                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3781                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3781                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3781                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    325974215                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    325974215                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1056346                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1056346                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    327030561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    327030561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    327030561                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    327030561                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002171                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002171                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 86557.146840                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 86557.146840                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70423.066667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70423.066667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 86493.139646                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 86493.139646                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 86493.139646                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 86493.139646                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               508.594433                       # Cycle average of tags in use
system.cpu5.icache.total_refs               999935449                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1941622.231068                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.594433                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053837                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.815055                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1239614                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1239614                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1239614                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1239614                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1239614                       # number of overall hits
system.cpu5.icache.overall_hits::total        1239614                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7551102                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7551102                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7551102                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7551102                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7551102                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7551102                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1239663                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1239663                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1239663                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1239663                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1239663                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1239663                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154104.122449                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154104.122449                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154104.122449                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154104.122449                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154104.122449                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154104.122449                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6320430                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6320430                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6320430                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6320430                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6320430                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6320430                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158010.750000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158010.750000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158010.750000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158010.750000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158010.750000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158010.750000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4136                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               152469487                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4392                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34715.274818                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   223.241215                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    32.758785                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.872036                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.127964                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       853048                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         853048                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       717274                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        717274                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1811                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1728                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1570322                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1570322                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1570322                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1570322                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        13178                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        13178                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          105                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13283                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13283                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13283                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13283                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1442525447                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1442525447                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8750403                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8750403                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1451275850                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1451275850                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1451275850                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1451275850                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       866226                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       866226                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       717379                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       717379                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1583605                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1583605                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1583605                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1583605                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015213                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015213                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000146                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000146                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008388                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008388                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008388                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008388                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109464.671953                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109464.671953                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83337.171429                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83337.171429                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109258.138222                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109258.138222                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109258.138222                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109258.138222                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu5.dcache.writebacks::total              872                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         9060                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         9060                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         9147                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         9147                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         9147                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         9147                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4118                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4118                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4136                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4136                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4136                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4136                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    366007939                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    366007939                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1169872                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1169872                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    367177811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    367177811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    367177811                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    367177811                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002612                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002612                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002612                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002612                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88880.024041                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88880.024041                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64992.888889                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64992.888889                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88776.066489                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88776.066489                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88776.066489                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88776.066489                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.902466                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1005694435                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1908338.586338                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.902466                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.043113                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828369                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1236390                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1236390                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1236390                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1236390                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1236390                       # number of overall hits
system.cpu6.icache.overall_hits::total        1236390                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6919451                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6919451                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6919451                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6919451                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6919451                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6919451                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1236435                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1236435                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1236435                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1236435                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1236435                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1236435                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153765.577778                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153765.577778                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153765.577778                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153765.577778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153765.577778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153765.577778                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5795913                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5795913                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5795913                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5795913                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5795913                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5795913                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156646.297297                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156646.297297                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156646.297297                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156646.297297                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156646.297297                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156646.297297                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7274                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               167228597                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              22208.313015                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.563771                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.436229                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888921                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111079                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       856655                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         856655                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       708285                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        708285                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1941                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1941                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1651                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1564940                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1564940                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1564940                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1564940                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18599                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18599                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           87                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18686                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18686                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18686                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18686                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2033855251                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2033855251                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7247009                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7247009                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2041102260                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2041102260                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2041102260                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2041102260                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       875254                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       875254                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       708372                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       708372                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1583626                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1583626                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1583626                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1583626                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021250                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021250                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000123                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011800                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011800                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011800                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011800                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109352.935695                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109352.935695                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83298.954023                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83298.954023                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109231.631168                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109231.631168                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109231.631168                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109231.631168                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1442                       # number of writebacks
system.cpu6.dcache.writebacks::total             1442                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        11339                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        11339                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           72                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        11411                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        11411                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        11411                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        11411                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         7260                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         7260                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7275                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7275                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7275                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7275                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    685916668                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    685916668                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       974779                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       974779                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    686891447                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    686891447                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    686891447                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    686891447                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004594                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004594                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94478.879890                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94478.879890                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64985.266667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64985.266667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94418.068316                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94418.068316                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94418.068316                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94418.068316                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.485267                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001231219                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1932878.801158                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.485267                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.047252                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.819688                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1223127                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1223127                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1223127                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1223127                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1223127                       # number of overall hits
system.cpu7.icache.overall_hits::total        1223127                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           44                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           44                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           44                       # number of overall misses
system.cpu7.icache.overall_misses::total           44                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7021138                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7021138                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7021138                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7021138                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7021138                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7021138                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1223171                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1223171                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1223171                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1223171                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1223171                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1223171                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159571.318182                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159571.318182                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159571.318182                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159571.318182                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159571.318182                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159571.318182                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5721668                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5721668                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5721668                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5721668                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5721668                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5721668                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158935.222222                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158935.222222                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158935.222222                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158935.222222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158935.222222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158935.222222                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5673                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               158373709                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5929                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26711.706696                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   225.287803                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    30.712197                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.880030                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.119970                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       859258                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         859258                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       726760                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        726760                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1762                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1669                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1586018                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1586018                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1586018                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1586018                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        19389                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        19389                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          462                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        19851                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         19851                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        19851                       # number of overall misses
system.cpu7.dcache.overall_misses::total        19851                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2233345945                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2233345945                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     53598158                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     53598158                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2286944103                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2286944103                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2286944103                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2286944103                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       878647                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       878647                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       727222                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       727222                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1605869                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1605869                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1605869                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1605869                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022067                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022067                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000635                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000635                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012362                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012362                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012362                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012362                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 115186.236784                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 115186.236784                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 116013.329004                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 116013.329004                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 115205.486021                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 115205.486021                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 115205.486021                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 115205.486021                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2303                       # number of writebacks
system.cpu7.dcache.writebacks::total             2303                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13733                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13733                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          445                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        14178                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14178                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        14178                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14178                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5656                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5656                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5673                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5673                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5673                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5673                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    507680230                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    507680230                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1320295                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1320295                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    509000525                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    509000525                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    509000525                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    509000525                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003533                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003533                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003533                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003533                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89759.588048                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89759.588048                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 77664.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 77664.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89723.343028                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89723.343028                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89723.343028                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89723.343028                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
