Warning: Can't read link_library file 'dft_jtag.sldb'. (UID-3)
Warning: Can't read link_library file 'dft_lbist.sldb'. (UID-3)
Warning: Can't read link_library file 'dft_mbist.sldb'. (UID-3)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : newMAC_v1
Version: T-2022.03-SP5
Date   : Fri Jan 16 18:22:36 2026
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:         10.08
  Critical Path Slack:          12.65
  Critical Path Clk Period:     25.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:        173
  Leaf Cell Count:                582
  Buf/Inv Cell Count:              60
  Buf Cell Count:                   1
  Inv Cell Count:                  59
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       436
  Sequential Cell Count:          146
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1169.280015
  Noncombinational Area:  1143.360011
  Buf/Inv Area:             65.160003
  Total Buffer Area:             1.44
  Total Inverter Area:          63.72
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2312.640026
  Design Area:            2312.640026


  Design Rules
  -----------------------------------
  Total Number of Nets:           644
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: inlsrv3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  1.20
  Mapping Optimization:                6.76
  -----------------------------------------
  Overall Compile Time:               22.70
  Overall Compile Wall Clock Time:    17.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
