Warning: Design 'cv32e40p_core' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : cv32e40p_core
Version: O-2018.06-SP5-5
Date   : Sat Feb 15 14:49:12 2025
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /home/dkits/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/db/NLDM/NangateOpenCellLibrary_typical.db)

Number of ports:                         9365
Number of nets:                         22365
Number of cells:                        15489
Number of combinational cells:          12784
Number of sequential cells:              2328
Number of macros/black boxes:               0
Number of buf/inv:                       1738
Number of references:                       9

Combinational area:              16748.424233
Buf/Inv area:                      966.910006
Noncombinational area:            9499.924310
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 26248.348543
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40p_core                     26248.3485    100.0     19.4180     0.0000  0.0000  cv32e40p_core
cs_registers_i                     4966.7521     18.9   1860.9360  2516.3601  0.0000  cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1
cs_registers_i/add_x_360            167.0480      0.6    167.0480     0.0000  0.0000  cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2
cs_registers_i/add_x_361            167.0480      0.6    167.0480     0.0000  0.0000  cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1
cs_registers_i/add_x_362            167.0480      0.6    167.0480     0.0000  0.0000  cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0
cs_registers_i/clk_gate_dcsr_q_reg[cause]_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_15
cs_registers_i/clk_gate_dcsr_q_reg[step]
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_16
cs_registers_i/clk_gate_depc_q_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_17
cs_registers_i/clk_gate_dscratch0_q_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_14
cs_registers_i/clk_gate_dscratch1_q_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_13
cs_registers_i/clk_gate_gen_trigger_regs.tmatch_control_exec_q_reg
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_10
cs_registers_i/clk_gate_gen_trigger_regs.tmatch_value_q_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_9
cs_registers_i/clk_gate_mcountinhibit_q_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_1
cs_registers_i/clk_gate_mepc_q_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_0
cs_registers_i/clk_gate_mhpmcounter_q_reg[0]_1
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_7
cs_registers_i/clk_gate_mhpmcounter_q_reg[0]_2
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_8
cs_registers_i/clk_gate_mhpmcounter_q_reg[2]_1
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_5
cs_registers_i/clk_gate_mhpmcounter_q_reg[2]_2
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_6
cs_registers_i/clk_gate_mhpmcounter_q_reg[3]_1
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_3
cs_registers_i/clk_gate_mhpmcounter_q_reg[3]_2
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_4
cs_registers_i/clk_gate_mhpmevent_q_reg[3]_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_2
cs_registers_i/clk_gate_mie_q_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_11
cs_registers_i/clk_gate_mscratch_q_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_cs_registers_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1_12
ex_stage_i                         7461.0341     28.4     98.4200    32.4520  0.0000  cv32e40p_ex_stage_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   3615.4720     13.8   1921.0520     0.0000  0.0000  cv32e40p_alu
ex_stage_i/alu_i/add_x_10             0.0000      0.0      0.0000     0.0000  0.0000  cv32e40p_alu_DW01_add_0
ex_stage_i/alu_i/add_x_8            137.7880      0.5    137.7880     0.0000  0.0000  cv32e40p_alu_DW01_add_1
ex_stage_i/alu_i/alu_div_i         1373.8900      5.2    392.6160   570.3040  0.0000  cv32e40p_alu_div
ex_stage_i/alu_i/alu_div_i/DP_OP_19_137_2273
                                    186.2000      0.7    186.2000     0.0000  0.0000  cv32e40p_alu_div_DP_OP_19_137_2273_0
ex_stage_i/alu_i/alu_div_i/clk_gate_AReg_DP_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_alu_div_3
ex_stage_i/alu_i/alu_div_i/clk_gate_Cnt_DP_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_alu_div_1
ex_stage_i/alu_i/alu_div_i/clk_gate_CompInv_SP_reg
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_alu_div_0
ex_stage_i/alu_i/alu_div_i/clk_gate_ResReg_DP_reg
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_alu_div_2
ex_stage_i/alu_i/alu_div_i/gt_x_54
                                    107.4640      0.4    107.4640     0.0000  0.0000  cv32e40p_alu_div_DW_cmp_0
ex_stage_i/alu_i/alu_div_i/sub_x_51
                                     97.8880      0.4     97.8880     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_0
ex_stage_i/alu_i/ff_one_i            58.7860      0.2     58.7860     0.0000  0.0000  cv32e40p_ff_one
ex_stage_i/alu_i/popcnt_i           123.9560      0.5      0.0000     0.0000  0.0000  cv32e40p_popcnt
ex_stage_i/alu_i/popcnt_i/DP_OP_94_125_7206
                                    123.9560      0.5    123.9560     0.0000  0.0000  cv32e40p_popcnt_DP_OP_94_125_7206_0
ex_stage_i/clk_gate_regfile_waddr_lsu_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_ex_stage_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/mult_i                  3709.6360     14.1    248.7100    21.2800  0.0000  cv32e40p_mult
ex_stage_i/mult_i/DP_OP_105_127_3039
                                   2189.7120      8.3   2189.7120     0.0000  0.0000  cv32e40p_mult_DP_OP_105_127_3039_0
ex_stage_i/mult_i/DP_OP_97_123_4453
                                   1245.1460      4.7   1245.1460     0.0000  0.0000  cv32e40p_mult_DP_OP_97_123_4453_0
ex_stage_i/mult_i/DP_OP_98_124_2021
                                      0.0000      0.0      0.0000     0.0000  0.0000  cv32e40p_mult_DP_OP_98_124_2021_0
ex_stage_i/mult_i/clk_gate_mulh_carry_q_reg
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_mult
id_stage_i                        10247.6503     39.0    952.8120  1270.4160  0.0000  cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1
id_stage_i/DP_OP_129_133_1488       133.5320      0.5    133.5320     0.0000  0.0000  cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DP_OP_129_133_1488_0
id_stage_i/clk_gate_alu_en_ex_o_reg
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_0
id_stage_i/clk_gate_alu_operand_a_ex_o_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_12
id_stage_i/clk_gate_alu_operand_b_ex_o_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_11
id_stage_i/clk_gate_alu_operator_ex_o_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_13
id_stage_i/clk_gate_bmask_a_ex_o_reg
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_10
id_stage_i/clk_gate_data_reg_offset_ex_o_reg
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_2
id_stage_i/clk_gate_mult_operand_c_ex_o_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_7
id_stage_i/clk_gate_mult_operator_ex_o_reg_0
                                      6.1180      0.0      3.4580     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_8
id_stage_i/clk_gate_regfile_alu_waddr_ex_o_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_3
id_stage_i/clk_gate_regfile_waddr_ex_o_reg_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_4
id_stage_i/controller_i             413.3640      1.6    338.8840    74.4800  0.0000  cv32e40p_controller_PULP_CLUSTER0_PULP_XPULP0
id_stage_i/decoder_i                329.3080      1.3    329.3080     0.0000  0.0000  cv32e40p_decoder_PULP_XPULP0_PULP_CLUSTER0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1
id_stage_i/int_controller_i         303.5060      1.2    133.2660   170.2400  0.0000  cv32e40p_int_controller_PULP_SECURE0
id_stage_i/register_file_i         6794.4382     25.9   3616.2701  3178.1681  0.0000  cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_PULP_ZFINX0
if_stage_i                         2650.4241     10.1    339.4160   351.6520  0.0000  cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0
if_stage_i/add_x_7                   76.6080      0.3     76.6080     0.0000  0.0000  cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0_DW01_add_0
if_stage_i/aligner_i                551.9500      2.1    197.9040   266.0000  0.0000  cv32e40p_aligner
if_stage_i/aligner_i/DP_OP_75_130_353
                                     82.9920      0.3     82.9920     0.0000  0.0000  cv32e40p_aligner_DP_OP_75_130_353_0
if_stage_i/aligner_i/clk_gate_hwlp_update_pc_q_reg
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_aligner_0
if_stage_i/clk_gate_is_compressed_id_o_reg
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0
if_stage_i/compressed_decoder_i     212.2680      0.8    212.2680     0.0000  0.0000  cv32e40p_compressed_decoder_FPU0
if_stage_i/prefetch_buffer_i       1113.4760      4.2     59.5840     0.0000  0.0000  cv32e40p_prefetch_buffer_PULP_OBI0_PULP_XPULP0
if_stage_i/prefetch_buffer_i/fifo_i
                                    434.9100      1.7     62.7760   362.2920  0.0000  cv32e40p_fifo_0_32_2
if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_mem_q_reg[0]_0
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_fifo_0_32_2_1
if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_mem_q_reg[1]_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_fifo_0_32_2_0
if_stage_i/prefetch_buffer_i/instruction_obi_i
                                    230.3560      0.9     60.3820   164.9200  0.0000  cv32e40p_obi_interface_TRANS_STABLE0
if_stage_i/prefetch_buffer_i/instruction_obi_i/clk_gate_gen_no_trans_stable.obi_addr_q_reg
                                      5.0540      0.0      2.3940     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_obi_interface_TRANS_STABLE0
if_stage_i/prefetch_buffer_i/prefetch_controller_i
                                    388.6260      1.5    121.0300   186.2000  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2
if_stage_i/prefetch_buffer_i/prefetch_controller_i/add_x_1
                                     76.6080      0.3     76.6080     0.0000  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2_DW01_add_0
if_stage_i/prefetch_buffer_i/prefetch_controller_i/clk_gate_trans_addr_q_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2
load_store_unit_i                   885.7800      3.4    496.0900   212.8000  0.0000  cv32e40p_load_store_unit_PULP_OBI0
load_store_unit_i/DP_OP_63_122_5596
                                    167.3140      0.6    167.3140     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DP_OP_63_122_5596_0
load_store_unit_i/clk_gate_data_we_q_reg
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_load_store_unit_PULP_OBI0_0
load_store_unit_i/clk_gate_rdata_q_reg_0
                                      4.7880      0.0      2.1280     2.6600  0.0000  SNPS_CLOCK_GATE_HIGH_cv32e40p_load_store_unit_PULP_OBI0_1
load_store_unit_i/data_obi_i          0.0000      0.0      0.0000     0.0000  0.0000  cv32e40p_obi_interface_TRANS_STABLE1
sleep_unit_i                         17.2900      0.1      6.6500    10.6400  0.0000  cv32e40p_sleep_unit_PULP_CLUSTER0
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  16748.4242  9499.9243  0.0000

1
