<html><body><samp><pre>
<!@TC:1708207379>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project

# Written on Sat Feb 17 17:02:59 2024

##### DESIGN INFO #######################################################

Top View:                "sdram_fpga_hex_oled"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



<a name=clockRelationships38></a>Clock Relationships</a>
*******************

Starting                                           Ending                                             |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                             System                                             |     1000.000         |     No paths         |     No paths         |     No paths                         
clk_25M_100M_7M5_12M_60M|CLKOP_inferred_clock      clk_25M_100M_7M5_12M_60M|CLKOP_inferred_clock      |     3.048            |     No paths         |     No paths         |     No paths                         
clk_25M_100M_7M5_12M_60M|CLKOP_inferred_clock      clk_25M_100M_7M5_12M_60M|CLKOS2_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
clk_25M_100M_7M5_12M_60M|CLKOS2_inferred_clock     clk_25M_100M_7M5_12M_60M|CLKOS2_inferred_clock     |     2.746            |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK39></a>Unconstrained Start/End Points</a>
******************************

p:btn[0]
p:btn[1]
p:btn[2]
p:btn[3]
p:btn[4]
p:btn[5]
p:btn[6]
p:clk_25mhz
p:ftdi_ndsr
p:ftdi_ndtr
p:ftdi_nrts
p:ftdi_rxd
p:ftdi_txd
p:ftdi_txden
p:gn[0]
p:gn[1]
p:gn[2]
p:gn[3]
p:gn[4]
p:gn[5]
p:gn[6]
p:gn[7]
p:gn[8]
p:gn[9]
p:gn[10]
p:gn[11]
p:gn[12]
p:gn[13]
p:gn[14]
p:gn[15]
p:gn[16]
p:gn[17]
p:gn[18]
p:gn[19]
p:gn[20]
p:gn[21]
p:gn[22]
p:gn[23]
p:gn[24]
p:gn[25]
p:gn[26]
p:gn[27]
p:gp[0]
p:gp[1]
p:gp[2]
p:gp[3]
p:gp[4]
p:gp[5]
p:gp[6]
p:gp[7]
p:gp[8]
p:gp[9]
p:gp[10]
p:gp[11]
p:gp[12]
p:gp[13]
p:gp[14]
p:gp[15]
p:gp[16]
p:gp[17]
p:gp[18]
p:gp[19]
p:gp[20]
p:gp[21]
p:gp[22]
p:gp[23]
p:gp[24]
p:gp[25]
p:gp[26]
p:gp[27]
p:led[0]
p:led[1]
p:led[2]
p:led[3]
p:led[4]
p:led[5]
p:led[6]
p:led[7]
p:oled_clk
p:oled_csn
p:oled_dc
p:oled_mosi
p:oled_resn
p:sd_cdn
p:sd_clk
p:sd_cmd_di
p:sd_dat0_do
p:sd_dat1_irq
p:sd_dat2
p:sd_dat3_csn
p:sd_wp
p:sdram_a[0]
p:sdram_a[1]
p:sdram_a[2]
p:sdram_a[3]
p:sdram_a[4]
p:sdram_a[5]
p:sdram_a[6]
p:sdram_a[7]
p:sdram_a[8]
p:sdram_a[9]
p:sdram_a[10]
p:sdram_a[11]
p:sdram_a[12]
p:sdram_ba[0]
p:sdram_ba[1]
p:sdram_casn
p:sdram_cke
p:sdram_csn
p:sdram_d[0] (bidir end point)
p:sdram_d[0] (bidir start point)
p:sdram_d[1] (bidir end point)
p:sdram_d[1] (bidir start point)
p:sdram_d[2] (bidir end point)
p:sdram_d[2] (bidir start point)
p:sdram_d[3] (bidir end point)
p:sdram_d[3] (bidir start point)
p:sdram_d[4] (bidir end point)
p:sdram_d[4] (bidir start point)
p:sdram_d[5] (bidir end point)
p:sdram_d[5] (bidir start point)
p:sdram_d[6] (bidir end point)
p:sdram_d[6] (bidir start point)
p:sdram_d[7] (bidir end point)
p:sdram_d[7] (bidir start point)
p:sdram_d[8] (bidir end point)
p:sdram_d[8] (bidir start point)
p:sdram_d[9] (bidir end point)
p:sdram_d[9] (bidir start point)
p:sdram_d[10] (bidir end point)
p:sdram_d[10] (bidir start point)
p:sdram_d[11] (bidir end point)
p:sdram_d[11] (bidir start point)
p:sdram_d[12] (bidir end point)
p:sdram_d[12] (bidir start point)
p:sdram_d[13] (bidir end point)
p:sdram_d[13] (bidir start point)
p:sdram_d[14] (bidir end point)
p:sdram_d[14] (bidir start point)
p:sdram_d[15] (bidir end point)
p:sdram_d[15] (bidir start point)
p:sdram_dqm[0]
p:sdram_dqm[1]
p:sdram_rasn
p:sdram_wen
p:shutdown
p:sw[1]
p:sw[2]
p:sw[3]
p:sw[4]
p:usb_fpga_dn
p:usb_fpga_dp
p:wifi_en
p:wifi_gpio0
p:wifi_gpio2
p:wifi_gpio15
p:wifi_gpio16
p:wifi_rxd
p:wifi_txd


<a name=InapplicableconstraintsCCK40></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK41></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK42></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK43></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
