

================================================================
== Vitis HLS Report for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI'
================================================================
* Date:           Thu May 29 09:37:00 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|     60|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_42_p2  |         +|   0|  0|  31|          24|          24|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  33|          25|          25|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   29|         58|
    |ap_return_1  |   9|          2|   24|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   54|        108|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  29|   0|   32|          3|
    |ap_return_1_preg  |  24|   0|   24|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  55|   0|   58|          3|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|ap_return_1  |  out|   24|  ap_ctrl_hs|  DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI|  return value|
|numReps      |   in|   29|     ap_none|                                                                           numReps|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 2 [1/1] (3.63ns)   --->   "%numReps_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %numReps" [../convlayer.h:121->../top.cpp:138]   --->   Operation 2 'read' 'numReps_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %numReps_read, i3 0" [../convlayer.h:121->../top.cpp:138]   --->   Operation 3 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i29 %numReps_read" [../convlayer.h:121->../top.cpp:138]   --->   Operation 4 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %trunc_ln121, i3 0" [../convlayer.h:121->../top.cpp:138]   --->   Operation 5 'bitconcatenate' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = trunc i29 %numReps_read" [../convlayer.h:121->../top.cpp:138]   --->   Operation 6 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.31ns)   --->   "%add_ln121 = add i24 %trunc_ln_i, i24 %empty" [../convlayer.h:121->../top.cpp:138]   --->   Operation 7 'add' 'add_ln121' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i56 <undef>, i32 %tmp" [../convlayer.h:121->../top.cpp:138]   --->   Operation 8 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i56 %mrv_i, i24 %add_ln121" [../convlayer.h:121->../top.cpp:138]   --->   Operation 9 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln121 = ret i56 %mrv_1_i" [../convlayer.h:121->../top.cpp:138]   --->   Operation 10 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read (read          ) [ 00]
tmp          (bitconcatenate) [ 00]
trunc_ln121  (trunc         ) [ 00]
trunc_ln_i   (bitconcatenate) [ 00]
empty        (trunc         ) [ 00]
add_ln121    (add           ) [ 00]
mrv_i        (insertvalue   ) [ 00]
mrv_1_i      (insertvalue   ) [ 00]
ret_ln121    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numReps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i21.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="numReps_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="29" slack="0"/>
<pin id="14" dir="0" index="1" bw="29" slack="0"/>
<pin id="15" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="tmp_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="29" slack="0"/>
<pin id="21" dir="0" index="2" bw="1" slack="0"/>
<pin id="22" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="trunc_ln121_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="29" slack="0"/>
<pin id="28" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="trunc_ln_i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="24" slack="0"/>
<pin id="32" dir="0" index="1" bw="21" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln_i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="empty_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="29" slack="0"/>
<pin id="40" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="add_ln121_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="24" slack="0"/>
<pin id="44" dir="0" index="1" bw="24" slack="0"/>
<pin id="45" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mrv_i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="56" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mrv_1_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="56" slack="0"/>
<pin id="56" dir="0" index="1" bw="24" slack="0"/>
<pin id="57" dir="1" index="2" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="2" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="12" pin="2"/><net_sink comp="18" pin=1"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="18" pin=2"/></net>

<net id="29"><net_src comp="12" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="26" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="41"><net_src comp="12" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="30" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="18" pin="3"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="42" pin="2"/><net_sink comp="54" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI : numReps | {1 }
  - Chain level:
	State 1
		trunc_ln_i : 1
		add_ln121 : 2
		mrv_i : 1
		mrv_1_i : 3
		ret_ln121 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln121_fu_42     |    0    |    31   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_12 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_18        |    0    |    0    |
|          |     trunc_ln_i_fu_30    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln121_fu_26    |    0    |    0    |
|          |       empty_fu_38       |    0    |    0    |
|----------|-------------------------|---------|---------|
|insertvalue|       mrv_i_fu_48       |    0    |    0    |
|          |      mrv_1_i_fu_54      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    31   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   31   |
+-----------+--------+--------+
