$date
	Thu Oct  6 09:38:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 4 ! bcd [3:0] $end
$var reg 4 " w [3:0] $end
$scope module m1 $end
$var wire 4 # w [3:0] $end
$var wire 4 $ bcd [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 $
b100 #
b100 "
b100 !
$end
#20
b1000 !
b1000 $
b1000 "
b1000 #
#40
b0 !
b0 $
b0 "
b0 #
#60
b1001 !
b1001 $
b1111 "
b1111 #
#80
