// Seed: 2507271183
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output tri1  id_2
    , id_8,
    input  tri0  id_3,
    input  tri   id_4,
    output wire  id_5,
    input  tri0  id_6
);
  wire id_9;
  xnor (id_0, id_8, id_9, id_6, id_3);
  module_2(
      id_8, id_9, id_8
  );
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_8;
  module_0(
      id_0, id_5, id_3, id_1, id_6, id_3, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
