Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 06:58:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.158        0.000                      0                 1058        0.103        0.000                      0                 1058       49.500        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              81.158        0.000                      0                 1054        0.103        0.000                      0                 1054       49.500        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.162        0.000                      0                    4        1.062        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       81.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.158ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.035ns  (logic 2.794ns (15.492%)  route 15.241ns (84.508%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.701    12.211    sm/D_accel_q[3]_i_12_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  sm/out_sig0_carry_i_31/O
                         net (fo=2, routed)           0.419    12.755    sm/out_sig0_carry_i_31_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.800    13.679    sm/out_sig0_carry_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.803 r  sm/out_sig0_carry_i_10/O
                         net (fo=85, routed)          3.415    17.218    L_reg/M_sm_ra1[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I1_O)        0.152    17.370 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.619    17.989    alum/DI[2]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.595 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    alum/out_sig0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    alum/out_sig0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.823 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    alum/out_sig0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.045 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.721    19.766    alum/p_1_in
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.299    20.065 r  alum/ram_reg_i_52/O
                         net (fo=1, routed)           0.672    20.737    sm/D_registers_q_reg[7][12]
    SLICE_X46Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.861 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.214    22.075    sm/ram_reg_i_17_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.149    22.224 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.963    23.187    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774   104.346    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.346    
                         arrival time                         -23.187    
  -------------------------------------------------------------------
                         slack                                 81.158    

Slack (MET) :             81.701ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.498ns  (logic 2.797ns (15.985%)  route 14.701ns (84.015%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.701    12.211    sm/D_accel_q[3]_i_12_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  sm/out_sig0_carry_i_31/O
                         net (fo=2, routed)           0.419    12.755    sm/out_sig0_carry_i_31_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.800    13.679    sm/out_sig0_carry_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.803 r  sm/out_sig0_carry_i_10/O
                         net (fo=85, routed)          3.415    17.218    L_reg/M_sm_ra1[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I1_O)        0.152    17.370 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.619    17.989    alum/DI[2]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.595 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    alum/out_sig0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    alum/out_sig0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.043 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.585    19.628    alum/data0[9]
    SLICE_X49Y44         LUT4 (Prop_lut4_I2_O)        0.303    19.931 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.407    20.338    sm/ram_reg_20
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.462 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           1.367    21.829    sm/D_registers_q_reg[3][9]
    SLICE_X47Y35         LUT5 (Prop_lut5_I4_O)        0.150    21.979 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.672    22.650    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768   104.352    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.352    
                         arrival time                         -22.650    
  -------------------------------------------------------------------
                         slack                                 81.701    

Slack (MET) :             81.761ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.640ns  (logic 2.769ns (15.697%)  route 14.871ns (84.303%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.701    12.211    sm/D_accel_q[3]_i_12_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  sm/out_sig0_carry_i_31/O
                         net (fo=2, routed)           0.419    12.755    sm/out_sig0_carry_i_31_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.800    13.679    sm/out_sig0_carry_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.803 r  sm/out_sig0_carry_i_10/O
                         net (fo=85, routed)          3.415    17.218    L_reg/M_sm_ra1[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I1_O)        0.152    17.370 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.619    17.989    alum/DI[2]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.595 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    alum/out_sig0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    alum/out_sig0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.823 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    alum/out_sig0_carry__1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.045 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.721    19.766    alum/p_1_in
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.299    20.065 r  alum/ram_reg_i_52/O
                         net (fo=1, routed)           0.672    20.737    sm/D_registers_q_reg[7][12]
    SLICE_X46Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.861 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.214    22.075    sm/ram_reg_i_17_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I0_O)        0.124    22.199 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.593    22.792    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -22.792    
  -------------------------------------------------------------------
                         slack                                 81.761    

Slack (MET) :             81.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.467ns  (logic 2.771ns (15.865%)  route 14.696ns (84.135%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.701    12.211    sm/D_accel_q[3]_i_12_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  sm/out_sig0_carry_i_31/O
                         net (fo=2, routed)           0.419    12.755    sm/out_sig0_carry_i_31_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.800    13.679    sm/out_sig0_carry_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.803 r  sm/out_sig0_carry_i_10/O
                         net (fo=85, routed)          3.415    17.218    L_reg/M_sm_ra1[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I1_O)        0.152    17.370 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.619    17.989    alum/DI[2]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.595 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    alum/out_sig0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    alum/out_sig0_carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.043 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.585    19.628    alum/data0[9]
    SLICE_X49Y44         LUT4 (Prop_lut4_I2_O)        0.303    19.931 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.407    20.338    sm/ram_reg_20
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.462 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           1.367    21.829    display/ram_reg_10
    SLICE_X47Y35         LUT5 (Prop_lut5_I2_O)        0.124    21.953 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.666    22.619    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.554    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -22.619    
  -------------------------------------------------------------------
                         slack                                 81.935    

Slack (MET) :             81.958ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.235ns  (logic 2.667ns (15.475%)  route 14.568ns (84.525%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.701    12.211    sm/D_accel_q[3]_i_12_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  sm/out_sig0_carry_i_31/O
                         net (fo=2, routed)           0.419    12.755    sm/out_sig0_carry_i_31_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.800    13.679    sm/out_sig0_carry_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.803 r  sm/out_sig0_carry_i_10/O
                         net (fo=85, routed)          3.415    17.218    L_reg/M_sm_ra1[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I1_O)        0.152    17.370 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.619    17.989    alum/DI[2]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.595 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    alum/out_sig0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.908 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.603    19.511    alum/data0[7]
    SLICE_X51Y40         LUT4 (Prop_lut4_I2_O)        0.306    19.817 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.303    20.121    sm/ram_reg_5
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    20.245 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           1.254    21.498    sm/D_registers_q_reg[3][7]
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.152    21.650 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.737    22.387    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774   104.346    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.346    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                 81.958    

Slack (MET) :             81.977ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.216ns  (logic 2.671ns (15.515%)  route 14.545ns (84.485%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.722    12.232    sm/D_accel_q[3]_i_12_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=2, routed)           0.817    13.173    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.297 r  sm/D_registers_q[7][12]_i_23/O
                         net (fo=2, routed)           0.310    13.607    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.731 r  sm/out_sig0_carry__0_i_28/O
                         net (fo=1, routed)           0.433    14.164    sm/out_sig0_carry__0_i_28_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    14.288 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=17, routed)          2.225    16.513    sm/M_sm_bsel[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.152    16.665 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           1.005    17.670    sm/out_sig0_carry_i_20_n_0
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.348    18.018 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    18.018    alum/S[1]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.245 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           1.089    19.334    alum/data0[1]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.331    19.665 r  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.634    20.299    sm/D_registers_q_reg[7][1]_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.326    20.625 r  sm/ram_reg_i_35/O
                         net (fo=3, routed)           1.012    21.637    sm/ram_reg_i_35_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.149    21.786 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.582    22.368    brams/bram2/ram_reg_0[1]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.774   104.346    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.346    
                         arrival time                         -22.368    
  -------------------------------------------------------------------
                         slack                                 81.977    

Slack (MET) :             82.049ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 2.793ns (16.291%)  route 14.352ns (83.709%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.722    12.232    sm/D_accel_q[3]_i_12_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=2, routed)           0.817    13.173    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.297 r  sm/D_registers_q[7][12]_i_23/O
                         net (fo=2, routed)           0.310    13.607    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.731 r  sm/out_sig0_carry__0_i_28/O
                         net (fo=1, routed)           0.433    14.164    sm/out_sig0_carry__0_i_28_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    14.288 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=17, routed)          2.225    16.513    sm/M_sm_bsel[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.152    16.665 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.744    17.409    sm/out_sig0_carry_i_20_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.348    17.757 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    17.757    alum/ram_reg_i_86_1[1]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.337 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           1.022    19.359    sm/ram_reg_i_21_0[0]
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.302    19.661 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.665    20.326    sm/ram_reg_i_80_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    20.450 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           1.115    21.565    sm/D_registers_q_reg[3][2]
    SLICE_X48Y34         LUT5 (Prop_lut5_I4_O)        0.149    21.714 r  sm/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.583    22.297    brams/bram2/ram_reg_0[2]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.774   104.346    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.346    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                 82.049    

Slack (MET) :             82.055ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.144ns  (logic 3.005ns (17.528%)  route 14.139ns (82.472%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.722    12.232    sm/D_accel_q[3]_i_12_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=2, routed)           0.817    13.173    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.297 r  sm/D_registers_q[7][12]_i_23/O
                         net (fo=2, routed)           0.310    13.607    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.731 r  sm/out_sig0_carry__0_i_28/O
                         net (fo=1, routed)           0.433    14.164    sm/out_sig0_carry__0_i_28_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    14.288 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=17, routed)          2.225    16.513    sm/M_sm_bsel[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.152    16.665 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.744    17.409    sm/out_sig0_carry_i_20_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.348    17.757 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    17.757    alum/ram_reg_i_86_1[1]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.307 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.307    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.546 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           1.022    19.568    alum/data1[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.302    19.870 r  alum/ram_reg_i_71/O
                         net (fo=1, routed)           0.263    20.133    sm/ram_reg_6
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124    20.257 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           1.203    21.459    sm/D_ddr_q_reg_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.152    21.611 r  sm/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.685    22.297    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.768   104.352    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.352    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                 82.055    

Slack (MET) :             82.070ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.129ns  (logic 3.099ns (18.092%)  route 14.030ns (81.908%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.722    12.232    sm/D_accel_q[3]_i_12_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=2, routed)           0.817    13.173    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.297 r  sm/D_registers_q[7][12]_i_23/O
                         net (fo=2, routed)           0.310    13.607    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.731 r  sm/out_sig0_carry__0_i_28/O
                         net (fo=1, routed)           0.433    14.164    sm/out_sig0_carry__0_i_28_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    14.288 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=17, routed)          2.225    16.513    sm/M_sm_bsel[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.152    16.665 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.744    17.409    sm/out_sig0_carry_i_20_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.348    17.757 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    17.757    alum/ram_reg_i_86_1[1]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.307 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.307    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.641 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.870    19.511    sm/ram_reg_i_21_0[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I1_O)        0.303    19.814 r  sm/ram_reg_i_73/O
                         net (fo=1, routed)           0.661    20.475    sm/ram_reg_i_73_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.599 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.800    21.399    sm/D_registers_q_reg[3][5]
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.150    21.549 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.732    22.281    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.155    
                         clock uncertainty           -0.035   105.120    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   104.352    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.352    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 82.070    

Slack (MET) :             82.076ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.558ns  (logic 1.634ns (9.307%)  route 15.924ns (90.693%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X46Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[7]/Q
                         net (fo=153, routed)         3.716     9.387    sm/D_states_q_reg[7]_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.511 r  sm/D_accel_q[3]_i_12/O
                         net (fo=25, routed)          2.701    12.211    sm/D_accel_q[3]_i_12_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  sm/out_sig0_carry_i_31/O
                         net (fo=2, routed)           0.419    12.755    sm/out_sig0_carry_i_31_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.800    13.679    sm/out_sig0_carry_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.803 r  sm/out_sig0_carry_i_10/O
                         net (fo=85, routed)          3.715    17.518    sm/M_sm_ra1[2]
    SLICE_X53Y41         LUT6 (Prop_lut6_I2_O)        0.124    17.642 r  sm/ram_reg_i_76/O
                         net (fo=7, routed)           0.655    18.297    sm/D_registers_q_reg[7][3]
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.421 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.652    19.073    L_reg/D_states_q[7]_i_7
    SLICE_X50Y44         LUT5 (Prop_lut5_I1_O)        0.124    19.197 f  L_reg/D_states_q[7]_i_31/O
                         net (fo=4, routed)           0.680    19.877    sm/D_states_q_reg[0]_5
    SLICE_X50Y53         LUT6 (Prop_lut6_I1_O)        0.124    20.001 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           1.062    21.064    sm/D_states_q[7]_i_7_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    21.188 r  sm/D_states_q[7]_i_1/O
                         net (fo=12, routed)          1.522    22.710    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y50         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X51Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.179   105.027    
                         clock uncertainty           -0.035   104.991    
    SLICE_X51Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.786    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.786    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                 82.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.015    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_7
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    cond_butt_next_play/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.026    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_5
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    cond_butt_next_play/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.735    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.071     1.607    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.588     1.532    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.738    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.075     1.607    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.742    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.075     1.611    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.594     1.538    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.744    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.075     1.613    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.051    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_6
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    cond_butt_next_play/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.051    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    cond_butt_next_play/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.000    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.054    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X61Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     1.539    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.000    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.065 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.065    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X61Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y15   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y55   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y57   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y55   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y55   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y55   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y55   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.932ns (17.269%)  route 4.465ns (82.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDSE (Prop_fdse_C_Q)         0.456     5.611 r  sm/D_states_q_reg[1]/Q
                         net (fo=158, routed)         2.683     8.294    sm/D_states_q_reg_n_0_[1]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.150     8.444 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.884     9.328    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.654 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.898    10.552    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.444   104.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X44Y37         FDPE (Recov_fdpe_C_PRE)     -0.359   104.714    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.714    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 94.162    

Slack (MET) :             94.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.932ns (17.269%)  route 4.465ns (82.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDSE (Prop_fdse_C_Q)         0.456     5.611 r  sm/D_states_q_reg[1]/Q
                         net (fo=158, routed)         2.683     8.294    sm/D_states_q_reg_n_0_[1]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.150     8.444 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.884     9.328    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.654 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.898    10.552    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.444   104.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X44Y37         FDPE (Recov_fdpe_C_PRE)     -0.359   104.714    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.714    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 94.162    

Slack (MET) :             94.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.932ns (17.269%)  route 4.465ns (82.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDSE (Prop_fdse_C_Q)         0.456     5.611 r  sm/D_states_q_reg[1]/Q
                         net (fo=158, routed)         2.683     8.294    sm/D_states_q_reg_n_0_[1]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.150     8.444 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.884     9.328    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.654 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.898    10.552    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.444   104.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X44Y37         FDPE (Recov_fdpe_C_PRE)     -0.359   104.714    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.714    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 94.162    

Slack (MET) :             94.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.932ns (17.269%)  route 4.465ns (82.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDSE (Prop_fdse_C_Q)         0.456     5.611 r  sm/D_states_q_reg[1]/Q
                         net (fo=158, routed)         2.683     8.294    sm/D_states_q_reg_n_0_[1]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.150     8.444 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.884     9.328    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.654 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.898    10.552    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.444   104.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X44Y37         FDPE (Recov_fdpe_C_PRE)     -0.359   104.714    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.714    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 94.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.227ns (18.431%)  route 1.005ns (81.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X51Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDSE (Prop_fdse_C_Q)         0.128     1.637 f  sm/D_states_q_reg[0]/Q
                         net (fo=194, routed)         0.658     2.294    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.099     2.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.347     2.740    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X44Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.227ns (18.431%)  route 1.005ns (81.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X51Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDSE (Prop_fdse_C_Q)         0.128     1.637 f  sm/D_states_q_reg[0]/Q
                         net (fo=194, routed)         0.658     2.294    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.099     2.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.347     2.740    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X44Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.227ns (18.431%)  route 1.005ns (81.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X51Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDSE (Prop_fdse_C_Q)         0.128     1.637 f  sm/D_states_q_reg[0]/Q
                         net (fo=194, routed)         0.658     2.294    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.099     2.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.347     2.740    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X44Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.227ns (18.431%)  route 1.005ns (81.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X51Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDSE (Prop_fdse_C_Q)         0.128     1.637 f  sm/D_states_q_reg[0]/Q
                         net (fo=194, routed)         0.658     2.294    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.099     2.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.347     2.740    fifo_reset_cond/AS[0]
    SLICE_X44Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X44Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.679    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.062    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.863ns  (logic 10.751ns (30.837%)  route 24.112ns (69.163%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     5.572 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          0.493     6.066    L_reg/Q[8]
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.299     6.365 r  L_reg/L_26094c73_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.848     7.213    L_reg/L_26094c73_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I2_O)        0.152     7.365 f  L_reg/L_26094c73_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     8.193    L_reg/L_26094c73_remainder0__0_carry_i_18__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.519 r  L_reg/L_26094c73_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           0.949     9.468    L_reg/L_26094c73_remainder0__0_carry_i_11__0_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.592 r  L_reg/L_26094c73_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.677    10.268    L_reg/L_26094c73_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  L_reg/L_26094c73_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.203    11.596    L_reg/L_26094c73_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.720 r  L_reg/L_26094c73_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.720    timerseg_driver/decimal_renderer/i__carry_i_30__0_0[1]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.492 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.142    13.634    L_reg/L_26094c73_remainder0_3[6]
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.329    13.963 f  L_reg/i__carry_i_24__3/O
                         net (fo=6, routed)           1.165    15.128    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.332    15.460 r  L_reg/i__carry_i_31/O
                         net (fo=1, routed)           1.122    16.582    L_reg/i__carry_i_31_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.706 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.258    17.964    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.088 f  L_reg/i__carry_i_16__4/O
                         net (fo=2, routed)           1.410    19.498    L_reg/i__carry_i_16__4_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I3_O)        0.124    19.622 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=2, routed)           0.823    20.445    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.569 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.569    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.117    22.514    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    22.821 r  L_reg/i__carry_i_25__3/O
                         net (fo=12, routed)          0.900    23.721    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  L_reg/i__carry_i_20__3/O
                         net (fo=4, routed)           1.130    24.975    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.146    25.121 f  L_reg/i__carry_i_14__4/O
                         net (fo=3, routed)           0.857    25.978    L_reg/i__carry_i_14__4_n_0
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.328    26.306 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.471    26.777    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.303 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.303    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.417    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.639 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.853    28.492    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.299    28.791 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.161    28.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.076 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.496    29.572    L_reg/timerseg_OBUF[10]_inst_i_8_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.696 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.596    30.293    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.124    30.417 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.987    31.404    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124    31.528 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.836    32.364    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y39         LUT4 (Prop_lut4_I2_O)        0.118    32.482 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.788    36.270    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.746    40.016 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.016    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.845ns  (logic 10.558ns (30.300%)  route 24.287ns (69.700%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     5.572 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          0.493     6.066    L_reg/Q[8]
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.299     6.365 r  L_reg/L_26094c73_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.848     7.213    L_reg/L_26094c73_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I2_O)        0.152     7.365 f  L_reg/L_26094c73_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     8.193    L_reg/L_26094c73_remainder0__0_carry_i_18__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.519 r  L_reg/L_26094c73_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           0.949     9.468    L_reg/L_26094c73_remainder0__0_carry_i_11__0_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.592 r  L_reg/L_26094c73_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.677    10.268    L_reg/L_26094c73_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  L_reg/L_26094c73_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.203    11.596    L_reg/L_26094c73_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.720 r  L_reg/L_26094c73_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.720    timerseg_driver/decimal_renderer/i__carry_i_30__0_0[1]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.492 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.142    13.634    L_reg/L_26094c73_remainder0_3[6]
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.329    13.963 f  L_reg/i__carry_i_24__3/O
                         net (fo=6, routed)           1.165    15.128    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.332    15.460 r  L_reg/i__carry_i_31/O
                         net (fo=1, routed)           1.122    16.582    L_reg/i__carry_i_31_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.706 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.258    17.964    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.088 f  L_reg/i__carry_i_16__4/O
                         net (fo=2, routed)           1.410    19.498    L_reg/i__carry_i_16__4_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I3_O)        0.124    19.622 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=2, routed)           0.823    20.445    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.569 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.569    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.117    22.514    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    22.821 r  L_reg/i__carry_i_25__3/O
                         net (fo=12, routed)          0.900    23.721    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  L_reg/i__carry_i_20__3/O
                         net (fo=4, routed)           1.130    24.975    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.146    25.121 f  L_reg/i__carry_i_14__4/O
                         net (fo=3, routed)           0.857    25.978    L_reg/i__carry_i_14__4_n_0
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.328    26.306 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.471    26.777    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.303 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.303    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.417    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.639 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.853    28.492    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.299    28.791 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.161    28.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.496    29.572    L_reg/timerseg_OBUF[10]_inst_i_8_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.696 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.596    30.293    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.124    30.417 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.987    31.404    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124    31.528 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.032    32.560    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y39         LUT3 (Prop_lut3_I2_O)        0.124    32.684 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.768    36.452    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.998 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.998    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.662ns  (logic 10.537ns (30.398%)  route 24.125ns (69.602%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     5.572 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          0.493     6.066    L_reg/Q[8]
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.299     6.365 r  L_reg/L_26094c73_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.848     7.213    L_reg/L_26094c73_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I2_O)        0.152     7.365 f  L_reg/L_26094c73_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     8.193    L_reg/L_26094c73_remainder0__0_carry_i_18__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.519 r  L_reg/L_26094c73_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           0.949     9.468    L_reg/L_26094c73_remainder0__0_carry_i_11__0_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.592 r  L_reg/L_26094c73_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.677    10.268    L_reg/L_26094c73_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  L_reg/L_26094c73_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.203    11.596    L_reg/L_26094c73_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.720 r  L_reg/L_26094c73_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.720    timerseg_driver/decimal_renderer/i__carry_i_30__0_0[1]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.492 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.142    13.634    L_reg/L_26094c73_remainder0_3[6]
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.329    13.963 f  L_reg/i__carry_i_24__3/O
                         net (fo=6, routed)           1.165    15.128    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.332    15.460 r  L_reg/i__carry_i_31/O
                         net (fo=1, routed)           1.122    16.582    L_reg/i__carry_i_31_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.706 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.258    17.964    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.088 f  L_reg/i__carry_i_16__4/O
                         net (fo=2, routed)           1.410    19.498    L_reg/i__carry_i_16__4_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I3_O)        0.124    19.622 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=2, routed)           0.823    20.445    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.569 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.569    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.117    22.514    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    22.821 r  L_reg/i__carry_i_25__3/O
                         net (fo=12, routed)          0.900    23.721    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  L_reg/i__carry_i_20__3/O
                         net (fo=4, routed)           1.130    24.975    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.146    25.121 f  L_reg/i__carry_i_14__4/O
                         net (fo=3, routed)           0.857    25.978    L_reg/i__carry_i_14__4_n_0
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.328    26.306 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.471    26.777    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.303 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.303    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.417    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.639 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.853    28.492    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.299    28.791 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.161    28.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.076 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.496    29.572    L_reg/timerseg_OBUF[10]_inst_i_8_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.696 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.596    30.293    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.124    30.417 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.987    31.404    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124    31.528 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.230    32.758    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y39         LUT4 (Prop_lut4_I0_O)        0.124    32.882 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.408    36.290    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.816 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.816    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.519ns  (logic 10.782ns (31.236%)  route 23.736ns (68.764%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.104     7.714    L_reg/D_registers_q_reg[3][11]_0[7]
    SLICE_X43Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.866 f  L_reg/L_26094c73_remainder0__0_carry_i_20__0/O
                         net (fo=2, routed)           0.308     8.174    L_reg/L_26094c73_remainder0__0_carry_i_20__0_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326     8.500 r  L_reg/L_26094c73_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.066     9.565    L_reg/L_26094c73_remainder0__0_carry_i_13__1_n_0
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.689 r  L_reg/L_26094c73_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.564    10.253    L_reg/L_26094c73_remainder0__0_carry_i_11__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.377 r  L_reg/L_26094c73_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.216    11.593    L_reg/L_26094c73_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    11.717 r  L_reg/L_26094c73_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.717    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.267 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.381 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.620 f  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.058    13.678    L_reg/L_26094c73_remainder0_1[10]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.302    13.980 f  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.867    14.848    L_reg/i__carry_i_19__2_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.148    14.996 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.192    16.188    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.328    16.516 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.815    17.331    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.152    17.483 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           1.128    18.611    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I2_O)        0.326    18.937 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.889    19.826    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.152    19.978 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.671    20.649    bseg_driver/decimal_renderer/i__carry__0_i_12__1[0]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    21.377 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.377    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.599 f  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.032    22.631    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I2_O)        0.299    22.930 f  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.757    23.686    L_reg/L_26094c73_remainder0_inferred__0/i__carry__1
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124    23.810 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.149    24.959    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.083 r  L_reg/i__carry_i_19__1/O
                         net (fo=1, routed)           0.161    25.244    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.124    25.368 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.811    26.179    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.303 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.568    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.705 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.807    28.512    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.303    28.815 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.830    29.645    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.124    29.769 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.833    30.602    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.152    30.754 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.965    31.719    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.348    32.067 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.216    33.283    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.407 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.729    36.137    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.673 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.673    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.444ns  (logic 11.030ns (32.023%)  route 23.414ns (67.977%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.104     7.714    L_reg/D_registers_q_reg[3][11]_0[7]
    SLICE_X43Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.866 f  L_reg/L_26094c73_remainder0__0_carry_i_20__0/O
                         net (fo=2, routed)           0.308     8.174    L_reg/L_26094c73_remainder0__0_carry_i_20__0_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326     8.500 r  L_reg/L_26094c73_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.066     9.565    L_reg/L_26094c73_remainder0__0_carry_i_13__1_n_0
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.689 r  L_reg/L_26094c73_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.564    10.253    L_reg/L_26094c73_remainder0__0_carry_i_11__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.377 r  L_reg/L_26094c73_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.216    11.593    L_reg/L_26094c73_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    11.717 r  L_reg/L_26094c73_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.717    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.267 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.381 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.620 f  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.058    13.678    L_reg/L_26094c73_remainder0_1[10]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.302    13.980 f  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.867    14.848    L_reg/i__carry_i_19__2_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.148    14.996 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.192    16.188    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.328    16.516 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.815    17.331    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.152    17.483 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           1.128    18.611    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I2_O)        0.326    18.937 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.889    19.826    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.152    19.978 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.671    20.649    bseg_driver/decimal_renderer/i__carry__0_i_12__1[0]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    21.377 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.377    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.599 f  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.032    22.631    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I2_O)        0.299    22.930 f  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.757    23.686    L_reg/L_26094c73_remainder0_inferred__0/i__carry__1
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124    23.810 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.149    24.959    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.083 r  L_reg/i__carry_i_19__1/O
                         net (fo=1, routed)           0.161    25.244    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.124    25.368 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.811    26.179    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.303 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.568    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.705 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.807    28.512    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.303    28.815 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.830    29.645    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.124    29.769 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.833    30.602    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.152    30.754 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.965    31.719    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.348    32.067 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.046    33.113    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.150    33.264 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.577    35.840    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.758    39.598 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.598    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.395ns  (logic 10.764ns (31.294%)  route 23.631ns (68.706%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     5.572 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          0.493     6.066    L_reg/Q[8]
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.299     6.365 r  L_reg/L_26094c73_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.848     7.213    L_reg/L_26094c73_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I2_O)        0.152     7.365 f  L_reg/L_26094c73_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     8.193    L_reg/L_26094c73_remainder0__0_carry_i_18__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.519 r  L_reg/L_26094c73_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           0.949     9.468    L_reg/L_26094c73_remainder0__0_carry_i_11__0_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.592 r  L_reg/L_26094c73_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.677    10.268    L_reg/L_26094c73_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  L_reg/L_26094c73_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.203    11.596    L_reg/L_26094c73_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.720 r  L_reg/L_26094c73_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.720    timerseg_driver/decimal_renderer/i__carry_i_30__0_0[1]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.492 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.142    13.634    L_reg/L_26094c73_remainder0_3[6]
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.329    13.963 f  L_reg/i__carry_i_24__3/O
                         net (fo=6, routed)           1.165    15.128    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.332    15.460 r  L_reg/i__carry_i_31/O
                         net (fo=1, routed)           1.122    16.582    L_reg/i__carry_i_31_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.706 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.258    17.964    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.088 f  L_reg/i__carry_i_16__4/O
                         net (fo=2, routed)           1.410    19.498    L_reg/i__carry_i_16__4_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I3_O)        0.124    19.622 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=2, routed)           0.823    20.445    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.569 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.569    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.117    22.514    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    22.821 r  L_reg/i__carry_i_25__3/O
                         net (fo=12, routed)          0.900    23.721    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  L_reg/i__carry_i_20__3/O
                         net (fo=4, routed)           1.130    24.975    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.146    25.121 f  L_reg/i__carry_i_14__4/O
                         net (fo=3, routed)           0.857    25.978    L_reg/i__carry_i_14__4_n_0
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.328    26.306 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.471    26.777    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.303 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.303    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.417    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.639 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.853    28.492    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.299    28.791 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.161    28.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.076 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.496    29.572    L_reg/timerseg_OBUF[10]_inst_i_8_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.696 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.596    30.293    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.124    30.417 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.987    31.404    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124    31.528 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.230    32.758    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.152    32.910 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.914    35.824    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    39.549 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.549    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.352ns  (logic 10.778ns (31.376%)  route 23.574ns (68.624%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.104     7.714    L_reg/D_registers_q_reg[3][11]_0[7]
    SLICE_X43Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.866 f  L_reg/L_26094c73_remainder0__0_carry_i_20__0/O
                         net (fo=2, routed)           0.308     8.174    L_reg/L_26094c73_remainder0__0_carry_i_20__0_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326     8.500 r  L_reg/L_26094c73_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.066     9.565    L_reg/L_26094c73_remainder0__0_carry_i_13__1_n_0
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.689 r  L_reg/L_26094c73_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.564    10.253    L_reg/L_26094c73_remainder0__0_carry_i_11__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.377 r  L_reg/L_26094c73_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.216    11.593    L_reg/L_26094c73_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    11.717 r  L_reg/L_26094c73_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.717    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.267 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.381 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.620 f  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.058    13.678    L_reg/L_26094c73_remainder0_1[10]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.302    13.980 f  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.867    14.848    L_reg/i__carry_i_19__2_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.148    14.996 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.192    16.188    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.328    16.516 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.815    17.331    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.152    17.483 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           1.128    18.611    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I2_O)        0.326    18.937 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.889    19.826    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.152    19.978 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.671    20.649    bseg_driver/decimal_renderer/i__carry__0_i_12__1[0]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    21.377 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.377    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.599 f  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.032    22.631    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I2_O)        0.299    22.930 f  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.757    23.686    L_reg/L_26094c73_remainder0_inferred__0/i__carry__1
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124    23.810 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.149    24.959    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.083 r  L_reg/i__carry_i_19__1/O
                         net (fo=1, routed)           0.161    25.244    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.124    25.368 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.811    26.179    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.303 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.568    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.705 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.807    28.512    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.303    28.815 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.830    29.645    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.124    29.769 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.833    30.602    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.152    30.754 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.965    31.719    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.348    32.067 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.048    33.115    L_reg/bseg[6]_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I1_O)        0.124    33.239 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.735    35.975    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.507 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.507    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.244ns  (logic 10.784ns (31.493%)  route 23.460ns (68.507%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.104     7.714    L_reg/D_registers_q_reg[3][11]_0[7]
    SLICE_X43Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.866 f  L_reg/L_26094c73_remainder0__0_carry_i_20__0/O
                         net (fo=2, routed)           0.308     8.174    L_reg/L_26094c73_remainder0__0_carry_i_20__0_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326     8.500 r  L_reg/L_26094c73_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.066     9.565    L_reg/L_26094c73_remainder0__0_carry_i_13__1_n_0
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.689 r  L_reg/L_26094c73_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.564    10.253    L_reg/L_26094c73_remainder0__0_carry_i_11__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.377 r  L_reg/L_26094c73_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.216    11.593    L_reg/L_26094c73_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    11.717 r  L_reg/L_26094c73_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.717    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.267 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.381 r  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.620 f  bseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.058    13.678    L_reg/L_26094c73_remainder0_1[10]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.302    13.980 f  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.867    14.848    L_reg/i__carry_i_19__2_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.148    14.996 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.192    16.188    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.328    16.516 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.815    17.331    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.152    17.483 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           1.128    18.611    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I2_O)        0.326    18.937 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.889    19.826    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.152    19.978 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.671    20.649    bseg_driver/decimal_renderer/i__carry__0_i_12__1[0]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    21.377 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.377    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.599 f  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.032    22.631    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I2_O)        0.299    22.930 f  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.757    23.686    L_reg/L_26094c73_remainder0_inferred__0/i__carry__1
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124    23.810 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.149    24.959    L_reg/i__carry_i_20__1_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.083 r  L_reg/i__carry_i_19__1/O
                         net (fo=1, routed)           0.161    25.244    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.124    25.368 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.811    26.179    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.303 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.568    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7[2]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.705 r  bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.807    28.512    bseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.303    28.815 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.830    29.645    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.124    29.769 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.833    30.602    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.152    30.754 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.965    31.719    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.348    32.067 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.046    33.113    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.124    33.237 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.622    35.860    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.398 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.398    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.199ns  (logic 10.767ns (31.483%)  route 23.432ns (68.517%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     5.572 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          0.493     6.066    L_reg/Q[8]
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.299     6.365 r  L_reg/L_26094c73_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.848     7.213    L_reg/L_26094c73_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I2_O)        0.152     7.365 f  L_reg/L_26094c73_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     8.193    L_reg/L_26094c73_remainder0__0_carry_i_18__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.519 r  L_reg/L_26094c73_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           0.949     9.468    L_reg/L_26094c73_remainder0__0_carry_i_11__0_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.592 r  L_reg/L_26094c73_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.677    10.268    L_reg/L_26094c73_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  L_reg/L_26094c73_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.203    11.596    L_reg/L_26094c73_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.720 r  L_reg/L_26094c73_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.720    timerseg_driver/decimal_renderer/i__carry_i_30__0_0[1]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.492 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.142    13.634    L_reg/L_26094c73_remainder0_3[6]
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.329    13.963 f  L_reg/i__carry_i_24__3/O
                         net (fo=6, routed)           1.165    15.128    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.332    15.460 r  L_reg/i__carry_i_31/O
                         net (fo=1, routed)           1.122    16.582    L_reg/i__carry_i_31_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.706 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.258    17.964    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.088 f  L_reg/i__carry_i_16__4/O
                         net (fo=2, routed)           1.410    19.498    L_reg/i__carry_i_16__4_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I3_O)        0.124    19.622 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=2, routed)           0.823    20.445    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.569 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.569    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.117    22.514    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    22.821 r  L_reg/i__carry_i_25__3/O
                         net (fo=12, routed)          0.900    23.721    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  L_reg/i__carry_i_20__3/O
                         net (fo=4, routed)           1.130    24.975    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.146    25.121 f  L_reg/i__carry_i_14__4/O
                         net (fo=3, routed)           0.857    25.978    L_reg/i__carry_i_14__4_n_0
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.328    26.306 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.471    26.777    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.303 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.303    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.417    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.639 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.853    28.492    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.299    28.791 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.161    28.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.496    29.572    L_reg/timerseg_OBUF[10]_inst_i_8_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.696 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.596    30.293    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.124    30.417 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.987    31.404    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124    31.528 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.030    32.558    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y39         LUT4 (Prop_lut4_I1_O)        0.154    32.712 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.915    35.627    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    39.353 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.353    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.135ns  (logic 10.590ns (31.025%)  route 23.545ns (68.975%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     5.572 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          0.493     6.066    L_reg/Q[8]
    SLICE_X51Y39         LUT3 (Prop_lut3_I1_O)        0.299     6.365 r  L_reg/L_26094c73_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.848     7.213    L_reg/L_26094c73_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I2_O)        0.152     7.365 f  L_reg/L_26094c73_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     8.193    L_reg/L_26094c73_remainder0__0_carry_i_18__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.519 r  L_reg/L_26094c73_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           0.949     9.468    L_reg/L_26094c73_remainder0__0_carry_i_11__0_n_0
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.592 r  L_reg/L_26094c73_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.677    10.268    L_reg/L_26094c73_remainder0__0_carry_i_13__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  L_reg/L_26094c73_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.203    11.596    L_reg/L_26094c73_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.720 r  L_reg/L_26094c73_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.720    timerseg_driver/decimal_renderer/i__carry_i_30__0_0[1]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.492 f  timerseg_driver/decimal_renderer/L_26094c73_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.142    13.634    L_reg/L_26094c73_remainder0_3[6]
    SLICE_X55Y39         LUT3 (Prop_lut3_I2_O)        0.329    13.963 f  L_reg/i__carry_i_24__3/O
                         net (fo=6, routed)           1.165    15.128    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.332    15.460 r  L_reg/i__carry_i_31/O
                         net (fo=1, routed)           1.122    16.582    L_reg/i__carry_i_31_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.706 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.258    17.964    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.088 f  L_reg/i__carry_i_16__4/O
                         net (fo=2, routed)           1.410    19.498    L_reg/i__carry_i_16__4_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I3_O)        0.124    19.622 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=2, routed)           0.823    20.445    L_reg/D_registers_q_reg[6][8]_0[0]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.569 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.569    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.082 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.117    22.514    L_reg/L_26094c73_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    22.821 r  L_reg/i__carry_i_25__3/O
                         net (fo=12, routed)          0.900    23.721    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  L_reg/i__carry_i_20__3/O
                         net (fo=4, routed)           1.130    24.975    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.146    25.121 f  L_reg/i__carry_i_14__4/O
                         net (fo=3, routed)           0.857    25.978    L_reg/i__carry_i_14__4_n_0
    SLICE_X54Y33         LUT4 (Prop_lut4_I2_O)        0.328    26.306 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.471    26.777    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.303 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.303    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.417    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.639 r  timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.853    28.492    timerseg_driver/decimal_renderer/L_26094c73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.299    28.791 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.161    28.952    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.076 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.496    29.572    L_reg/timerseg_OBUF[10]_inst_i_8_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.696 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.596    30.293    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.124    30.417 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.987    31.404    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124    31.528 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.030    32.558    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124    32.682 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.028    35.709    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.289 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.289    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_941237677[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.421ns (74.115%)  route 0.496ns (25.885%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    forLoop_idx_0_941237677[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_941237677[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_941237677[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.787    forLoop_idx_0_941237677[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  forLoop_idx_0_941237677[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.387     2.219    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.453 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.453    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.416ns (72.633%)  route 0.533ns (27.367%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.777    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.434     2.256    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.486 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.486    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_941237677[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.438ns (69.111%)  route 0.643ns (30.889%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.594     1.538    forLoop_idx_0_941237677[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_941237677[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_941237677[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.224     1.926    forLoop_idx_0_941237677[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.971 r  forLoop_idx_0_941237677[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.419     2.390    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.619 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.619    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.386ns (60.666%)  route 0.898ns (39.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.898     2.546    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.791 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.791    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.383ns (60.305%)  route 0.910ns (39.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.910     2.559    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.801 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.801    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.617ns (39.844%)  route 2.442ns (60.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.442     3.935    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.059 r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.059    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    forLoop_idx_0_710849040[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.628ns (41.153%)  route 2.328ns (58.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.642     3.955    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.628ns (41.153%)  route 2.328ns (58.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.642     3.955    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.628ns (41.153%)  route 2.328ns (58.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.642     3.955    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.628ns (41.153%)  route 2.328ns (58.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.642     3.955    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.628ns (41.153%)  route 2.328ns (58.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.642     3.955    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.871ns  (logic 1.625ns (41.967%)  route 2.247ns (58.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.247     3.747    forLoop_idx_0_710849040[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.871 r  forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.871    forLoop_idx_0_710849040[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    forLoop_idx_0_710849040[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 1.619ns (42.062%)  route 2.230ns (57.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.230     3.724    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.848 r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.848    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.615ns (42.533%)  route 2.182ns (57.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.182     3.673    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.797 r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.797    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.503     4.907    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.745ns  (logic 1.622ns (43.326%)  route 2.122ns (56.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.122     3.621    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.745 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.745    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.307ns (38.547%)  route 0.489ns (61.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.489     0.752    forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.797 r  forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_941237677[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.300ns (32.854%)  route 0.612ns (67.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.612     0.867    forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.912 r  forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.912    forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_941237677[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.304ns (26.438%)  route 0.845ns (73.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.845     1.104    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.149 r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.149    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    forLoop_idx_0_710849040[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_710849040[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.311ns (26.403%)  route 0.867ns (73.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.133    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.178 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.178    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.307ns (25.982%)  route 0.876ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.876     1.138    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.183 r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.183    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_710849040[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_710849040[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.313ns (25.791%)  route 0.902ns (74.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.902     1.170    forLoop_idx_0_710849040[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.215 r  forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.215    forLoop_idx_0_710849040[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    forLoop_idx_0_710849040[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_710849040[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.316ns (25.189%)  route 0.940ns (74.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.240     1.256    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.316ns (25.189%)  route 0.940ns (74.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.240     1.256    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.316ns (25.189%)  route 0.940ns (74.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.240     1.256    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.316ns (25.189%)  route 0.940ns (74.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.240     1.256    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





