# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9.srcs/sources_1/new/Add_Subtract_4Bit.vhd" \
"../../../../../Desktop/Semester 2/2.CS1050 - Digital Design/Labs/Lab3/Lab3.srcs/sources_1/new/FA.vhd" \
"../../../../../Desktop/Semester 2/2.CS1050 - Digital Design/Labs/Lab3/Lab3.srcs/sources_1/new/HA.vhd" \
"../../../../Lab_9.srcs/sim_1/new/tb_Add_Subtract_4Bit.vhd" \

# Do not sort compile order
nosort
