

================================================================
== Vivado HLS Report for 'selu_float_float_selu2_config_struct_s'
================================================================
* Date:           Sun Jul 18 16:10:14 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.495 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    5|    5| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_p_hls_fptosi_float_i32_fu_432  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |grp_p_hls_fptosi_float_i32_fu_437  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      494|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     12|      644|     1262|     -|
|Memory               |        2|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      605|     -|
|Register             |        0|      -|     1724|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     12|     2368|     2489|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |jedi_fcmp_32ns_32ns_1_2_1_U3150           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U3151           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |grp_p_hls_fptosi_float_i32_fu_432         |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |grp_p_hls_fptosi_float_i32_fu_437         |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                     |                                    |        0|     12|  644| 1262|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |selu_table15_U  |selu_float_float_selu1_config_struct_s_selu_table26  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                     |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln776_10_fu_883_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_11_fu_924_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_12_fu_965_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_13_fu_1006_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln776_5_fu_678_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_6_fu_719_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_7_fu_760_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_8_fu_801_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_9_fu_842_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln776_fu_637_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_500_p2              |   icmp   |      0|  0|  20|          22|           1|
    |grp_fu_516_p2              |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln776_10_fu_625_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_11_fu_660_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_12_fu_666_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_13_fu_701_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_14_fu_707_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_15_fu_742_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_16_fu_748_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_17_fu_783_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_18_fu_789_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_19_fu_824_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_20_fu_830_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_21_fu_865_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_22_fu_871_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_23_fu_906_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_24_fu_912_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_25_fu_947_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_26_fu_953_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_27_fu_988_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_28_fu_994_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_fu_619_p2       |   icmp   |      0|  0|  11|           8|           2|
    |or_ln776_10_fu_877_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_11_fu_918_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_12_fu_959_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_13_fu_1000_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln776_5_fu_672_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_6_fu_713_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_7_fu_754_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_8_fu_795_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_9_fu_836_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_fu_631_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln780_1_fu_1028_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_2_fu_1048_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_3_fu_1060_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_4_fu_1080_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_5_fu_1092_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_6_fu_1112_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_7_fu_1124_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_8_fu_1144_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_9_fu_1156_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_fu_1016_p3    |  select  |      0|  0|  10|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 494|         386|          75|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |grp_fu_442_p0                        |  33|          6|   32|        192|
    |grp_fu_442_p1                        |  21|          4|   32|        128|
    |grp_fu_448_p0                        |  33|          6|   32|        192|
    |grp_fu_448_p1                        |  21|          4|   32|        128|
    |grp_fu_456_p0                        |  33|          6|   32|        192|
    |grp_fu_456_p1                        |  21|          4|   32|        128|
    |grp_fu_462_p0                        |  33|          6|   32|        192|
    |grp_fu_462_p1                        |  21|          4|   32|        128|
    |grp_fu_470_p0                        |  33|          6|   32|        192|
    |grp_fu_476_p0                        |  33|          6|   32|        192|
    |grp_p_hls_fptosi_float_i32_fu_432_x  |  15|          3|   32|         96|
    |grp_p_hls_fptosi_float_i32_fu_437_x  |  15|          3|   32|         96|
    |res_address0                         |  50|         11|    4|         44|
    |res_address1                         |  50|         11|    4|         44|
    |res_d0                               |  38|          7|   32|        224|
    |res_d1                               |  38|          7|   32|        224|
    |selu_table15_address0                |  33|          6|   10|         60|
    |selu_table15_address1                |  33|          6|   10|         60|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 605|        116|  479|       2522|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |and_ln776_10_reg_1266                |   1|   0|    1|          0|
    |and_ln776_10_reg_1266_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln776_11_reg_1270                |   1|   0|    1|          0|
    |and_ln776_11_reg_1270_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln776_12_reg_1274                |   1|   0|    1|          0|
    |and_ln776_12_reg_1274_pp0_iter2_reg  |   1|   0|    1|          0|
    |and_ln776_13_reg_1278                |   1|   0|    1|          0|
    |and_ln776_13_reg_1278_pp0_iter2_reg  |   1|   0|    1|          0|
    |and_ln776_5_reg_1204                 |   1|   0|    1|          0|
    |and_ln776_6_reg_1222                 |   1|   0|    1|          0|
    |and_ln776_7_reg_1226                 |   1|   0|    1|          0|
    |and_ln776_8_reg_1244                 |   1|   0|    1|          0|
    |and_ln776_8_reg_1244_pp0_iter1_reg   |   1|   0|    1|          0|
    |and_ln776_9_reg_1248                 |   1|   0|    1|          0|
    |and_ln776_9_reg_1248_pp0_iter1_reg   |   1|   0|    1|          0|
    |and_ln776_reg_1200                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_port_reg_data_2_read              |  32|   0|   32|          0|
    |ap_port_reg_data_3_read              |  32|   0|   32|          0|
    |ap_port_reg_data_4_read              |  32|   0|   32|          0|
    |ap_port_reg_data_5_read              |  32|   0|   32|          0|
    |ap_port_reg_data_6_read              |  32|   0|   32|          0|
    |ap_port_reg_data_7_read              |  32|   0|   32|          0|
    |ap_port_reg_data_8_read              |  32|   0|   32|          0|
    |ap_port_reg_data_9_read              |  32|   0|   32|          0|
    |data_0_read_2_reg_1179               |  32|   0|   32|          0|
    |data_1_read_2_reg_1172               |  32|   0|   32|          0|
    |data_2_read_2_reg_1193               |  32|   0|   32|          0|
    |data_3_read_2_reg_1186               |  32|   0|   32|          0|
    |data_4_read_2_reg_1215               |  32|   0|   32|          0|
    |data_5_read_1_reg_1208               |  32|   0|   32|          0|
    |data_6_read_1_reg_1237               |  32|   0|   32|          0|
    |data_7_read_1_reg_1230               |  32|   0|   32|          0|
    |data_8_read_1_reg_1259               |  32|   0|   32|          0|
    |data_9_read_1_reg_1252               |  32|   0|   32|          0|
    |reg_522                              |  32|   0|   32|          0|
    |reg_522_pp0_iter1_reg                |  32|   0|   32|          0|
    |reg_528                              |  32|   0|   32|          0|
    |reg_528_pp0_iter1_reg                |  32|   0|   32|          0|
    |reg_534                              |  32|   0|   32|          0|
    |reg_534_pp0_iter1_reg                |  32|   0|   32|          0|
    |reg_540                              |  32|   0|   32|          0|
    |reg_540_pp0_iter1_reg                |  32|   0|   32|          0|
    |reg_546                              |  32|   0|   32|          0|
    |reg_546_pp0_iter2_reg                |  32|   0|   32|          0|
    |reg_552                              |  32|   0|   32|          0|
    |reg_552_pp0_iter2_reg                |  32|   0|   32|          0|
    |reg_558                              |  32|   0|   32|          0|
    |reg_563                              |  32|   0|   32|          0|
    |reg_568                              |  32|   0|   32|          0|
    |reg_568_pp0_iter2_reg                |  32|   0|   32|          0|
    |reg_574                              |  32|   0|   32|          0|
    |reg_574_pp0_iter2_reg                |  32|   0|   32|          0|
    |reg_580                              |  32|   0|   32|          0|
    |reg_580_pp0_iter2_reg                |  32|   0|   32|          0|
    |reg_586                              |  32|   0|   32|          0|
    |reg_586_pp0_iter2_reg                |  32|   0|   32|          0|
    |reg_592                              |  32|   0|   32|          0|
    |reg_597                              |  32|   0|   32|          0|
    |select_ln780_1_reg_1287              |  10|   0|   10|          0|
    |select_ln780_2_reg_1302              |  10|   0|   10|          0|
    |select_ln780_3_reg_1307              |  10|   0|   10|          0|
    |select_ln780_4_reg_1322              |  10|   0|   10|          0|
    |select_ln780_5_reg_1327              |  10|   0|   10|          0|
    |select_ln780_6_reg_1342              |  10|   0|   10|          0|
    |select_ln780_7_reg_1347              |  10|   0|   10|          0|
    |select_ln780_8_reg_1362              |  10|   0|   10|          0|
    |select_ln780_9_reg_1367              |  10|   0|   10|          0|
    |select_ln780_reg_1282                |  10|   0|   10|          0|
    |and_ln776_5_reg_1204                 |  64|  32|    1|          0|
    |and_ln776_6_reg_1222                 |  64|  32|    1|          0|
    |and_ln776_7_reg_1226                 |  64|  32|    1|          0|
    |and_ln776_reg_1200                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1724| 128| 1472|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | selu<float, float, selu2_config_struct> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | selu<float, float, selu2_config_struct> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | selu<float, float, selu2_config_struct> | return value |
|ap_done       | out |    1| ap_ctrl_hs | selu<float, float, selu2_config_struct> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | selu<float, float, selu2_config_struct> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | selu<float, float, selu2_config_struct> | return value |
|data_0_read   |  in |   32|   ap_none  |               data_0_read               |    scalar    |
|data_1_read   |  in |   32|   ap_none  |               data_1_read               |    scalar    |
|data_2_read   |  in |   32|   ap_none  |               data_2_read               |    scalar    |
|data_3_read   |  in |   32|   ap_none  |               data_3_read               |    scalar    |
|data_4_read   |  in |   32|   ap_none  |               data_4_read               |    scalar    |
|data_5_read   |  in |   32|   ap_none  |               data_5_read               |    scalar    |
|data_6_read   |  in |   32|   ap_none  |               data_6_read               |    scalar    |
|data_7_read   |  in |   32|   ap_none  |               data_7_read               |    scalar    |
|data_8_read   |  in |   32|   ap_none  |               data_8_read               |    scalar    |
|data_9_read   |  in |   32|   ap_none  |               data_9_read               |    scalar    |
|res_address0  | out |    4|  ap_memory |                   res                   |     array    |
|res_ce0       | out |    1|  ap_memory |                   res                   |     array    |
|res_we0       | out |    1|  ap_memory |                   res                   |     array    |
|res_d0        | out |   32|  ap_memory |                   res                   |     array    |
|res_address1  | out |    4|  ap_memory |                   res                   |     array    |
|res_ce1       | out |    1|  ap_memory |                   res                   |     array    |
|res_we1       | out |    1|  ap_memory |                   res                   |     array    |
|res_d1        | out |   32|  ap_memory |                   res                   |     array    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+

