strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff424ce6d10>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff424ce6e90>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff424ce6950>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7ff424d6af90>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"22:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff424ce3610>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff424ce3210>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424cf1250>",
		fillcolor=firebrick,
		label="19:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424cf1250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_14:AL"	[def_var="['present_state']",
		label="Leaf_14:AL"];
	"19:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"36:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424958dd0>",
		fillcolor=firebrick,
		label="36:NS
next_state <= state0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424958dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_21:AL"	[def_var="['next_state']",
		label="Leaf_21:AL"];
	"36:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff424cf1550>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:IF" -> "19:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424c8ebd0>",
		fillcolor=firebrick,
		label="17:NS
present_state <= state0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424c8ebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['reset']",
		label=reset,
		lineno=16];
	"Leaf_21:AL" -> "14:AL";
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff428e45d10>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"34:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424958c90>",
		fillcolor=firebrick,
		label="34:NS
next_state <= state1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424958c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"34:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff424d6a310>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff424d6ad10>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"31:CA" -> "32:BL"	[cond="[]",
		lineno=None];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff4249583d0>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "36:NS"	[cond="['in']",
		label="!(in)",
		lineno=33];
	"33:IF" -> "34:NS"	[cond="['in']",
		label=in,
		lineno=33];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff424ce6850>",
		clk_sens=False,
		fillcolor=gold,
		label="21:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424d6a110>",
		fillcolor=firebrick,
		label="29:NS
next_state <= state1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff424d6a110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:IF" -> "29:NS"	[cond="['in']",
		label="!(in)",
		lineno=26];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff42657f450>",
		fillcolor=firebrick,
		label="27:NS
next_state <= state0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff42657f450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:IF" -> "27:NS"	[cond="['in']",
		label=in,
		lineno=26];
	"29:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"27:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"32:BL" -> "33:IF"	[cond="[]",
		lineno=None];
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"23:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"40:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7ff424958a50>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="40:AS
out = present_state == state1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"17:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"Leaf_14:AL" -> "21:AL";
	"Leaf_14:AL" -> "40:AS";
}
