{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671918576193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671918576223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 00:49:35 2022 " "Processing started: Sun Dec 25 00:49:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671918576223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671918576223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671918576223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671918578162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/79315/desktop/vhdl_homework/core/stack/controll_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/79315/desktop/vhdl_homework/core/stack/controll_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controll_Fetch-RTL " "Found design unit 1: Controll_Fetch-RTL" {  } { { "../Stack/Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controll_Fetch " "Found entity 1: Controll_Fetch" {  } { { "../Stack/Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/79315/desktop/vhdl_homework/core/regfile/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/79315/desktop/vhdl_homework/core/regfile/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_file-RTL " "Found design unit 1: Reg_file-RTL" {  } { { "../Regfile/Reg_file.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Regfile/Reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "../Regfile/Reg_file.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Regfile/Reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/79315/desktop/vhdl_homework/core/programmmemory/progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/79315/desktop/vhdl_homework/core/programmmemory/progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-RTL " "Found design unit 1: progmem-RTL" {  } { { "../ProgrammMemory/progmem.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ProgrammMemory/progmem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605500 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "../ProgrammMemory/progmem.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ProgrammMemory/progmem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/79315/desktop/vhdl_homework/core/controllunit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/79315/desktop/vhdl_homework/core/controllunit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control " "Found design unit 1: control_unit-control" {  } { { "../ControllUnit/control_unit.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ControllUnit/control_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605511 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../ControllUnit/control_unit.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ControllUnit/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/79315/desktop/vhdl_homework/core/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/79315/desktop/vhdl_homework/core/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../ALU/alu.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605520 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/alu.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/79315/desktop/vhdl_homework/core/stack/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/79315/desktop/vhdl_homework/core/stack/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-core " "Found design unit 1: core-core" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605528 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_test " "Found entity 1: core_test" {  } { { "core_test.sv" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Assemble/core_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671918605535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671918605535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671918605689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_k core.vhd(89) " "Verilog HDL or VHDL warning at core.vhd(89): object \"op_k\" assigned a value but never read" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671918605691 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_o core.vhd(91) " "Verilog HDL or VHDL warning at core.vhd(91): object \"X_o\" assigned a value but never read" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671918605693 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_o core.vhd(92) " "Verilog HDL or VHDL warning at core.vhd(92): object \"Y_o\" assigned a value but never read" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671918605693 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_o core.vhd(93) " "Verilog HDL or VHDL warning at core.vhd(93): object \"Z_o\" assigned a value but never read" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671918605693 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SREG core.vhd(96) " "Verilog HDL or VHDL warning at core.vhd(96): object \"SREG\" assigned a value but never read" {  } { { "../Stack/core.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671918605693 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controller " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controller\"" {  } { { "../Stack/core.vhd" "controller" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671918605697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controll_Fetch Controll_Fetch:program_counter " "Elaborating entity \"Controll_Fetch\" for hierarchy \"Controll_Fetch:program_counter\"" {  } { { "../Stack/core.vhd" "program_counter" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671918605706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n Controll_Fetch.vhd(29) " "VHDL Process Statement warning at Controll_Fetch.vhd(29): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Stack/Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671918605708 "|core|Controll_Fetch:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem progmem:program_memory " "Elaborating entity \"progmem\" for hierarchy \"progmem:program_memory\"" {  } { { "../Stack/core.vhd" "program_memory" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671918605711 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "(\"1110000000000001\",\"1110000000010001\",\"0000111100000001\",\"1110000000000001\",\"1110000000010001\",\"0001101100000001\",\"0000000000000110\",\"0000000000000111\",\"0000000000001000\",\"0000000000001001\",\"0000000000001010\",\"0000000000001011\",\"0000000000001100\",\"0000000000001101\",\"0000000000001110\",\"0000000000001111\") 16 151 progmem.vhd(18) " "VHDL Expression error at progmem.vhd(18): expression \"(\"1110000000000001\",\"1110000000010001\",\"0000111100000001\",\"1110000000000001\",\"1110000000010001\",\"0001101100000001\",\"0000000000000110\",\"0000000000000111\",\"0000000000001000\",\"0000000000001001\",\"0000000000001010\",\"0000000000001011\",\"0000000000001100\",\"0000000000001101\",\"0000000000001110\",\"0000000000001111\")\" has 16 elements ; expected 151 elements." {  } { { "../ProgrammMemory/progmem.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/ProgrammMemory/progmem.vhd" 18 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1671918605715 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "progmem:program_memory " "Can't elaborate user hierarchy \"progmem:program_memory\"" {  } { { "../Stack/core.vhd" "program_memory" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/core.vhd" 107 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671918605717 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671918606045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 25 00:50:06 2022 " "Processing ended: Sun Dec 25 00:50:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671918606045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671918606045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671918606045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671918606045 ""}
