{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730959408889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730959408889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 03:03:28 2024 " "Processing started: Thu Nov 07 03:03:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730959408889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730959408889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --functional=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog Parte_D -c Parte_D " "Command: quartus_eda --functional=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog Parte_D -c Parte_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730959408889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_7_1200mv_85c_slow.vo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_7_1200mv_85c_slow.vo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_7_1200mv_0c_slow.vo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_7_1200mv_0c_slow.vo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_min_1200mv_0c_fast.vo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_min_1200mv_0c_fast.vo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D.vo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D.vo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_7_1200mv_85c_v_slow.sdo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_7_1200mv_0c_v_slow.sdo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_min_1200mv_0c_v_fast.sdo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parte_D_v.sdo C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/ simulation " "Generated file Parte_D_v.sdo in folder \"C:/Users/Facu/Documents/FPGA_Lab1/Parte D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730959409353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730959409386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 03:03:29 2024 " "Processing ended: Thu Nov 07 03:03:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730959409386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730959409386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730959409386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730959409386 ""}
